Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 21 17:57:42 2019
| Host         : DESKTOP-43LO6SA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manager_timing_summary_routed.rpt -pb manager_timing_summary_routed.pb -rpx manager_timing_summary_routed.rpx -warn_on_violation
| Design       : manager
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SW0 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: bit_micro (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: endstop (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_div_map/temporal_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: loadingBelt_map/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: loadingBelt_map/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: loadingBelt_map/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.428        0.000                      0                   26        0.129        0.000                      0                   26        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.428        0.000                      0                   26        0.129        0.000                      0                   26        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.152ns (27.017%)  route 3.112ns (72.983%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  clk_div_map/counter_reg[1]/Q
                         net (fo=8, routed)           1.184     7.013    clk_div_map/counter[1]
    SLICE_X7Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.729     7.865    clk_div_map/counter[0]_i_2_n_0
    SLICE_X6Y106         LUT5 (Prop_lut5_I4_O)        0.153     8.018 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.817     8.835    clk_div_map/temporal
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.357     9.192 r  clk_div_map/counter[3]_i_1/O
                         net (fo=1, routed)           0.383     9.574    clk_div_map/counter_0[3]
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[3]/C
                         clock pessimism              0.279    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X7Y105         FDCE (Setup_fdce_C_D)       -0.251    15.002    clk_div_map/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.126ns (30.702%)  route 2.542ns (69.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  clk_div_map/counter_reg[1]/Q
                         net (fo=8, routed)           1.184     7.013    clk_div_map/counter[1]
    SLICE_X7Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.729     7.865    clk_div_map/counter[0]_i_2_n_0
    SLICE_X6Y106         LUT5 (Prop_lut5_I4_O)        0.153     8.018 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.629     8.647    clk_div_map/temporal
    SLICE_X6Y105         LUT4 (Prop_lut4_I0_O)        0.331     8.978 r  clk_div_map/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.978    clk_div_map/counter_0[7]
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[7]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.077    15.352    clk_div_map/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.152ns (31.190%)  route 2.542ns (68.810%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  clk_div_map/counter_reg[1]/Q
                         net (fo=8, routed)           1.184     7.013    clk_div_map/counter[1]
    SLICE_X7Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.729     7.865    clk_div_map/counter[0]_i_2_n_0
    SLICE_X6Y106         LUT5 (Prop_lut5_I4_O)        0.153     8.018 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.629     8.647    clk_div_map/temporal
    SLICE_X6Y105         LUT5 (Prop_lut5_I0_O)        0.357     9.004 r  clk_div_map/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.004    clk_div_map/counter_0[8]
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[8]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.118    15.393    clk_div_map/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.393    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/temporal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.126ns (31.511%)  route 2.447ns (68.489%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  clk_div_map/counter_reg[1]/Q
                         net (fo=8, routed)           1.184     7.013    clk_div_map/counter[1]
    SLICE_X7Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.137 f  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.729     7.865    clk_div_map/counter[0]_i_2_n_0
    SLICE_X6Y106         LUT5 (Prop_lut5_I4_O)        0.153     8.018 r  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.535     8.553    clk_div_map/temporal
    SLICE_X7Y105         LUT2 (Prop_lut2_I0_O)        0.331     8.884 r  clk_div_map/temporal_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_div_map/temporal_i_1_n_0
    SLICE_X7Y105         FDCE                                         r  clk_div_map/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  clk_div_map/temporal_reg/C
                         clock pessimism              0.279    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X7Y105         FDCE (Setup_fdce_C_D)        0.031    15.284    clk_div_map/temporal_reg
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.939%)  route 2.573ns (77.061%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  clk_div_map/counter_reg[1]/Q
                         net (fo=8, routed)           1.184     7.013    clk_div_map/counter[1]
    SLICE_X7Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.729     7.865    clk_div_map/counter[0]_i_2_n_0
    SLICE_X6Y106         LUT5 (Prop_lut5_I3_O)        0.124     7.989 r  clk_div_map/counter[0]_i_1/O
                         net (fo=1, routed)           0.661     8.650    clk_div_map/counter_0[0]
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[0]/C
                         clock pessimism              0.279    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X7Y105         FDCE (Setup_fdce_C_D)       -0.081    15.172    clk_div_map/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.119ns (31.949%)  route 2.383ns (68.051%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  clk_div_map/counter_reg[1]/Q
                         net (fo=8, routed)           1.184     7.013    clk_div_map/counter[1]
    SLICE_X7Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.729     7.865    clk_div_map/counter[0]_i_2_n_0
    SLICE_X6Y106         LUT5 (Prop_lut5_I4_O)        0.153     8.018 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.471     8.489    clk_div_map/temporal
    SLICE_X6Y105         LUT3 (Prop_lut3_I2_O)        0.324     8.813 r  clk_div_map/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.813    clk_div_map/counter_0[6]
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[6]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.091    15.366    clk_div_map/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 1.126ns (33.427%)  route 2.243ns (66.573%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  clk_div_map/counter_reg[1]/Q
                         net (fo=8, routed)           1.184     7.013    clk_div_map/counter[1]
    SLICE_X7Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.729     7.865    clk_div_map/counter[0]_i_2_n_0
    SLICE_X6Y106         LUT5 (Prop_lut5_I4_O)        0.153     8.018 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.330     8.348    clk_div_map/temporal
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.331     8.679 r  clk_div_map/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.679    clk_div_map/counter_0[5]
    SLICE_X7Y106         FDCE                                         r  clk_div_map/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)        0.029    15.279    clk_div_map/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.840ns (35.308%)  route 1.539ns (64.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  clk_div_map/counter_reg[3]/Q
                         net (fo=6, routed)           0.872     6.601    clk_div_map/counter[3]
    SLICE_X7Y106         LUT5 (Prop_lut5_I2_O)        0.297     6.898 r  clk_div_map/counter[9]_i_5/O
                         net (fo=1, routed)           0.667     7.565    clk_div_map/counter[9]_i_5_n_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  clk_div_map/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.689    clk_div_map/counter_0[9]
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[9]/C
                         clock pessimism              0.279    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.079    15.332    clk_div_map/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 loadingBelt_map/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.732ns (75.804%)  route 0.553ns (24.196%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  loadingBelt_map/ticks_reg[1]/Q
                         net (fo=2, routed)           0.553     6.382    loadingBelt_map/ticks_reg[1]
    SLICE_X2Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.039 r  loadingBelt_map/ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    loadingBelt_map/ticks_reg[0]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  loadingBelt_map/ticks_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    loadingBelt_map/ticks_reg[4]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  loadingBelt_map/ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.273    loadingBelt_map/ticks_reg[8]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.596 r  loadingBelt_map/ticks_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.596    loadingBelt_map/ticks_reg[12]_i_1_n_6
    SLICE_X2Y106         FDRE                                         r  loadingBelt_map/ticks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589    15.011    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  loadingBelt_map/ticks_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.109    15.360    loadingBelt_map/ticks_reg[13]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 loadingBelt_map/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.648ns (74.880%)  route 0.553ns (25.120%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  loadingBelt_map/ticks_reg[1]/Q
                         net (fo=2, routed)           0.553     6.382    loadingBelt_map/ticks_reg[1]
    SLICE_X2Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.039 r  loadingBelt_map/ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    loadingBelt_map/ticks_reg[0]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  loadingBelt_map/ticks_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    loadingBelt_map/ticks_reg[4]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  loadingBelt_map/ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.273    loadingBelt_map/ticks_reg[8]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.512 r  loadingBelt_map/ticks_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.512    loadingBelt_map/ticks_reg[12]_i_1_n_5
    SLICE_X2Y106         FDRE                                         r  loadingBelt_map/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589    15.011    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  loadingBelt_map/ticks_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.109    15.360    loadingBelt_map/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  7.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_div_map/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  clk_div_map/counter_reg[0]/Q
                         net (fo=9, routed)           0.077     1.735    clk_div_map/counter[0]
    SLICE_X6Y105         LUT2 (Prop_lut2_I1_O)        0.045     1.780 r  clk_div_map/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    clk_div_map/counter_0[1]
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[1]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y105         FDCE (Hold_fdce_C_D)         0.121     1.650    clk_div_map/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk_div_map/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.229ns (66.582%)  route 0.115ns (33.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  clk_div_map/counter_reg[3]/Q
                         net (fo=6, routed)           0.115     1.759    clk_div_map/counter[3]
    SLICE_X7Y105         LUT5 (Prop_lut5_I4_O)        0.101     1.860 r  clk_div_map/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.860    clk_div_map/counter_0[4]
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[4]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X7Y105         FDCE (Hold_fdce_C_D)         0.107     1.623    clk_div_map/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_map/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  clk_div_map/counter_reg[7]/Q
                         net (fo=5, routed)           0.186     1.867    clk_div_map/counter[7]
    SLICE_X6Y105         LUT5 (Prop_lut5_I2_O)        0.043     1.910 r  clk_div_map/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.910    clk_div_map/counter_0[8]
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[8]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X6Y105         FDCE (Hold_fdce_C_D)         0.131     1.647    clk_div_map/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  loadingBelt_map/ticks_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  loadingBelt_map/ticks_reg[10]/Q
                         net (fo=2, routed)           0.125     1.807    loadingBelt_map/ticks_reg[10]
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  loadingBelt_map/ticks_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    loadingBelt_map/ticks_reg[8]_i_1_n_5
    SLICE_X2Y105         FDRE                                         r  loadingBelt_map/ticks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  loadingBelt_map/ticks_reg[10]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.134     1.651    loadingBelt_map/ticks_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  loadingBelt_map/ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  loadingBelt_map/ticks_reg[14]/Q
                         net (fo=2, routed)           0.127     1.808    loadingBelt_map/ticks_reg[14]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  loadingBelt_map/ticks_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    loadingBelt_map/ticks_reg[12]_i_1_n_5
    SLICE_X2Y106         FDRE                                         r  loadingBelt_map/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  loadingBelt_map/ticks_reg[14]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.134     1.651    loadingBelt_map/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  loadingBelt_map/ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  loadingBelt_map/ticks_reg[6]/Q
                         net (fo=2, routed)           0.127     1.808    loadingBelt_map/ticks_reg[6]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  loadingBelt_map/ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    loadingBelt_map/ticks_reg[4]_i_1_n_5
    SLICE_X2Y104         FDRE                                         r  loadingBelt_map/ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  loadingBelt_map/ticks_reg[6]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.134     1.651    loadingBelt_map/ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  loadingBelt_map/ticks_reg[2]/Q
                         net (fo=2, routed)           0.127     1.808    loadingBelt_map/ticks_reg[2]
    SLICE_X2Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  loadingBelt_map/ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    loadingBelt_map/ticks_reg[0]_i_1_n_5
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.134     1.651    loadingBelt_map/ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div_map/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  clk_div_map/counter_reg[7]/Q
                         net (fo=5, routed)           0.186     1.867    clk_div_map/counter[7]
    SLICE_X6Y105         LUT4 (Prop_lut4_I2_O)        0.045     1.912 r  clk_div_map/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.912    clk_div_map/counter_0[7]
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    clk_div_map/clk0_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  clk_div_map/counter_reg[7]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X6Y105         FDCE (Hold_fdce_C_D)         0.120     1.636    clk_div_map/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  loadingBelt_map/ticks_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  loadingBelt_map/ticks_reg[10]/Q
                         net (fo=2, routed)           0.125     1.807    loadingBelt_map/ticks_reg[10]
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.953 r  loadingBelt_map/ticks_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.953    loadingBelt_map/ticks_reg[8]_i_1_n_4
    SLICE_X2Y105         FDRE                                         r  loadingBelt_map/ticks_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  loadingBelt_map/ticks_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.134     1.651    loadingBelt_map/ticks_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_div_map/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.227ns (55.437%)  route 0.182ns (44.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.597     1.516    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  clk_div_map/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  clk_div_map/counter_reg[4]/Q
                         net (fo=5, routed)           0.182     1.827    clk_div_map/counter[4]
    SLICE_X7Y106         LUT5 (Prop_lut5_I4_O)        0.099     1.926 r  clk_div_map/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.926    clk_div_map/counter_0[5]
    SLICE_X7Y106         FDCE                                         r  clk_div_map/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    clk_div_map/clk0_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X7Y106         FDCE (Hold_fdce_C_D)         0.091     1.623    clk_div_map/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk0_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y105    clk_div_map/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y105    clk_div_map/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y105    clk_div_map/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y105    clk_div_map/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y105    clk_div_map/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y106    clk_div_map/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y105    clk_div_map/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y105    clk_div_map/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y105    clk_div_map/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    loadingBelt_map/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    loadingBelt_map/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    loadingBelt_map/ticks_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105    loadingBelt_map/ticks_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105    loadingBelt_map/ticks_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    loadingBelt_map/ticks_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    loadingBelt_map/ticks_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    loadingBelt_map/ticks_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    loadingBelt_map/ticks_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    loadingBelt_map/ticks_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    clk_div_map/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    clk_div_map/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105    clk_div_map/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105    clk_div_map/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    clk_div_map/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    clk_div_map/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    clk_div_map/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    clk_div_map/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    clk_div_map/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y105    clk_div_map/counter_reg[4]/C



