AArch64 LB+posw4w4+posw4q0
"PosRWw4w4 Rfew4w4 PosRWw4q0 Rfeq0w4"
Cycle=Rfew4w4 PosRWw4q0 Rfeq0w4 PosRWw4w4
Relax=
Safe=Rfew4P PosRWw4P Rfeq0P
Prefetch=
Com=Rf Rf
Orig=PosRWw4w4 Rfew4w4 PosRWw4q0 Rfeq0w4
{
uint64_t x; uint64_t 1:X0; uint64_t 0:X0;

0:X1=x; 0:X2=0x1010101;
1:X1=x; 1:X2=0x202020202020202;
}
 P0             | P1             ;
 LDR W0,[X1,#4] | LDR W0,[X1,#4] ;
 STR W2,[X1,#4] | STR X2,[X1]    ;
locations [x;0:X0;1:X0;]
