$date
  Mon Nov 30 18:16:49 2015
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clock_signal $end
$var reg 32 " data_out[31:0] $end
$var reg 32 # newaddr[31:0] $end
$var reg 1 $ rs $end
$var reg 1 % ws $end
$scope module test_clock $end
$var reg 1 & clk $end
$var reg 1 ' internal $end
$upscope $end
$scope module test_mem $end
$var reg 32 ( address[31:0] $end
$var reg 32 ) write_data[31:0] $end
$var reg 1 * memwrite $end
$var reg 1 + memread $end
$var reg 1 , clk $end
$var reg 32 - read_data[31:0] $end
$upscope $end
$enddefinitions $end
#0
0!
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
b00000000000000000000000000000001 #
U$
U%
0&
0'
b00000000000000000000000000000001 (
b00000000000000000000000000001111 )
U*
U+
0,
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU -
#10000000
0$
1%
1*
0+
#15000000
1!
1&
1'
1,
#20000000
1$
0%
0*
1+
#30000000
0!
0$
1%
0&
0'
1*
0+
0,
#40000000
1$
0%
0*
1+
#45000000
1!
1&
1'
1,
#47000000
b00000000000000000000000000001111 "
b00000000000000000000000000001111 -
#50000000
0$
1%
1*
0+
#60000000
0!
1$
0%
0&
0'
0*
1+
0,
#70000000
0$
1%
1*
0+
#75000000
1!
1&
1'
1,
#90000000
0!
0&
0'
0,
