
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//slabtop_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401c44 <ferror@plt+0x8a4>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_exit@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 415000 <ferror@plt+0x13c60>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_exit@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <error@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <strtod@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <wattr_on@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <__cxa_atexit@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <__fpending@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <put_slabinfo@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <tcgetattr@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <signal@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <wrefresh@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <initscr@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <bindtextdomain@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <wattr_off@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <__ctype_toupper_loc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__gmon_start__@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <abort@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <printw@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <textdomain@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <getopt_long@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <strcmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__ctype_b_loc@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <strtol@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <get_slabinfo@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <free_slabinfo@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <endwin@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <read@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <tcsetattr@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <isatty@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <select@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <dcgettext@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <wmove@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <printf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <__errno_location@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <resizeterm@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <ioctl@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <setlocale@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	sub	sp, sp, #0x1d0
  4013b4:	stp	x29, x30, [sp, #48]
  4013b8:	add	x29, sp, #0x30
  4013bc:	stp	x21, x22, [sp, #80]
  4013c0:	adrp	x22, 416000 <ferror@plt+0x14c60>
  4013c4:	adrp	x21, 401000 <_exit@plt-0x110>
  4013c8:	stp	x23, x24, [sp, #96]
  4013cc:	mov	w23, w0
  4013d0:	mov	x24, x1
  4013d4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4013d8:	stp	x19, x20, [sp, #64]
  4013dc:	adrp	x19, 404000 <ferror@plt+0x2c60>
  4013e0:	ldr	x1, [x22, #400]
  4013e4:	str	x1, [x0, #360]
  4013e8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4013ec:	mov	w0, #0x6                   	// #6
  4013f0:	add	x1, x1, #0x6c6
  4013f4:	stp	x25, x26, [sp, #112]
  4013f8:	add	x19, x19, #0x529
  4013fc:	stp	x27, x28, [sp, #128]
  401400:	adrp	x20, 404000 <ferror@plt+0x2c60>
  401404:	add	x20, x20, #0x780
  401408:	stp	d8, d9, [sp, #144]
  40140c:	add	x21, x21, #0xde8
  401410:	adrp	x25, 404000 <ferror@plt+0x2c60>
  401414:	stp	d10, d11, [sp, #160]
  401418:	add	x26, x20, #0xb0
  40141c:	add	x25, x25, #0x57d
  401420:	str	xzr, [sp, #256]
  401424:	bl	401390 <setlocale@plt>
  401428:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40142c:	add	x1, x1, #0x517
  401430:	mov	x0, x19
  401434:	bl	4011f0 <bindtextdomain@plt>
  401438:	mov	x0, x19
  40143c:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401440:	bl	401260 <textdomain@plt>
  401444:	adrp	x0, 402000 <ferror@plt+0xc60>
  401448:	add	x0, x0, #0x558
  40144c:	bl	404238 <ferror@plt+0x2e98>
  401450:	str	x21, [x19, #416]
  401454:	add	x19, x19, #0x1a0
  401458:	mov	x3, x26
  40145c:	mov	x2, x25
  401460:	mov	x1, x24
  401464:	mov	w0, w23
  401468:	mov	x4, #0x0                   	// #0
  40146c:	bl	401270 <getopt_long@plt>
  401470:	cmn	w0, #0x1
  401474:	b.ne	40155c <ferror@plt+0x1bc>  // b.any
  401478:	mov	w0, #0x0                   	// #0
  40147c:	bl	401300 <isatty@plt>
  401480:	str	w0, [sp, #184]
  401484:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401488:	mov	w0, w0
  40148c:	add	x19, x19, #0x1a0
  401490:	cbz	w0, 4014d4 <ferror@plt+0x134>
  401494:	add	x1, x19, #0x10
  401498:	mov	w0, #0x0                   	// #0
  40149c:	bl	4011a0 <tcgetattr@plt>
  4014a0:	cmn	w0, #0x1
  4014a4:	b.ne	4014d4 <ferror@plt+0x134>  // b.any
  4014a8:	bl	401350 <__errno_location@plt>
  4014ac:	ldr	w20, [x0]
  4014b0:	mov	w2, #0x5                   	// #5
  4014b4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4014b8:	mov	x0, #0x0                   	// #0
  4014bc:	add	x1, x1, #0x585
  4014c0:	bl	401320 <dcgettext@plt>
  4014c4:	mov	x2, x0
  4014c8:	mov	w1, w20
  4014cc:	mov	w0, #0x0                   	// #0
  4014d0:	bl	401140 <error@plt>
  4014d4:	ldrh	w0, [x19, #10]
  4014d8:	str	w0, [sp, #180]
  4014dc:	mov	w0, #0x0                   	// #0
  4014e0:	bl	402148 <ferror@plt+0xda8>
  4014e4:	ldr	w0, [x19, #12]
  4014e8:	cbnz	w0, 40150c <ferror@plt+0x16c>
  4014ec:	bl	4011e0 <initscr@plt>
  4014f0:	ldrh	w1, [x19, #8]
  4014f4:	ldrh	w0, [x19, #10]
  4014f8:	bl	401370 <resizeterm@plt>
  4014fc:	adrp	x1, 402000 <ferror@plt+0xc60>
  401500:	mov	w0, #0x1c                  	// #28
  401504:	add	x1, x1, #0x148
  401508:	bl	4011b0 <signal@plt>
  40150c:	adrp	x24, 404000 <ferror@plt+0x2c60>
  401510:	add	x24, x24, #0x70a
  401514:	adrp	x1, 401000 <_exit@plt-0x110>
  401518:	mov	w0, #0x2                   	// #2
  40151c:	add	x1, x1, #0xe9c
  401520:	bl	4011b0 <signal@plt>
  401524:	add	x0, sp, #0x200
  401528:	add	x1, sp, #0x118
  40152c:	stp	xzr, xzr, [x0, #-232]
  401530:	stp	xzr, xzr, [x0, #-216]
  401534:	stp	xzr, xzr, [x0, #-200]
  401538:	add	x0, sp, #0x100
  40153c:	str	xzr, [sp, #328]
  401540:	bl	4012b0 <get_slabinfo@plt>
  401544:	mov	w22, w0
  401548:	cbz	w0, 4016a0 <ferror@plt+0x300>
  40154c:	mov	w20, #0x1                   	// #1
  401550:	str	xzr, [sp, #256]
  401554:	mov	w22, w20
  401558:	b	401b50 <ferror@plt+0x7b0>
  40155c:	cmp	w0, #0x68
  401560:	b.eq	401694 <ferror@plt+0x2f4>  // b.none
  401564:	b.gt	401584 <ferror@plt+0x1e4>
  401568:	cmp	w0, #0x56
  40156c:	b.eq	401640 <ferror@plt+0x2a0>  // b.none
  401570:	cmp	w0, #0x64
  401574:	b.eq	4015c0 <ferror@plt+0x220>  // b.none
  401578:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40157c:	ldr	x0, [x0, #368]
  401580:	b	40169c <ferror@plt+0x2fc>
  401584:	cmp	w0, #0x6f
  401588:	b.eq	40162c <ferror@plt+0x28c>  // b.none
  40158c:	cmp	w0, #0x73
  401590:	b.ne	401578 <ferror@plt+0x1d8>  // b.any
  401594:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401598:	ldr	x0, [x0, #376]
  40159c:	ldrb	w0, [x0]
  4015a0:	sub	w0, w0, #0x61
  4015a4:	and	w0, w0, #0xff
  4015a8:	cmp	w0, #0x15
  4015ac:	b.hi	401624 <ferror@plt+0x284>  // b.pmore
  4015b0:	and	x0, x0, #0xff
  4015b4:	ldr	x0, [x20, x0, lsl #3]
  4015b8:	str	x0, [x19]
  4015bc:	b	401458 <ferror@plt+0xb8>
  4015c0:	bl	401350 <__errno_location@plt>
  4015c4:	str	wzr, [x0]
  4015c8:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4015cc:	mov	w2, #0x5                   	// #5
  4015d0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4015d4:	add	x1, x1, #0x533
  4015d8:	ldr	x27, [x0, #376]
  4015dc:	mov	x0, #0x0                   	// #0
  4015e0:	bl	401320 <dcgettext@plt>
  4015e4:	mov	x1, x0
  4015e8:	mov	x0, x27
  4015ec:	bl	4021b0 <ferror@plt+0xe10>
  4015f0:	adrp	x1, 416000 <ferror@plt+0x14c60>
  4015f4:	cmp	x0, #0x0
  4015f8:	str	x0, [x1, #352]
  4015fc:	b.gt	401458 <ferror@plt+0xb8>
  401600:	mov	w2, #0x5                   	// #5
  401604:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401608:	mov	x0, #0x0                   	// #0
  40160c:	add	x1, x1, #0x541
  401610:	bl	401320 <dcgettext@plt>
  401614:	mov	x2, x0
  401618:	mov	w1, #0x0                   	// #0
  40161c:	mov	w0, #0x1                   	// #1
  401620:	bl	401140 <error@plt>
  401624:	mov	x0, x21
  401628:	b	4015b8 <ferror@plt+0x218>
  40162c:	mov	w0, #0x1                   	// #1
  401630:	str	w0, [x19, #12]
  401634:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401638:	str	xzr, [x0, #352]
  40163c:	b	401458 <ferror@plt+0xb8>
  401640:	mov	w2, #0x5                   	// #5
  401644:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401648:	mov	x0, #0x0                   	// #0
  40164c:	add	x1, x1, #0x560
  401650:	bl	401320 <dcgettext@plt>
  401654:	ldr	x1, [x22, #400]
  401658:	mov	w22, #0x0                   	// #0
  40165c:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401660:	add	x2, x2, #0x56c
  401664:	bl	401340 <printf@plt>
  401668:	mov	w0, w22
  40166c:	ldp	x29, x30, [sp, #48]
  401670:	ldp	x19, x20, [sp, #64]
  401674:	ldp	x21, x22, [sp, #80]
  401678:	ldp	x23, x24, [sp, #96]
  40167c:	ldp	x25, x26, [sp, #112]
  401680:	ldp	x27, x28, [sp, #128]
  401684:	ldp	d8, d9, [sp, #144]
  401688:	ldp	d10, d11, [sp, #160]
  40168c:	add	sp, sp, #0x1d0
  401690:	ret
  401694:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401698:	ldr	x0, [x0, #384]
  40169c:	bl	401ec0 <ferror@plt+0xb20>
  4016a0:	ldr	w0, [x19, #12]
  4016a4:	cbnz	w0, 4016c8 <ferror@plt+0x328>
  4016a8:	ldrh	w0, [x19, #10]
  4016ac:	ldr	w1, [sp, #180]
  4016b0:	cmp	w0, w1
  4016b4:	b.eq	4016c8 <ferror@plt+0x328>  // b.none
  4016b8:	ldrh	w1, [x19, #8]
  4016bc:	bl	401370 <resizeterm@plt>
  4016c0:	ldrh	w0, [x19, #10]
  4016c4:	str	w0, [sp, #180]
  4016c8:	adrp	x25, 416000 <ferror@plt+0x14c60>
  4016cc:	mov	w2, #0x0                   	// #0
  4016d0:	mov	w1, #0x0                   	// #0
  4016d4:	adrp	x28, 404000 <ferror@plt+0x2c60>
  4016d8:	ldr	x0, [x25, #392]
  4016dc:	adrp	x27, 404000 <ferror@plt+0x2c60>
  4016e0:	adrp	x20, 404000 <ferror@plt+0x2c60>
  4016e4:	add	x28, x28, #0x5fd
  4016e8:	add	x27, x27, #0x61a
  4016ec:	add	x20, x20, #0x63d
  4016f0:	bl	401330 <wmove@plt>
  4016f4:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4016f8:	ldr	w0, [x19, #12]
  4016fc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401700:	adrp	x4, 404000 <ferror@plt+0x2c60>
  401704:	ldr	d8, [x2, #2288]
  401708:	adrp	x2, 404000 <ferror@plt+0x2c60>
  40170c:	adrp	x7, 404000 <ferror@plt+0x2c60>
  401710:	add	x1, x1, #0x5a0
  401714:	ldr	d9, [x2, #2296]
  401718:	add	x26, x4, #0x5c0
  40171c:	add	x23, x7, #0x5de
  401720:	mov	w2, #0x5                   	// #5
  401724:	cbz	w0, 401990 <ferror@plt+0x5f0>
  401728:	mov	x0, #0x0                   	// #0
  40172c:	bl	401320 <dcgettext@plt>
  401730:	ldr	w3, [sp, #296]
  401734:	mov	x8, x0
  401738:	ldr	w9, [sp, #300]
  40173c:	mov	x1, x26
  401740:	mov	w2, #0x5                   	// #5
  401744:	mov	x0, #0x0                   	// #0
  401748:	str	w9, [sp, #208]
  40174c:	str	x8, [sp, #216]
  401750:	str	w3, [sp, #224]
  401754:	bl	401320 <dcgettext@plt>
  401758:	ldr	w6, [sp, #308]
  40175c:	mov	x1, x23
  401760:	ldr	w5, [sp, #312]
  401764:	mov	x26, x0
  401768:	mov	w2, #0x5                   	// #5
  40176c:	mov	x0, #0x0                   	// #0
  401770:	str	w6, [sp, #192]
  401774:	str	w5, [sp, #204]
  401778:	bl	401320 <dcgettext@plt>
  40177c:	mov	x23, x0
  401780:	ldr	w11, [sp, #316]
  401784:	mov	x1, x28
  401788:	ldr	w10, [sp, #320]
  40178c:	mov	w2, #0x5                   	// #5
  401790:	mov	x0, #0x0                   	// #0
  401794:	str	w11, [sp, #188]
  401798:	str	w10, [sp, #200]
  40179c:	bl	401320 <dcgettext@plt>
  4017a0:	mov	x28, x0
  4017a4:	ldp	d11, d10, [sp, #280]
  4017a8:	mov	x1, x27
  4017ac:	mov	w2, #0x5                   	// #5
  4017b0:	mov	x0, #0x0                   	// #0
  4017b4:	ucvtf	d10, d10
  4017b8:	ucvtf	d11, d11
  4017bc:	bl	401320 <dcgettext@plt>
  4017c0:	fmul	d5, d10, d9
  4017c4:	ldp	w10, w5, [sp, #200]
  4017c8:	fmul	d4, d11, d8
  4017cc:	ldr	w9, [sp, #208]
  4017d0:	fmul	d3, d10, d8
  4017d4:	ucvtf	d2, w10
  4017d8:	ucvtf	d1, w5
  4017dc:	ldp	w11, w6, [sp, #188]
  4017e0:	ucvtf	d0, w9
  4017e4:	ldr	w3, [sp, #224]
  4017e8:	mov	x7, x23
  4017ec:	fmul	d2, d2, d9
  4017f0:	fmul	d1, d1, d9
  4017f4:	ucvtf	d18, w11
  4017f8:	ucvtf	d17, w6
  4017fc:	fmul	d9, d0, d9
  401800:	ucvtf	d0, w3
  401804:	fdiv	d5, d5, d11
  401808:	ldr	w1, [sp, #324]
  40180c:	ldr	x8, [sp, #216]
  401810:	str	w10, [sp]
  401814:	fdiv	d2, d2, d18
  401818:	ucvtf	d7, w1
  40181c:	fdiv	d1, d1, d17
  401820:	ldr	w1, [sp, #328]
  401824:	str	w11, [sp, #8]
  401828:	mov	x4, x26
  40182c:	fdiv	d0, d9, d0
  401830:	stp	x28, x0, [sp, #16]
  401834:	ucvtf	d6, w1
  401838:	ldr	w1, [sp, #332]
  40183c:	fmul	d7, d7, d8
  401840:	mov	w2, w9
  401844:	mov	x0, x20
  401848:	ucvtf	d16, w1
  40184c:	fmul	d6, d6, d8
  401850:	mov	x1, x8
  401854:	fmul	d16, d16, d8
  401858:	str	d16, [sp, #32]
  40185c:	bl	401340 <printf@plt>
  401860:	ldr	x0, [sp, #256]
  401864:	adrp	x20, 404000 <ferror@plt+0x2c60>
  401868:	add	x20, x20, #0x703
  40186c:	bl	401d20 <ferror@plt+0x980>
  401870:	str	x0, [sp, #256]
  401874:	ldr	x0, [x25, #392]
  401878:	mov	x2, #0x0                   	// #0
  40187c:	mov	w1, #0x40000               	// #262144
  401880:	bl	401160 <wattr_on@plt>
  401884:	ldr	w0, [x19, #12]
  401888:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40188c:	mov	w2, #0x5                   	// #5
  401890:	add	x1, x1, #0x6c7
  401894:	cbz	w0, 401ad4 <ferror@plt+0x734>
  401898:	mov	x0, #0x0                   	// #0
  40189c:	bl	401320 <dcgettext@plt>
  4018a0:	mov	x1, x0
  4018a4:	mov	x0, x20
  4018a8:	bl	401340 <printf@plt>
  4018ac:	ldr	x0, [x25, #392]
  4018b0:	mov	x2, #0x0                   	// #0
  4018b4:	mov	w1, #0x40000               	// #262144
  4018b8:	mov	w27, #0x0                   	// #0
  4018bc:	bl	401210 <wattr_off@plt>
  4018c0:	ldr	x20, [sp, #256]
  4018c4:	ldrh	w0, [x19, #10]
  4018c8:	sub	w0, w0, #0x8
  4018cc:	cmp	w0, w27
  4018d0:	b.le	4018d8 <ferror@plt+0x538>
  4018d4:	cbnz	x20, 401aec <ferror@plt+0x74c>
  4018d8:	ldr	x0, [sp, #256]
  4018dc:	bl	401190 <put_slabinfo@plt>
  4018e0:	ldr	w20, [x19, #12]
  4018e4:	cbnz	w20, 401b44 <ferror@plt+0x7a4>
  4018e8:	ldr	x0, [x25, #392]
  4018ec:	bl	4011d0 <wrefresh@plt>
  4018f0:	add	x1, sp, #0x150
  4018f4:	mov	x0, #0x0                   	// #0
  4018f8:	str	xzr, [x1, x0, lsl #3]
  4018fc:	add	x0, x0, #0x1
  401900:	cmp	x0, #0x10
  401904:	b.ne	4018f8 <ferror@plt+0x558>  // b.any
  401908:	ldr	x0, [sp, #336]
  40190c:	adrp	x25, 416000 <ferror@plt+0x14c60>
  401910:	add	x4, sp, #0x108
  401914:	mov	x3, #0x0                   	// #0
  401918:	orr	x0, x0, #0x1
  40191c:	str	x0, [sp, #336]
  401920:	ldr	x0, [x25, #352]
  401924:	mov	x2, #0x0                   	// #0
  401928:	str	x0, [sp, #264]
  40192c:	mov	w0, #0x1                   	// #1
  401930:	str	xzr, [sp, #272]
  401934:	bl	401310 <select@plt>
  401938:	cmp	w0, #0x0
  40193c:	b.le	401b44 <ferror@plt+0x7a4>
  401940:	add	x1, sp, #0xff
  401944:	mov	x2, #0x1                   	// #1
  401948:	mov	w0, #0x0                   	// #0
  40194c:	bl	4012e0 <read@plt>
  401950:	cmp	x0, #0x1
  401954:	b.ne	401554 <ferror@plt+0x1b4>  // b.any
  401958:	ldrb	w20, [sp, #255]
  40195c:	bl	401220 <__ctype_toupper_loc@plt>
  401960:	ldr	x0, [x0]
  401964:	ubfiz	x20, x20, #2, #8
  401968:	ldrb	w0, [x0, x20]
  40196c:	sub	w0, w0, #0x41
  401970:	cmp	w0, #0x15
  401974:	b.hi	401b44 <ferror@plt+0x7a4>  // b.pmore
  401978:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40197c:	add	x1, x1, #0x750
  401980:	ldrh	w0, [x1, w0, uxtw #1]
  401984:	adr	x1, 401990 <ferror@plt+0x5f0>
  401988:	add	x0, x1, w0, sxth #2
  40198c:	br	x0
  401990:	mov	x0, #0x0                   	// #0
  401994:	bl	401320 <dcgettext@plt>
  401998:	ldr	w3, [sp, #296]
  40199c:	mov	x8, x0
  4019a0:	ldr	w9, [sp, #300]
  4019a4:	mov	x1, x26
  4019a8:	mov	w2, #0x5                   	// #5
  4019ac:	mov	x0, #0x0                   	// #0
  4019b0:	str	w3, [sp, #216]
  4019b4:	str	w9, [sp, #228]
  4019b8:	str	x8, [sp, #232]
  4019bc:	bl	401320 <dcgettext@plt>
  4019c0:	ldr	w6, [sp, #308]
  4019c4:	mov	x4, x0
  4019c8:	ldr	w5, [sp, #312]
  4019cc:	mov	x1, x23
  4019d0:	mov	w2, #0x5                   	// #5
  4019d4:	mov	x0, #0x0                   	// #0
  4019d8:	str	w6, [sp, #204]
  4019dc:	str	x4, [sp, #208]
  4019e0:	str	w5, [sp, #224]
  4019e4:	bl	401320 <dcgettext@plt>
  4019e8:	ldr	w11, [sp, #316]
  4019ec:	mov	x7, x0
  4019f0:	ldr	w10, [sp, #320]
  4019f4:	mov	x1, x28
  4019f8:	mov	w2, #0x5                   	// #5
  4019fc:	mov	x0, #0x0                   	// #0
  401a00:	str	w11, [sp, #188]
  401a04:	str	x7, [sp, #192]
  401a08:	str	w10, [sp, #200]
  401a0c:	bl	401320 <dcgettext@plt>
  401a10:	ldp	d11, d10, [sp, #280]
  401a14:	mov	x28, x0
  401a18:	mov	x1, x27
  401a1c:	mov	w2, #0x5                   	// #5
  401a20:	mov	x0, #0x0                   	// #0
  401a24:	ucvtf	d10, d10
  401a28:	ucvtf	d11, d11
  401a2c:	bl	401320 <dcgettext@plt>
  401a30:	fmul	d5, d10, d9
  401a34:	ldp	w10, w6, [sp, #200]
  401a38:	fmul	d4, d11, d8
  401a3c:	ldp	w5, w9, [sp, #224]
  401a40:	ucvtf	d2, w10
  401a44:	ldr	w11, [sp, #188]
  401a48:	ucvtf	d17, w6
  401a4c:	ucvtf	d0, w9
  401a50:	ucvtf	d1, w5
  401a54:	ldr	w3, [sp, #216]
  401a58:	fmul	d3, d10, d8
  401a5c:	fmul	d2, d2, d9
  401a60:	ucvtf	d18, w11
  401a64:	fdiv	d5, d5, d11
  401a68:	ldr	w1, [sp, #324]
  401a6c:	fmul	d1, d1, d9
  401a70:	fmul	d9, d0, d9
  401a74:	ucvtf	d0, w3
  401a78:	str	w10, [sp]
  401a7c:	fdiv	d2, d2, d18
  401a80:	ucvtf	d7, w1
  401a84:	ldr	w1, [sp, #328]
  401a88:	mov	w2, w9
  401a8c:	fdiv	d1, d1, d17
  401a90:	str	w11, [sp, #8]
  401a94:	fdiv	d0, d9, d0
  401a98:	stp	x28, x0, [sp, #16]
  401a9c:	ucvtf	d6, w1
  401aa0:	ldr	w1, [sp, #332]
  401aa4:	fmul	d7, d7, d8
  401aa8:	ldr	x7, [sp, #192]
  401aac:	mov	x0, x20
  401ab0:	ucvtf	d16, w1
  401ab4:	fmul	d6, d6, d8
  401ab8:	ldr	x4, [sp, #208]
  401abc:	ldr	x8, [sp, #232]
  401ac0:	fmul	d16, d16, d8
  401ac4:	mov	x1, x8
  401ac8:	str	d16, [sp, #32]
  401acc:	bl	401250 <printw@plt>
  401ad0:	b	401860 <ferror@plt+0x4c0>
  401ad4:	mov	x0, #0x0                   	// #0
  401ad8:	bl	401320 <dcgettext@plt>
  401adc:	mov	x1, x0
  401ae0:	mov	x0, x20
  401ae4:	bl	401250 <printw@plt>
  401ae8:	b	4018ac <ferror@plt+0x50c>
  401aec:	ldp	w4, w5, [x20, #160]
  401af0:	mov	x7, x20
  401af4:	ldr	w0, [x19, #12]
  401af8:	ucvtf	d0, w4
  401afc:	ldr	w3, [x20, #180]
  401b00:	ldr	x6, [x20, #144]
  401b04:	ldp	w1, w2, [x20, #152]
  401b08:	fmul	d0, d0, d8
  401b0c:	ldr	w4, [x20, #172]
  401b10:	lsr	x6, x6, #10
  401b14:	cbz	w0, 401b2c <ferror@plt+0x78c>
  401b18:	mov	x0, x24
  401b1c:	bl	401340 <printf@plt>
  401b20:	add	w27, w27, #0x1
  401b24:	ldr	x20, [x20, #136]
  401b28:	b	4018c4 <ferror@plt+0x524>
  401b2c:	mov	x0, x24
  401b30:	bl	401250 <printw@plt>
  401b34:	b	401b20 <ferror@plt+0x780>
  401b38:	adrp	x0, 401000 <_exit@plt-0x110>
  401b3c:	add	x0, x0, #0xdfc
  401b40:	str	x0, [x19]
  401b44:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401b48:	ldr	x0, [x0, #352]
  401b4c:	cbnz	x0, 401524 <ferror@plt+0x184>
  401b50:	ldr	w0, [sp, #184]
  401b54:	cbz	w0, 401b68 <ferror@plt+0x7c8>
  401b58:	add	x2, x19, #0x10
  401b5c:	mov	w1, #0x2                   	// #2
  401b60:	mov	w0, #0x0                   	// #0
  401b64:	bl	4012f0 <tcsetattr@plt>
  401b68:	ldr	x0, [sp, #256]
  401b6c:	cbz	x0, 401b74 <ferror@plt+0x7d4>
  401b70:	bl	4012c0 <free_slabinfo@plt>
  401b74:	ldr	w0, [x19, #12]
  401b78:	cbnz	w0, 401668 <ferror@plt+0x2c8>
  401b7c:	bl	4012d0 <endwin@plt>
  401b80:	b	401668 <ferror@plt+0x2c8>
  401b84:	adrp	x0, 401000 <_exit@plt-0x110>
  401b88:	add	x0, x0, #0xe24
  401b8c:	b	401b40 <ferror@plt+0x7a0>
  401b90:	adrp	x0, 401000 <_exit@plt-0x110>
  401b94:	add	x0, x0, #0xe88
  401b98:	b	401b40 <ferror@plt+0x7a0>
  401b9c:	adrp	x0, 401000 <_exit@plt-0x110>
  401ba0:	add	x0, x0, #0xe4c
  401ba4:	b	401b40 <ferror@plt+0x7a0>
  401ba8:	adrp	x0, 401000 <_exit@plt-0x110>
  401bac:	add	x0, x0, #0xe60
  401bb0:	b	401b40 <ferror@plt+0x7a0>
  401bb4:	adrp	x0, 401000 <_exit@plt-0x110>
  401bb8:	add	x0, x0, #0xea8
  401bbc:	b	401b40 <ferror@plt+0x7a0>
  401bc0:	str	x21, [x19]
  401bc4:	b	401b44 <ferror@plt+0x7a4>
  401bc8:	adrp	x0, 401000 <_exit@plt-0x110>
  401bcc:	add	x0, x0, #0xe38
  401bd0:	b	401b40 <ferror@plt+0x7a0>
  401bd4:	adrp	x0, 401000 <_exit@plt-0x110>
  401bd8:	add	x0, x0, #0xe10
  401bdc:	b	401b40 <ferror@plt+0x7a0>
  401be0:	adrp	x0, 401000 <_exit@plt-0x110>
  401be4:	add	x0, x0, #0xe74
  401be8:	b	401b40 <ferror@plt+0x7a0>
  401bec:	str	xzr, [x25, #352]
  401bf0:	b	401b44 <ferror@plt+0x7a4>
  401bf4:	mov	x29, #0x0                   	// #0
  401bf8:	mov	x30, #0x0                   	// #0
  401bfc:	mov	x5, x0
  401c00:	ldr	x1, [sp]
  401c04:	add	x2, sp, #0x8
  401c08:	mov	x6, sp
  401c0c:	movz	x0, #0x0, lsl #48
  401c10:	movk	x0, #0x0, lsl #32
  401c14:	movk	x0, #0x40, lsl #16
  401c18:	movk	x0, #0x13b0
  401c1c:	movz	x3, #0x0, lsl #48
  401c20:	movk	x3, #0x0, lsl #32
  401c24:	movk	x3, #0x40, lsl #16
  401c28:	movk	x3, #0x41b0
  401c2c:	movz	x4, #0x0, lsl #48
  401c30:	movk	x4, #0x0, lsl #32
  401c34:	movk	x4, #0x40, lsl #16
  401c38:	movk	x4, #0x4230
  401c3c:	bl	401200 <__libc_start_main@plt>
  401c40:	bl	401240 <abort@plt>
  401c44:	adrp	x0, 415000 <ferror@plt+0x13c60>
  401c48:	ldr	x0, [x0, #4064]
  401c4c:	cbz	x0, 401c54 <ferror@plt+0x8b4>
  401c50:	b	401230 <__gmon_start__@plt>
  401c54:	ret
  401c58:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401c5c:	add	x1, x0, #0x168
  401c60:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401c64:	add	x0, x0, #0x168
  401c68:	cmp	x1, x0
  401c6c:	b.eq	401c98 <ferror@plt+0x8f8>  // b.none
  401c70:	sub	sp, sp, #0x10
  401c74:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401c78:	ldr	x1, [x1, #616]
  401c7c:	str	x1, [sp, #8]
  401c80:	cbz	x1, 401c90 <ferror@plt+0x8f0>
  401c84:	mov	x16, x1
  401c88:	add	sp, sp, #0x10
  401c8c:	br	x16
  401c90:	add	sp, sp, #0x10
  401c94:	ret
  401c98:	ret
  401c9c:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401ca0:	add	x1, x0, #0x168
  401ca4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401ca8:	add	x0, x0, #0x168
  401cac:	sub	x1, x1, x0
  401cb0:	mov	x2, #0x2                   	// #2
  401cb4:	asr	x1, x1, #3
  401cb8:	sdiv	x1, x1, x2
  401cbc:	cbz	x1, 401ce8 <ferror@plt+0x948>
  401cc0:	sub	sp, sp, #0x10
  401cc4:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401cc8:	ldr	x2, [x2, #624]
  401ccc:	str	x2, [sp, #8]
  401cd0:	cbz	x2, 401ce0 <ferror@plt+0x940>
  401cd4:	mov	x16, x2
  401cd8:	add	sp, sp, #0x10
  401cdc:	br	x16
  401ce0:	add	sp, sp, #0x10
  401ce4:	ret
  401ce8:	ret
  401cec:	stp	x29, x30, [sp, #-32]!
  401cf0:	mov	x29, sp
  401cf4:	str	x19, [sp, #16]
  401cf8:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401cfc:	ldrb	w0, [x19, #408]
  401d00:	cbnz	w0, 401d10 <ferror@plt+0x970>
  401d04:	bl	401c58 <ferror@plt+0x8b8>
  401d08:	mov	w0, #0x1                   	// #1
  401d0c:	strb	w0, [x19, #408]
  401d10:	ldr	x19, [sp, #16]
  401d14:	ldp	x29, x30, [sp], #32
  401d18:	ret
  401d1c:	b	401c9c <ferror@plt+0x8fc>
  401d20:	cbz	x0, 401de4 <ferror@plt+0xa44>
  401d24:	ldr	x2, [x0, #136]
  401d28:	cbz	x2, 401de4 <ferror@plt+0xa44>
  401d2c:	stp	x29, x30, [sp, #-240]!
  401d30:	mov	x1, x0
  401d34:	mov	x29, sp
  401d38:	stp	x19, x20, [sp, #16]
  401d3c:	stp	x21, x22, [sp, #32]
  401d40:	mov	x3, x1
  401d44:	ldr	x2, [x2, #136]
  401d48:	ldr	x1, [x1, #136]
  401d4c:	cbnz	x2, 401d58 <ferror@plt+0x9b8>
  401d50:	mov	x1, x3
  401d54:	b	401d60 <ferror@plt+0x9c0>
  401d58:	ldr	x2, [x2, #136]
  401d5c:	cbnz	x2, 401d40 <ferror@plt+0x9a0>
  401d60:	ldr	x19, [x1, #136]
  401d64:	str	xzr, [x1, #136]
  401d68:	add	x21, sp, #0x38
  401d6c:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401d70:	bl	401d20 <ferror@plt+0x980>
  401d74:	mov	x20, x0
  401d78:	mov	x0, x19
  401d7c:	bl	401d20 <ferror@plt+0x980>
  401d80:	mov	x19, x0
  401d84:	cmp	x20, #0x0
  401d88:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  401d8c:	b.ne	401db0 <ferror@plt+0xa10>  // b.any
  401d90:	cmp	x20, #0x0
  401d94:	csel	x19, x19, x20, eq  // eq = none
  401d98:	str	x19, [x21, #136]
  401d9c:	ldp	x19, x20, [sp, #16]
  401da0:	ldp	x21, x22, [sp, #32]
  401da4:	ldr	x0, [sp, #192]
  401da8:	ldp	x29, x30, [sp], #240
  401dac:	ret
  401db0:	ldr	x2, [x22, #416]
  401db4:	mov	x1, x19
  401db8:	mov	x0, x20
  401dbc:	blr	x2
  401dc0:	cbz	w0, 401dd4 <ferror@plt+0xa34>
  401dc4:	str	x20, [x21, #136]
  401dc8:	mov	x21, x20
  401dcc:	ldr	x20, [x20, #136]
  401dd0:	b	401d84 <ferror@plt+0x9e4>
  401dd4:	str	x19, [x21, #136]
  401dd8:	mov	x21, x19
  401ddc:	ldr	x19, [x19, #136]
  401de0:	b	401d84 <ferror@plt+0x9e4>
  401de4:	ret
  401de8:	ldr	w2, [x0, #152]
  401dec:	ldr	w0, [x1, #152]
  401df0:	cmp	w2, w0
  401df4:	cset	w0, hi  // hi = pmore
  401df8:	ret
  401dfc:	ldr	w2, [x0, #156]
  401e00:	ldr	w0, [x1, #156]
  401e04:	cmp	w2, w0
  401e08:	cset	w0, hi  // hi = pmore
  401e0c:	ret
  401e10:	ldr	w2, [x0, #160]
  401e14:	ldr	w0, [x1, #160]
  401e18:	cmp	w2, w0
  401e1c:	cset	w0, hi  // hi = pmore
  401e20:	ret
  401e24:	ldr	w2, [x0, #164]
  401e28:	ldr	w0, [x1, #164]
  401e2c:	cmp	w2, w0
  401e30:	cset	w0, hi  // hi = pmore
  401e34:	ret
  401e38:	ldr	w2, [x0, #168]
  401e3c:	ldr	w0, [x1, #168]
  401e40:	cmp	w2, w0
  401e44:	cset	w0, hi  // hi = pmore
  401e48:	ret
  401e4c:	ldr	w2, [x0, #172]
  401e50:	ldr	w0, [x1, #172]
  401e54:	cmp	w2, w0
  401e58:	cset	w0, hi  // hi = pmore
  401e5c:	ret
  401e60:	ldr	w2, [x0, #176]
  401e64:	ldr	w0, [x1, #176]
  401e68:	cmp	w2, w0
  401e6c:	cset	w0, hi  // hi = pmore
  401e70:	ret
  401e74:	ldr	w2, [x0, #180]
  401e78:	ldr	w0, [x1, #180]
  401e7c:	cmp	w2, w0
  401e80:	cset	w0, hi  // hi = pmore
  401e84:	ret
  401e88:	ldr	x2, [x0, #144]
  401e8c:	ldr	x0, [x1, #144]
  401e90:	cmp	x2, x0
  401e94:	cset	w0, hi  // hi = pmore
  401e98:	ret
  401e9c:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401ea0:	str	xzr, [x0, #352]
  401ea4:	ret
  401ea8:	stp	x29, x30, [sp, #-16]!
  401eac:	mov	x29, sp
  401eb0:	bl	401280 <strcmp@plt>
  401eb4:	lsr	w0, w0, #31
  401eb8:	ldp	x29, x30, [sp], #16
  401ebc:	ret
  401ec0:	stp	x29, x30, [sp, #-32]!
  401ec4:	mov	w2, #0x5                   	// #5
  401ec8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401ecc:	mov	x29, sp
  401ed0:	add	x1, x1, #0x278
  401ed4:	str	x19, [sp, #16]
  401ed8:	mov	x19, x0
  401edc:	mov	x0, #0x0                   	// #0
  401ee0:	bl	401320 <dcgettext@plt>
  401ee4:	mov	x1, x19
  401ee8:	bl	401120 <fputs@plt>
  401eec:	mov	w2, #0x5                   	// #5
  401ef0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401ef4:	mov	x0, #0x0                   	// #0
  401ef8:	add	x1, x1, #0x281
  401efc:	bl	401320 <dcgettext@plt>
  401f00:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401f04:	ldr	x2, [x1, #400]
  401f08:	mov	x1, x0
  401f0c:	mov	x0, x19
  401f10:	bl	401360 <fprintf@plt>
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401f1c:	mov	x0, #0x0                   	// #0
  401f20:	add	x1, x1, #0x290
  401f24:	bl	401320 <dcgettext@plt>
  401f28:	mov	x1, x19
  401f2c:	bl	401120 <fputs@plt>
  401f30:	mov	w2, #0x5                   	// #5
  401f34:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401f38:	mov	x0, #0x0                   	// #0
  401f3c:	add	x1, x1, #0x29b
  401f40:	bl	401320 <dcgettext@plt>
  401f44:	mov	x1, x19
  401f48:	bl	401120 <fputs@plt>
  401f4c:	mov	w2, #0x5                   	// #5
  401f50:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401f54:	mov	x0, #0x0                   	// #0
  401f58:	add	x1, x1, #0x2bf
  401f5c:	bl	401320 <dcgettext@plt>
  401f60:	mov	x1, x19
  401f64:	bl	401120 <fputs@plt>
  401f68:	mov	w2, #0x5                   	// #5
  401f6c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401f70:	mov	x0, #0x0                   	// #0
  401f74:	add	x1, x1, #0x2f2
  401f78:	bl	401320 <dcgettext@plt>
  401f7c:	mov	x1, x19
  401f80:	bl	401120 <fputs@plt>
  401f84:	mov	w2, #0x5                   	// #5
  401f88:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401f8c:	mov	x0, #0x0                   	// #0
  401f90:	add	x1, x1, #0x6c5
  401f94:	bl	401320 <dcgettext@plt>
  401f98:	mov	x1, x19
  401f9c:	bl	401120 <fputs@plt>
  401fa0:	mov	w2, #0x5                   	// #5
  401fa4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401fa8:	mov	x0, #0x0                   	// #0
  401fac:	add	x1, x1, #0x337
  401fb0:	bl	401320 <dcgettext@plt>
  401fb4:	mov	x1, x19
  401fb8:	bl	401120 <fputs@plt>
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401fc4:	mov	x0, #0x0                   	// #0
  401fc8:	add	x1, x1, #0x363
  401fcc:	bl	401320 <dcgettext@plt>
  401fd0:	mov	x1, x19
  401fd4:	bl	401120 <fputs@plt>
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401fe0:	mov	x0, #0x0                   	// #0
  401fe4:	add	x1, x1, #0x398
  401fe8:	bl	401320 <dcgettext@plt>
  401fec:	mov	x1, x19
  401ff0:	bl	401120 <fputs@plt>
  401ff4:	mov	w2, #0x5                   	// #5
  401ff8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401ffc:	mov	x0, #0x0                   	// #0
  402000:	add	x1, x1, #0x3c1
  402004:	bl	401320 <dcgettext@plt>
  402008:	mov	x1, x19
  40200c:	bl	401120 <fputs@plt>
  402010:	mov	w2, #0x5                   	// #5
  402014:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402018:	mov	x0, #0x0                   	// #0
  40201c:	add	x1, x1, #0x3e7
  402020:	bl	401320 <dcgettext@plt>
  402024:	mov	x1, x19
  402028:	bl	401120 <fputs@plt>
  40202c:	mov	w2, #0x5                   	// #5
  402030:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402034:	mov	x0, #0x0                   	// #0
  402038:	add	x1, x1, #0x405
  40203c:	bl	401320 <dcgettext@plt>
  402040:	mov	x1, x19
  402044:	bl	401120 <fputs@plt>
  402048:	mov	w2, #0x5                   	// #5
  40204c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402050:	mov	x0, #0x0                   	// #0
  402054:	add	x1, x1, #0x41d
  402058:	bl	401320 <dcgettext@plt>
  40205c:	mov	x1, x19
  402060:	bl	401120 <fputs@plt>
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40206c:	mov	x0, #0x0                   	// #0
  402070:	add	x1, x1, #0x43a
  402074:	bl	401320 <dcgettext@plt>
  402078:	mov	x1, x19
  40207c:	bl	401120 <fputs@plt>
  402080:	mov	w2, #0x5                   	// #5
  402084:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402088:	mov	x0, #0x0                   	// #0
  40208c:	add	x1, x1, #0x45e
  402090:	bl	401320 <dcgettext@plt>
  402094:	mov	x1, x19
  402098:	bl	401120 <fputs@plt>
  40209c:	mov	w2, #0x5                   	// #5
  4020a0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020a4:	mov	x0, #0x0                   	// #0
  4020a8:	add	x1, x1, #0x470
  4020ac:	bl	401320 <dcgettext@plt>
  4020b0:	mov	x1, x19
  4020b4:	bl	401120 <fputs@plt>
  4020b8:	mov	w2, #0x5                   	// #5
  4020bc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020c0:	mov	x0, #0x0                   	// #0
  4020c4:	add	x1, x1, #0x49d
  4020c8:	bl	401320 <dcgettext@plt>
  4020cc:	mov	x1, x19
  4020d0:	bl	401120 <fputs@plt>
  4020d4:	mov	w2, #0x5                   	// #5
  4020d8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020dc:	mov	x0, #0x0                   	// #0
  4020e0:	add	x1, x1, #0x4b9
  4020e4:	bl	401320 <dcgettext@plt>
  4020e8:	mov	x1, x19
  4020ec:	bl	401120 <fputs@plt>
  4020f0:	mov	w2, #0x5                   	// #5
  4020f4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020f8:	mov	x0, #0x0                   	// #0
  4020fc:	add	x1, x1, #0x4d2
  402100:	bl	401320 <dcgettext@plt>
  402104:	mov	x1, x19
  402108:	bl	401120 <fputs@plt>
  40210c:	mov	w2, #0x5                   	// #5
  402110:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402114:	mov	x0, #0x0                   	// #0
  402118:	add	x1, x1, #0x4f1
  40211c:	bl	401320 <dcgettext@plt>
  402120:	mov	x1, x0
  402124:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402128:	mov	x0, x19
  40212c:	add	x2, x2, #0x50c
  402130:	bl	401360 <fprintf@plt>
  402134:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402138:	ldr	x0, [x0, #368]
  40213c:	cmp	x0, x19
  402140:	cset	w0, eq  // eq = none
  402144:	bl	401130 <exit@plt>
  402148:	stp	x29, x30, [sp, #-32]!
  40214c:	mov	x1, #0x5413                	// #21523
  402150:	mov	w0, #0x1                   	// #1
  402154:	mov	x29, sp
  402158:	add	x2, sp, #0x18
  40215c:	bl	401380 <ioctl@plt>
  402160:	cmn	w0, #0x1
  402164:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402168:	add	x0, x0, #0x1a0
  40216c:	b.eq	4021a0 <ferror@plt+0xe00>  // b.none
  402170:	ldrh	w1, [sp, #24]
  402174:	cmp	w1, #0xa
  402178:	b.ls	4021a0 <ferror@plt+0xe00>  // b.plast
  40217c:	ldrh	w2, [sp, #26]
  402180:	strh	w2, [x0, #8]
  402184:	strh	w1, [x0, #10]
  402188:	ldr	w1, [x0, #12]
  40218c:	cbz	w1, 402198 <ferror@plt+0xdf8>
  402190:	mov	w1, #0xffffffff            	// #-1
  402194:	strh	w1, [x0, #10]
  402198:	ldp	x29, x30, [sp], #32
  40219c:	ret
  4021a0:	mov	w1, #0x50                  	// #80
  4021a4:	strh	w1, [x0, #8]
  4021a8:	mov	w1, #0x18                  	// #24
  4021ac:	b	402184 <ferror@plt+0xde4>
  4021b0:	stp	x29, x30, [sp, #-64]!
  4021b4:	mov	x29, sp
  4021b8:	stp	x19, x20, [sp, #16]
  4021bc:	mov	x19, x0
  4021c0:	str	x21, [sp, #32]
  4021c4:	mov	x21, x1
  4021c8:	str	xzr, [sp, #56]
  4021cc:	bl	401350 <__errno_location@plt>
  4021d0:	mov	x20, x0
  4021d4:	cbz	x19, 402214 <ferror@plt+0xe74>
  4021d8:	ldrb	w0, [x19]
  4021dc:	cbz	w0, 402214 <ferror@plt+0xe74>
  4021e0:	str	wzr, [x20]
  4021e4:	add	x1, sp, #0x38
  4021e8:	mov	x0, x19
  4021ec:	mov	w2, #0xa                   	// #10
  4021f0:	bl	4012a0 <strtol@plt>
  4021f4:	ldr	w1, [x20]
  4021f8:	cbnz	w1, 402214 <ferror@plt+0xe74>
  4021fc:	ldr	x1, [sp, #56]
  402200:	cmp	x1, x19
  402204:	b.eq	402214 <ferror@plt+0xe74>  // b.none
  402208:	cbz	x1, 402214 <ferror@plt+0xe74>
  40220c:	ldrb	w1, [x1]
  402210:	cbz	w1, 402230 <ferror@plt+0xe90>
  402214:	ldr	w1, [x20]
  402218:	adrp	x2, 404000 <ferror@plt+0x2c60>
  40221c:	mov	x4, x19
  402220:	mov	x3, x21
  402224:	add	x2, x2, #0x900
  402228:	mov	w0, #0x1                   	// #1
  40222c:	bl	401140 <error@plt>
  402230:	ldp	x19, x20, [sp, #16]
  402234:	ldr	x21, [sp, #32]
  402238:	ldp	x29, x30, [sp], #64
  40223c:	ret
  402240:	stp	x29, x30, [sp, #-64]!
  402244:	mov	x29, sp
  402248:	stp	x19, x20, [sp, #16]
  40224c:	mov	x19, x0
  402250:	str	x21, [sp, #32]
  402254:	mov	x21, x1
  402258:	str	xzr, [sp, #56]
  40225c:	bl	401350 <__errno_location@plt>
  402260:	mov	x20, x0
  402264:	cbz	x19, 4022a0 <ferror@plt+0xf00>
  402268:	ldrb	w0, [x19]
  40226c:	cbz	w0, 4022a0 <ferror@plt+0xf00>
  402270:	str	wzr, [x20]
  402274:	mov	x0, x19
  402278:	add	x1, sp, #0x38
  40227c:	bl	401150 <strtod@plt>
  402280:	ldr	w0, [x20]
  402284:	cbnz	w0, 4022a0 <ferror@plt+0xf00>
  402288:	ldr	x0, [sp, #56]
  40228c:	cmp	x0, x19
  402290:	b.eq	4022a0 <ferror@plt+0xf00>  // b.none
  402294:	cbz	x0, 4022a0 <ferror@plt+0xf00>
  402298:	ldrb	w0, [x0]
  40229c:	cbz	w0, 4022bc <ferror@plt+0xf1c>
  4022a0:	ldr	w1, [x20]
  4022a4:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4022a8:	mov	x4, x19
  4022ac:	mov	x3, x21
  4022b0:	add	x2, x2, #0x900
  4022b4:	mov	w0, #0x1                   	// #1
  4022b8:	bl	401140 <error@plt>
  4022bc:	ldp	x19, x20, [sp, #16]
  4022c0:	ldr	x21, [sp, #32]
  4022c4:	ldp	x29, x30, [sp], #64
  4022c8:	ret
  4022cc:	stp	x29, x30, [sp, #-112]!
  4022d0:	mov	x29, sp
  4022d4:	stp	x19, x20, [sp, #16]
  4022d8:	stp	x21, x22, [sp, #32]
  4022dc:	mov	x22, x0
  4022e0:	stp	x23, x24, [sp, #48]
  4022e4:	mov	x23, x1
  4022e8:	str	x25, [sp, #64]
  4022ec:	cbz	x0, 402468 <ferror@plt+0x10c8>
  4022f0:	ldrb	w0, [x0]
  4022f4:	cbz	w0, 402468 <ferror@plt+0x10c8>
  4022f8:	bl	401290 <__ctype_b_loc@plt>
  4022fc:	mov	x19, x22
  402300:	ldr	x25, [x0]
  402304:	ldrb	w1, [x19]
  402308:	ldrb	w0, [x19]
  40230c:	ldrh	w1, [x25, x1, lsl #1]
  402310:	tbnz	w1, #13, 402388 <ferror@plt+0xfe8>
  402314:	cmp	w0, #0x2d
  402318:	b.ne	402390 <ferror@plt+0xff0>  // b.any
  40231c:	add	x19, x19, #0x1
  402320:	mov	w24, #0x1                   	// #1
  402324:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402328:	add	x0, x0, #0x910
  40232c:	mov	x20, x19
  402330:	ldr	q2, [x0]
  402334:	ldrb	w0, [x20]
  402338:	ldrh	w0, [x25, x0, lsl #1]
  40233c:	tbnz	w0, #11, 4023a4 <ferror@plt+0x1004>
  402340:	mov	x21, #0x0                   	// #0
  402344:	mov	x20, #0x0                   	// #0
  402348:	ldrb	w1, [x19]
  40234c:	ldrb	w0, [x19]
  402350:	ldrh	w1, [x25, x1, lsl #1]
  402354:	tbnz	w1, #11, 4023c4 <ferror@plt+0x1024>
  402358:	cbnz	w0, 40241c <ferror@plt+0x107c>
  40235c:	cbz	w24, 402364 <ferror@plt+0xfc4>
  402360:	eor	x20, x20, #0x8000000000000000
  402364:	stp	x21, x20, [sp, #80]
  402368:	ldr	q0, [sp, #80]
  40236c:	bl	403e90 <ferror@plt+0x2af0>
  402370:	ldp	x19, x20, [sp, #16]
  402374:	ldp	x21, x22, [sp, #32]
  402378:	ldp	x23, x24, [sp, #48]
  40237c:	ldr	x25, [sp, #64]
  402380:	ldp	x29, x30, [sp], #112
  402384:	ret
  402388:	add	x19, x19, #0x1
  40238c:	b	402304 <ferror@plt+0xf64>
  402390:	cmp	w0, #0x2b
  402394:	b.ne	40239c <ferror@plt+0xffc>  // b.any
  402398:	add	x19, x19, #0x1
  40239c:	mov	w24, #0x0                   	// #0
  4023a0:	b	402324 <ferror@plt+0xf84>
  4023a4:	adrp	x0, 404000 <ferror@plt+0x2c60>
  4023a8:	add	x0, x0, #0x920
  4023ac:	mov	v0.16b, v2.16b
  4023b0:	add	x20, x20, #0x1
  4023b4:	ldr	q1, [x0]
  4023b8:	bl	4037a8 <ferror@plt+0x2408>
  4023bc:	mov	v2.16b, v0.16b
  4023c0:	b	402334 <ferror@plt+0xf94>
  4023c4:	sub	w0, w0, #0x30
  4023c8:	str	q2, [sp, #80]
  4023cc:	bl	403e34 <ferror@plt+0x2a94>
  4023d0:	add	x19, x19, #0x1
  4023d4:	ldr	q2, [sp, #80]
  4023d8:	mov	v1.16b, v2.16b
  4023dc:	str	q2, [sp, #96]
  4023e0:	bl	4037a8 <ferror@plt+0x2408>
  4023e4:	stp	x21, x20, [sp, #80]
  4023e8:	mov	v1.16b, v0.16b
  4023ec:	ldr	q0, [sp, #80]
  4023f0:	bl	4025d8 <ferror@plt+0x1238>
  4023f4:	str	q0, [sp, #80]
  4023f8:	adrp	x0, 404000 <ferror@plt+0x2c60>
  4023fc:	add	x0, x0, #0x920
  402400:	ldr	q2, [sp, #96]
  402404:	ldr	q1, [x0]
  402408:	mov	v0.16b, v2.16b
  40240c:	bl	402ff8 <ferror@plt+0x1c58>
  402410:	mov	v2.16b, v0.16b
  402414:	ldp	x21, x20, [sp, #80]
  402418:	b	402348 <ferror@plt+0xfa8>
  40241c:	and	w0, w0, #0xfffffffd
  402420:	cmp	w0, #0x2c
  402424:	b.eq	402444 <ferror@plt+0x10a4>  // b.none
  402428:	adrp	x2, 404000 <ferror@plt+0x2c60>
  40242c:	mov	x4, x22
  402430:	mov	x3, x23
  402434:	add	x2, x2, #0x900
  402438:	mov	w1, #0x16                  	// #22
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	401140 <error@plt>
  402444:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402448:	add	x0, x0, #0x910
  40244c:	add	x19, x19, #0x1
  402450:	ldr	q2, [x0]
  402454:	ldrb	w1, [x19]
  402458:	ldrb	w0, [x19]
  40245c:	ldrh	w1, [x25, x1, lsl #1]
  402460:	tbnz	w1, #11, 402484 <ferror@plt+0x10e4>
  402464:	cbz	w0, 40235c <ferror@plt+0xfbc>
  402468:	bl	401350 <__errno_location@plt>
  40246c:	ldr	w1, [x0]
  402470:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402474:	mov	x4, x22
  402478:	mov	x3, x23
  40247c:	add	x2, x2, #0x900
  402480:	b	40243c <ferror@plt+0x109c>
  402484:	sub	w0, w0, #0x30
  402488:	str	q2, [sp, #80]
  40248c:	bl	403e34 <ferror@plt+0x2a94>
  402490:	add	x19, x19, #0x1
  402494:	ldr	q2, [sp, #80]
  402498:	mov	v1.16b, v2.16b
  40249c:	str	q2, [sp, #96]
  4024a0:	bl	4037a8 <ferror@plt+0x2408>
  4024a4:	stp	x21, x20, [sp, #80]
  4024a8:	mov	v1.16b, v0.16b
  4024ac:	ldr	q0, [sp, #80]
  4024b0:	bl	4025d8 <ferror@plt+0x1238>
  4024b4:	str	q0, [sp, #80]
  4024b8:	adrp	x0, 404000 <ferror@plt+0x2c60>
  4024bc:	add	x0, x0, #0x920
  4024c0:	ldr	q2, [sp, #96]
  4024c4:	ldr	q1, [x0]
  4024c8:	mov	v0.16b, v2.16b
  4024cc:	bl	402ff8 <ferror@plt+0x1c58>
  4024d0:	mov	v2.16b, v0.16b
  4024d4:	ldp	x21, x20, [sp, #80]
  4024d8:	b	402454 <ferror@plt+0x10b4>
  4024dc:	stp	x29, x30, [sp, #-48]!
  4024e0:	mov	x29, sp
  4024e4:	stp	x19, x20, [sp, #16]
  4024e8:	mov	x19, x0
  4024ec:	str	x21, [sp, #32]
  4024f0:	bl	401180 <__fpending@plt>
  4024f4:	mov	x20, x0
  4024f8:	mov	x0, x19
  4024fc:	bl	4013a0 <ferror@plt>
  402500:	mov	w21, w0
  402504:	mov	x0, x19
  402508:	bl	4011c0 <fclose@plt>
  40250c:	cbnz	w21, 402538 <ferror@plt+0x1198>
  402510:	cbz	w0, 402528 <ferror@plt+0x1188>
  402514:	cbnz	x20, 402550 <ferror@plt+0x11b0>
  402518:	bl	401350 <__errno_location@plt>
  40251c:	ldr	w0, [x0]
  402520:	cmp	w0, #0x9
  402524:	csetm	w0, ne  // ne = any
  402528:	ldp	x19, x20, [sp, #16]
  40252c:	ldr	x21, [sp, #32]
  402530:	ldp	x29, x30, [sp], #48
  402534:	ret
  402538:	cbnz	w0, 402550 <ferror@plt+0x11b0>
  40253c:	bl	401350 <__errno_location@plt>
  402540:	ldr	w1, [x0]
  402544:	cmp	w1, #0x20
  402548:	b.eq	402550 <ferror@plt+0x11b0>  // b.none
  40254c:	str	wzr, [x0]
  402550:	mov	w0, #0xffffffff            	// #-1
  402554:	b	402528 <ferror@plt+0x1188>
  402558:	stp	x29, x30, [sp, #-32]!
  40255c:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402560:	mov	x29, sp
  402564:	ldr	x0, [x0, #384]
  402568:	str	x19, [sp, #16]
  40256c:	bl	4024dc <ferror@plt+0x113c>
  402570:	cbz	w0, 4025bc <ferror@plt+0x121c>
  402574:	bl	401350 <__errno_location@plt>
  402578:	mov	x19, x0
  40257c:	ldr	w0, [x0]
  402580:	cmp	w0, #0x20
  402584:	b.eq	4025bc <ferror@plt+0x121c>  // b.none
  402588:	mov	w2, #0x5                   	// #5
  40258c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402590:	mov	x0, #0x0                   	// #0
  402594:	add	x1, x1, #0x930
  402598:	bl	401320 <dcgettext@plt>
  40259c:	mov	x3, x0
  4025a0:	ldr	w1, [x19]
  4025a4:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4025a8:	mov	w0, #0x0                   	// #0
  4025ac:	add	x2, x2, #0x93c
  4025b0:	bl	401140 <error@plt>
  4025b4:	mov	w0, #0x1                   	// #1
  4025b8:	bl	401110 <_exit@plt>
  4025bc:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4025c0:	ldr	x0, [x0, #368]
  4025c4:	bl	4024dc <ferror@plt+0x113c>
  4025c8:	cbnz	w0, 4025b4 <ferror@plt+0x1214>
  4025cc:	ldr	x19, [sp, #16]
  4025d0:	ldp	x29, x30, [sp], #32
  4025d4:	ret
  4025d8:	stp	x29, x30, [sp, #-32]!
  4025dc:	mov	x29, sp
  4025e0:	str	q0, [sp, #16]
  4025e4:	ldp	x9, x5, [sp, #16]
  4025e8:	str	q1, [sp, #16]
  4025ec:	ldp	x1, x2, [sp, #16]
  4025f0:	mrs	x10, fpcr
  4025f4:	ubfx	x0, x5, #48, #15
  4025f8:	ubfx	x12, x2, #48, #15
  4025fc:	ubfiz	x3, x5, #3, #48
  402600:	lsr	x11, x2, #63
  402604:	mov	x4, x0
  402608:	ubfiz	x2, x2, #3, #48
  40260c:	sub	w0, w0, w12
  402610:	lsr	x8, x5, #63
  402614:	mov	x14, x1
  402618:	orr	x2, x2, x1, lsr #61
  40261c:	cmp	x11, x5, lsr #63
  402620:	orr	x3, x3, x9, lsr #61
  402624:	lsl	x7, x9, #3
  402628:	mov	x6, x12
  40262c:	lsl	x1, x1, #3
  402630:	mov	w5, w0
  402634:	b.ne	402a3c <ferror@plt+0x169c>  // b.any
  402638:	cmp	w0, #0x0
  40263c:	b.le	40277c <ferror@plt+0x13dc>
  402640:	mov	x9, #0x7fff                	// #32767
  402644:	cbnz	x12, 4026e4 <ferror@plt+0x1344>
  402648:	orr	x5, x2, x1
  40264c:	cbnz	x5, 402678 <ferror@plt+0x12d8>
  402650:	cmp	x4, x9
  402654:	b.ne	402e28 <ferror@plt+0x1a88>  // b.any
  402658:	orr	x1, x3, x7
  40265c:	cbz	x1, 402eac <ferror@plt+0x1b0c>
  402660:	lsr	x0, x3, #50
  402664:	mov	x2, x3
  402668:	eor	x0, x0, #0x1
  40266c:	mov	x1, x7
  402670:	and	w0, w0, #0x1
  402674:	b	4028c0 <ferror@plt+0x1520>
  402678:	subs	w5, w0, #0x1
  40267c:	b.ne	4026bc <ferror@plt+0x131c>  // b.any
  402680:	adds	x1, x7, x1
  402684:	mov	x7, x1
  402688:	adc	x3, x3, x2
  40268c:	tbz	x3, #51, 402e28 <ferror@plt+0x1a88>
  402690:	add	x4, x4, #0x1
  402694:	mov	x0, #0x7fff                	// #32767
  402698:	cmp	x4, x0
  40269c:	b.eq	402a00 <ferror@plt+0x1660>  // b.none
  4026a0:	and	x2, x3, #0xfff7ffffffffffff
  4026a4:	and	x1, x7, #0x1
  4026a8:	orr	x1, x1, x7, lsr #1
  4026ac:	orr	x1, x1, x3, lsl #63
  4026b0:	lsr	x2, x2, #1
  4026b4:	mov	w0, #0x0                   	// #0
  4026b8:	b	4027b0 <ferror@plt+0x1410>
  4026bc:	cmp	x4, x9
  4026c0:	b.ne	4026f0 <ferror@plt+0x1350>  // b.any
  4026c4:	orr	x1, x3, x7
  4026c8:	cbz	x1, 402eac <ferror@plt+0x1b0c>
  4026cc:	lsr	x0, x3, #50
  4026d0:	mov	x2, x3
  4026d4:	eor	x0, x0, #0x1
  4026d8:	mov	x1, x7
  4026dc:	and	w0, w0, #0x1
  4026e0:	b	4027b0 <ferror@plt+0x1410>
  4026e4:	cmp	x4, x9
  4026e8:	b.eq	4026c4 <ferror@plt+0x1324>  // b.none
  4026ec:	orr	x2, x2, #0x8000000000000
  4026f0:	cmp	w5, #0x74
  4026f4:	b.gt	40276c <ferror@plt+0x13cc>
  4026f8:	cmp	w5, #0x3f
  4026fc:	b.gt	402738 <ferror@plt+0x1398>
  402700:	mov	w6, #0x40                  	// #64
  402704:	sub	w6, w6, w5
  402708:	lsr	x9, x1, x5
  40270c:	lsl	x1, x1, x6
  402710:	cmp	x1, #0x0
  402714:	lsl	x0, x2, x6
  402718:	cset	x1, ne  // ne = any
  40271c:	orr	x0, x0, x9
  402720:	lsr	x2, x2, x5
  402724:	orr	x0, x0, x1
  402728:	adds	x1, x0, x7
  40272c:	mov	x7, x1
  402730:	adc	x3, x2, x3
  402734:	b	40268c <ferror@plt+0x12ec>
  402738:	sub	w0, w5, #0x40
  40273c:	mov	w6, #0x80                  	// #128
  402740:	sub	w6, w6, w5
  402744:	cmp	w5, #0x40
  402748:	lsr	x0, x2, x0
  40274c:	lsl	x2, x2, x6
  402750:	csel	x2, x2, xzr, ne  // ne = any
  402754:	orr	x1, x2, x1
  402758:	cmp	x1, #0x0
  40275c:	cset	x1, ne  // ne = any
  402760:	orr	x0, x0, x1
  402764:	mov	x2, #0x0                   	// #0
  402768:	b	402728 <ferror@plt+0x1388>
  40276c:	orr	x1, x2, x1
  402770:	cmp	x1, #0x0
  402774:	cset	x0, ne  // ne = any
  402778:	b	402764 <ferror@plt+0x13c4>
  40277c:	b.eq	402880 <ferror@plt+0x14e0>  // b.none
  402780:	mov	x5, #0x7fff                	// #32767
  402784:	cbnz	x4, 402828 <ferror@plt+0x1488>
  402788:	orr	x4, x3, x7
  40278c:	cbnz	x4, 4027b8 <ferror@plt+0x1418>
  402790:	cmp	x12, x5
  402794:	b.ne	402e38 <ferror@plt+0x1a98>  // b.any
  402798:	orr	x0, x2, x1
  40279c:	cbz	x0, 402e80 <ferror@plt+0x1ae0>
  4027a0:	lsr	x0, x2, #50
  4027a4:	mov	x4, x6
  4027a8:	eor	x0, x0, #0x1
  4027ac:	and	w0, w0, #0x1
  4027b0:	mov	w5, #0x0                   	// #0
  4027b4:	b	4028c0 <ferror@plt+0x1520>
  4027b8:	cmn	w0, #0x1
  4027bc:	b.ne	4027d4 <ferror@plt+0x1434>  // b.any
  4027c0:	adds	x1, x7, x1
  4027c4:	mov	x7, x1
  4027c8:	adc	x3, x3, x2
  4027cc:	mov	x4, x6
  4027d0:	b	40268c <ferror@plt+0x12ec>
  4027d4:	cmp	x12, x5
  4027d8:	b.eq	402798 <ferror@plt+0x13f8>  // b.none
  4027dc:	mvn	w0, w0
  4027e0:	cmp	w0, #0x74
  4027e4:	b.gt	402870 <ferror@plt+0x14d0>
  4027e8:	cmp	w0, #0x3f
  4027ec:	b.gt	40283c <ferror@plt+0x149c>
  4027f0:	mov	w5, #0x40                  	// #64
  4027f4:	sub	w5, w5, w0
  4027f8:	lsr	x9, x7, x0
  4027fc:	lsl	x7, x7, x5
  402800:	cmp	x7, #0x0
  402804:	cset	x7, ne  // ne = any
  402808:	lsl	x4, x3, x5
  40280c:	orr	x4, x4, x9
  402810:	lsr	x0, x3, x0
  402814:	orr	x7, x4, x7
  402818:	adds	x1, x7, x1
  40281c:	mov	x7, x1
  402820:	adc	x3, x0, x2
  402824:	b	4027cc <ferror@plt+0x142c>
  402828:	cmp	x12, x5
  40282c:	b.eq	402798 <ferror@plt+0x13f8>  // b.none
  402830:	neg	w0, w0
  402834:	orr	x3, x3, #0x8000000000000
  402838:	b	4027e0 <ferror@plt+0x1440>
  40283c:	sub	w4, w0, #0x40
  402840:	mov	w5, #0x80                  	// #128
  402844:	sub	w5, w5, w0
  402848:	cmp	w0, #0x40
  40284c:	lsr	x4, x3, x4
  402850:	lsl	x3, x3, x5
  402854:	csel	x3, x3, xzr, ne  // ne = any
  402858:	orr	x3, x3, x7
  40285c:	cmp	x3, #0x0
  402860:	cset	x7, ne  // ne = any
  402864:	orr	x7, x4, x7
  402868:	mov	x0, #0x0                   	// #0
  40286c:	b	402818 <ferror@plt+0x1478>
  402870:	orr	x3, x3, x7
  402874:	cmp	x3, #0x0
  402878:	cset	x7, ne  // ne = any
  40287c:	b	402868 <ferror@plt+0x14c8>
  402880:	add	x0, x4, #0x1
  402884:	mov	x13, #0x7fff                	// #32767
  402888:	tst	x0, #0x7ffe
  40288c:	b.ne	40299c <ferror@plt+0x15fc>  // b.any
  402890:	orr	x12, x3, x7
  402894:	cbnz	x4, 402900 <ferror@plt+0x1560>
  402898:	cbz	x12, 402e5c <ferror@plt+0x1abc>
  40289c:	orr	x0, x2, x1
  4028a0:	cbz	x0, 402c48 <ferror@plt+0x18a8>
  4028a4:	adds	x1, x7, x1
  4028a8:	mov	x7, x1
  4028ac:	adc	x3, x3, x2
  4028b0:	tbz	x3, #51, 402c48 <ferror@plt+0x18a8>
  4028b4:	and	x2, x3, #0xfff7ffffffffffff
  4028b8:	mov	w0, #0x0                   	// #0
  4028bc:	mov	x4, #0x1                   	// #1
  4028c0:	tst	x1, #0x7
  4028c4:	b.eq	402edc <ferror@plt+0x1b3c>  // b.none
  4028c8:	and	x3, x10, #0xc00000
  4028cc:	orr	w0, w0, #0x10
  4028d0:	cmp	x3, #0x400, lsl #12
  4028d4:	b.eq	402ec8 <ferror@plt+0x1b28>  // b.none
  4028d8:	cmp	x3, #0x800, lsl #12
  4028dc:	b.eq	402ed4 <ferror@plt+0x1b34>  // b.none
  4028e0:	cbnz	x3, 4028f8 <ferror@plt+0x1558>
  4028e4:	and	x3, x1, #0xf
  4028e8:	cmp	x3, #0x4
  4028ec:	b.eq	4028f8 <ferror@plt+0x1558>  // b.none
  4028f0:	adds	x1, x1, #0x4
  4028f4:	cinc	x2, x2, cs  // cs = hs, nlast
  4028f8:	cbz	w5, 402eec <ferror@plt+0x1b4c>
  4028fc:	b	402ee8 <ferror@plt+0x1b48>
  402900:	cmp	x4, x13
  402904:	b.ne	402968 <ferror@plt+0x15c8>  // b.any
  402908:	cbz	x12, 402fcc <ferror@plt+0x1c2c>
  40290c:	lsr	x0, x3, #50
  402910:	cmp	x6, x4
  402914:	eor	x0, x0, #0x1
  402918:	and	w0, w0, #0x1
  40291c:	b.ne	402988 <ferror@plt+0x15e8>  // b.any
  402920:	orr	x4, x2, x1
  402924:	cbz	x4, 402fc4 <ferror@plt+0x1c24>
  402928:	tst	x2, #0x4000000000000
  40292c:	csinc	w0, w0, wzr, ne  // ne = any
  402930:	cbz	x12, 402980 <ferror@plt+0x15e0>
  402934:	and	x9, x9, #0x1fffffffffffffff
  402938:	lsr	x1, x3, #3
  40293c:	orr	x9, x9, x3, lsl #61
  402940:	tbz	x3, #50, 40295c <ferror@plt+0x15bc>
  402944:	lsr	x3, x2, #3
  402948:	tbnz	x2, #50, 40295c <ferror@plt+0x15bc>
  40294c:	and	x1, x14, #0x1fffffffffffffff
  402950:	mov	x8, x11
  402954:	orr	x9, x1, x2, lsl #61
  402958:	mov	x1, x3
  40295c:	extr	x2, x1, x9, #61
  402960:	lsl	x1, x9, #3
  402964:	b	402980 <ferror@plt+0x15e0>
  402968:	cmp	x6, x13
  40296c:	b.ne	402978 <ferror@plt+0x15d8>  // b.any
  402970:	mov	w0, #0x0                   	// #0
  402974:	b	402920 <ferror@plt+0x1580>
  402978:	mov	w0, #0x0                   	// #0
  40297c:	cbnz	x12, 402988 <ferror@plt+0x15e8>
  402980:	mov	x4, #0x7fff                	// #32767
  402984:	b	4028c0 <ferror@plt+0x1520>
  402988:	orr	x1, x2, x1
  40298c:	cbnz	x1, 402934 <ferror@plt+0x1594>
  402990:	mov	x2, x3
  402994:	mov	x1, x7
  402998:	b	402980 <ferror@plt+0x15e0>
  40299c:	cmp	x0, x13
  4029a0:	b.eq	4029c0 <ferror@plt+0x1620>  // b.none
  4029a4:	adds	x1, x7, x1
  4029a8:	mov	x4, x0
  4029ac:	adc	x2, x3, x2
  4029b0:	extr	x1, x2, x1, #1
  4029b4:	lsr	x2, x2, #1
  4029b8:	mov	w0, #0x0                   	// #0
  4029bc:	b	4028c0 <ferror@plt+0x1520>
  4029c0:	ands	x1, x10, #0xc00000
  4029c4:	b.eq	402e90 <ferror@plt+0x1af0>  // b.none
  4029c8:	cmp	x1, #0x400, lsl #12
  4029cc:	b.ne	4029e4 <ferror@plt+0x1644>  // b.any
  4029d0:	cbnz	x8, 4029f0 <ferror@plt+0x1650>
  4029d4:	mov	x4, x0
  4029d8:	mov	x2, #0x0                   	// #0
  4029dc:	mov	x1, #0x0                   	// #0
  4029e0:	b	402e98 <ferror@plt+0x1af8>
  4029e4:	cmp	x1, #0x800, lsl #12
  4029e8:	b.ne	4029f0 <ferror@plt+0x1650>  // b.any
  4029ec:	cbnz	x8, 4029d4 <ferror@plt+0x1634>
  4029f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4029f4:	mov	x4, #0x7ffe                	// #32766
  4029f8:	mov	x1, x2
  4029fc:	b	402e98 <ferror@plt+0x1af8>
  402a00:	ands	x1, x10, #0xc00000
  402a04:	b.eq	402ea0 <ferror@plt+0x1b00>  // b.none
  402a08:	cmp	x1, #0x400, lsl #12
  402a0c:	b.ne	402a20 <ferror@plt+0x1680>  // b.any
  402a10:	cbnz	x8, 402a2c <ferror@plt+0x168c>
  402a14:	mov	x2, #0x0                   	// #0
  402a18:	mov	x1, #0x0                   	// #0
  402a1c:	b	402ea4 <ferror@plt+0x1b04>
  402a20:	cmp	x1, #0x800, lsl #12
  402a24:	b.ne	402a2c <ferror@plt+0x168c>  // b.any
  402a28:	cbnz	x8, 402a14 <ferror@plt+0x1674>
  402a2c:	mov	x2, #0xffffffffffffffff    	// #-1
  402a30:	mov	x4, #0x7ffe                	// #32766
  402a34:	mov	x1, x2
  402a38:	b	402ea4 <ferror@plt+0x1b04>
  402a3c:	cmp	w0, #0x0
  402a40:	b.le	402b14 <ferror@plt+0x1774>
  402a44:	mov	x9, #0x7fff                	// #32767
  402a48:	cbnz	x12, 402ac0 <ferror@plt+0x1720>
  402a4c:	orr	x5, x2, x1
  402a50:	cbz	x5, 402650 <ferror@plt+0x12b0>
  402a54:	subs	w5, w0, #0x1
  402a58:	b.ne	402a74 <ferror@plt+0x16d4>  // b.any
  402a5c:	subs	x7, x7, x1
  402a60:	sbc	x3, x3, x2
  402a64:	tbz	x3, #51, 402e28 <ferror@plt+0x1a88>
  402a68:	and	x5, x3, #0x7ffffffffffff
  402a6c:	mov	x6, x7
  402a70:	b	402d58 <ferror@plt+0x19b8>
  402a74:	cmp	x4, x9
  402a78:	b.eq	4026c4 <ferror@plt+0x1324>  // b.none
  402a7c:	cmp	w5, #0x74
  402a80:	b.gt	402b04 <ferror@plt+0x1764>
  402a84:	cmp	w5, #0x3f
  402a88:	b.gt	402ad0 <ferror@plt+0x1730>
  402a8c:	mov	w6, #0x40                  	// #64
  402a90:	sub	w6, w6, w5
  402a94:	lsr	x9, x1, x5
  402a98:	lsl	x1, x1, x6
  402a9c:	cmp	x1, #0x0
  402aa0:	lsl	x0, x2, x6
  402aa4:	cset	x1, ne  // ne = any
  402aa8:	orr	x0, x0, x9
  402aac:	lsr	x2, x2, x5
  402ab0:	orr	x0, x0, x1
  402ab4:	subs	x7, x7, x0
  402ab8:	sbc	x3, x3, x2
  402abc:	b	402a64 <ferror@plt+0x16c4>
  402ac0:	cmp	x4, x9
  402ac4:	b.eq	4026c4 <ferror@plt+0x1324>  // b.none
  402ac8:	orr	x2, x2, #0x8000000000000
  402acc:	b	402a7c <ferror@plt+0x16dc>
  402ad0:	sub	w0, w5, #0x40
  402ad4:	mov	w6, #0x80                  	// #128
  402ad8:	sub	w6, w6, w5
  402adc:	cmp	w5, #0x40
  402ae0:	lsr	x0, x2, x0
  402ae4:	lsl	x2, x2, x6
  402ae8:	csel	x2, x2, xzr, ne  // ne = any
  402aec:	orr	x1, x2, x1
  402af0:	cmp	x1, #0x0
  402af4:	cset	x1, ne  // ne = any
  402af8:	orr	x0, x0, x1
  402afc:	mov	x2, #0x0                   	// #0
  402b00:	b	402ab4 <ferror@plt+0x1714>
  402b04:	orr	x1, x2, x1
  402b08:	cmp	x1, #0x0
  402b0c:	cset	x0, ne  // ne = any
  402b10:	b	402afc <ferror@plt+0x175c>
  402b14:	b.eq	402c14 <ferror@plt+0x1874>  // b.none
  402b18:	mov	x5, #0x7fff                	// #32767
  402b1c:	cbnz	x4, 402bbc <ferror@plt+0x181c>
  402b20:	orr	x4, x3, x7
  402b24:	cbnz	x4, 402b50 <ferror@plt+0x17b0>
  402b28:	cmp	x12, x5
  402b2c:	b.ne	402e48 <ferror@plt+0x1aa8>  // b.any
  402b30:	orr	x0, x2, x1
  402b34:	cbz	x0, 402eb4 <ferror@plt+0x1b14>
  402b38:	lsr	x0, x2, #50
  402b3c:	mov	x4, x6
  402b40:	eor	x0, x0, #0x1
  402b44:	mov	x8, x11
  402b48:	and	w0, w0, #0x1
  402b4c:	b	4027b0 <ferror@plt+0x1410>
  402b50:	cmn	w0, #0x1
  402b54:	b.ne	402b6c <ferror@plt+0x17cc>  // b.any
  402b58:	subs	x7, x1, x7
  402b5c:	sbc	x3, x2, x3
  402b60:	mov	x4, x6
  402b64:	mov	x8, x11
  402b68:	b	402a64 <ferror@plt+0x16c4>
  402b6c:	cmp	x12, x5
  402b70:	b.eq	402b30 <ferror@plt+0x1790>  // b.none
  402b74:	mvn	w0, w0
  402b78:	cmp	w0, #0x74
  402b7c:	b.gt	402c04 <ferror@plt+0x1864>
  402b80:	cmp	w0, #0x3f
  402b84:	b.gt	402bd0 <ferror@plt+0x1830>
  402b88:	mov	w5, #0x40                  	// #64
  402b8c:	sub	w5, w5, w0
  402b90:	lsr	x8, x7, x0
  402b94:	lsl	x7, x7, x5
  402b98:	cmp	x7, #0x0
  402b9c:	lsl	x4, x3, x5
  402ba0:	cset	x5, ne  // ne = any
  402ba4:	orr	x4, x4, x8
  402ba8:	lsr	x0, x3, x0
  402bac:	orr	x4, x4, x5
  402bb0:	subs	x7, x1, x4
  402bb4:	sbc	x3, x2, x0
  402bb8:	b	402b60 <ferror@plt+0x17c0>
  402bbc:	cmp	x12, x5
  402bc0:	b.eq	402b30 <ferror@plt+0x1790>  // b.none
  402bc4:	neg	w0, w0
  402bc8:	orr	x3, x3, #0x8000000000000
  402bcc:	b	402b78 <ferror@plt+0x17d8>
  402bd0:	sub	w4, w0, #0x40
  402bd4:	mov	w5, #0x80                  	// #128
  402bd8:	sub	w5, w5, w0
  402bdc:	cmp	w0, #0x40
  402be0:	lsr	x4, x3, x4
  402be4:	lsl	x3, x3, x5
  402be8:	csel	x3, x3, xzr, ne  // ne = any
  402bec:	orr	x3, x3, x7
  402bf0:	cmp	x3, #0x0
  402bf4:	cset	x0, ne  // ne = any
  402bf8:	orr	x4, x4, x0
  402bfc:	mov	x0, #0x0                   	// #0
  402c00:	b	402bb0 <ferror@plt+0x1810>
  402c04:	orr	x3, x3, x7
  402c08:	cmp	x3, #0x0
  402c0c:	cset	x4, ne  // ne = any
  402c10:	b	402bfc <ferror@plt+0x185c>
  402c14:	add	x0, x4, #0x1
  402c18:	tst	x0, #0x7ffe
  402c1c:	b.ne	402d38 <ferror@plt+0x1998>  // b.any
  402c20:	orr	x12, x3, x7
  402c24:	orr	x13, x2, x1
  402c28:	cbnz	x4, 402ca4 <ferror@plt+0x1904>
  402c2c:	cbnz	x12, 402c64 <ferror@plt+0x18c4>
  402c30:	cbnz	x13, 402e68 <ferror@plt+0x1ac8>
  402c34:	and	x0, x10, #0xc00000
  402c38:	mov	x3, #0x0                   	// #0
  402c3c:	cmp	x0, #0x800, lsl #12
  402c40:	mov	x7, #0x0                   	// #0
  402c44:	cset	x8, eq  // eq = none
  402c48:	orr	x0, x7, x3
  402c4c:	mov	x2, x3
  402c50:	cmp	x0, #0x0
  402c54:	mov	x1, x7
  402c58:	cset	w5, ne  // ne = any
  402c5c:	mov	x4, #0x0                   	// #0
  402c60:	b	4029b8 <ferror@plt+0x1618>
  402c64:	cbz	x13, 402c48 <ferror@plt+0x18a8>
  402c68:	subs	x4, x7, x1
  402c6c:	cmp	x7, x1
  402c70:	sbc	x0, x3, x2
  402c74:	tbz	x0, #51, 402c88 <ferror@plt+0x18e8>
  402c78:	subs	x7, x1, x7
  402c7c:	sbc	x3, x2, x3
  402c80:	mov	x8, x11
  402c84:	b	402c48 <ferror@plt+0x18a8>
  402c88:	orr	x7, x4, x0
  402c8c:	cbnz	x7, 402e74 <ferror@plt+0x1ad4>
  402c90:	and	x0, x10, #0xc00000
  402c94:	cmp	x0, #0x800, lsl #12
  402c98:	cset	x8, eq  // eq = none
  402c9c:	mov	x3, #0x0                   	// #0
  402ca0:	b	402c48 <ferror@plt+0x18a8>
  402ca4:	mov	x0, #0x7fff                	// #32767
  402ca8:	cmp	x4, x0
  402cac:	b.ne	402d0c <ferror@plt+0x196c>  // b.any
  402cb0:	cbz	x12, 402fb4 <ferror@plt+0x1c14>
  402cb4:	lsr	x0, x3, #50
  402cb8:	cmp	x6, x4
  402cbc:	eor	x0, x0, #0x1
  402cc0:	and	w0, w0, #0x1
  402cc4:	b.ne	402d30 <ferror@plt+0x1990>  // b.any
  402cc8:	cbz	x13, 402fdc <ferror@plt+0x1c3c>
  402ccc:	tst	x2, #0x4000000000000
  402cd0:	csinc	w0, w0, wzr, ne  // ne = any
  402cd4:	cbz	x12, 402d24 <ferror@plt+0x1984>
  402cd8:	and	x9, x9, #0x1fffffffffffffff
  402cdc:	lsr	x4, x3, #3
  402ce0:	orr	x1, x9, x3, lsl #61
  402ce4:	tbz	x3, #50, 402d00 <ferror@plt+0x1960>
  402ce8:	lsr	x3, x2, #3
  402cec:	tbnz	x2, #50, 402d00 <ferror@plt+0x1960>
  402cf0:	and	x1, x14, #0x1fffffffffffffff
  402cf4:	mov	x4, x3
  402cf8:	orr	x1, x1, x2, lsl #61
  402cfc:	mov	x8, x11
  402d00:	extr	x2, x4, x1, #61
  402d04:	lsl	x1, x1, #3
  402d08:	b	402980 <ferror@plt+0x15e0>
  402d0c:	cmp	x6, x0
  402d10:	b.ne	402d1c <ferror@plt+0x197c>  // b.any
  402d14:	mov	w0, #0x0                   	// #0
  402d18:	b	402cc8 <ferror@plt+0x1928>
  402d1c:	mov	w0, #0x0                   	// #0
  402d20:	cbnz	x12, 402d30 <ferror@plt+0x1990>
  402d24:	cbz	x13, 402fe0 <ferror@plt+0x1c40>
  402d28:	mov	x8, x11
  402d2c:	b	402980 <ferror@plt+0x15e0>
  402d30:	cbnz	x13, 402cd8 <ferror@plt+0x1938>
  402d34:	b	402990 <ferror@plt+0x15f0>
  402d38:	subs	x0, x7, x1
  402d3c:	cmp	x7, x1
  402d40:	mov	x6, x0
  402d44:	sbc	x5, x3, x2
  402d48:	tbz	x5, #51, 402dd4 <ferror@plt+0x1a34>
  402d4c:	subs	x6, x1, x7
  402d50:	mov	x8, x11
  402d54:	sbc	x5, x2, x3
  402d58:	clz	x0, x6
  402d5c:	cmp	x5, #0x0
  402d60:	add	w0, w0, #0x40
  402d64:	clz	x3, x5
  402d68:	csel	w3, w0, w3, eq  // eq = none
  402d6c:	sub	w0, w3, #0xc
  402d70:	cmp	w0, #0x3f
  402d74:	b.gt	402de0 <ferror@plt+0x1a40>
  402d78:	neg	w3, w0
  402d7c:	lsl	x5, x5, x0
  402d80:	lsl	x7, x6, x0
  402d84:	lsr	x3, x6, x3
  402d88:	orr	x3, x3, x5
  402d8c:	sxtw	x1, w0
  402d90:	cmp	x4, w0, sxtw
  402d94:	b.gt	402e20 <ferror@plt+0x1a80>
  402d98:	sub	w4, w0, w4
  402d9c:	add	w2, w4, #0x1
  402da0:	cmp	w2, #0x3f
  402da4:	b.gt	402df0 <ferror@plt+0x1a50>
  402da8:	mov	w1, #0x40                  	// #64
  402dac:	sub	w1, w1, w2
  402db0:	lsr	x4, x7, x2
  402db4:	lsl	x0, x3, x1
  402db8:	orr	x0, x0, x4
  402dbc:	lsl	x1, x7, x1
  402dc0:	cmp	x1, #0x0
  402dc4:	cset	x1, ne  // ne = any
  402dc8:	lsr	x3, x3, x2
  402dcc:	orr	x7, x0, x1
  402dd0:	b	402c48 <ferror@plt+0x18a8>
  402dd4:	orr	x7, x0, x5
  402dd8:	cbnz	x7, 402d58 <ferror@plt+0x19b8>
  402ddc:	b	402c90 <ferror@plt+0x18f0>
  402de0:	sub	w3, w3, #0x4c
  402de4:	mov	x7, #0x0                   	// #0
  402de8:	lsl	x3, x6, x3
  402dec:	b	402d8c <ferror@plt+0x19ec>
  402df0:	sub	w4, w4, #0x3f
  402df4:	mov	w0, #0x80                  	// #128
  402df8:	sub	w0, w0, w2
  402dfc:	cmp	w2, #0x40
  402e00:	lsr	x4, x3, x4
  402e04:	lsl	x3, x3, x0
  402e08:	csel	x3, x3, xzr, ne  // ne = any
  402e0c:	orr	x3, x7, x3
  402e10:	cmp	x3, #0x0
  402e14:	cset	x3, ne  // ne = any
  402e18:	orr	x7, x4, x3
  402e1c:	b	402c9c <ferror@plt+0x18fc>
  402e20:	sub	x4, x4, x1
  402e24:	and	x3, x3, #0xfff7ffffffffffff
  402e28:	cbz	x4, 402c48 <ferror@plt+0x18a8>
  402e2c:	mov	x2, x3
  402e30:	mov	x1, x7
  402e34:	b	4026b4 <ferror@plt+0x1314>
  402e38:	mov	x3, x2
  402e3c:	mov	x7, x1
  402e40:	mov	x4, x12
  402e44:	b	402e28 <ferror@plt+0x1a88>
  402e48:	mov	x3, x2
  402e4c:	mov	x7, x1
  402e50:	mov	x4, x12
  402e54:	mov	x8, x11
  402e58:	b	402e28 <ferror@plt+0x1a88>
  402e5c:	mov	x3, x2
  402e60:	mov	x7, x1
  402e64:	b	402c48 <ferror@plt+0x18a8>
  402e68:	mov	x3, x2
  402e6c:	mov	x7, x1
  402e70:	b	402c80 <ferror@plt+0x18e0>
  402e74:	mov	x3, x0
  402e78:	mov	x7, x4
  402e7c:	b	402c48 <ferror@plt+0x18a8>
  402e80:	mov	x4, x6
  402e84:	mov	x2, #0x0                   	// #0
  402e88:	mov	x1, #0x0                   	// #0
  402e8c:	b	4026b4 <ferror@plt+0x1314>
  402e90:	mov	x4, x0
  402e94:	mov	x2, #0x0                   	// #0
  402e98:	mov	w0, #0x14                  	// #20
  402e9c:	b	4028c0 <ferror@plt+0x1520>
  402ea0:	mov	x2, #0x0                   	// #0
  402ea4:	mov	w0, #0x14                  	// #20
  402ea8:	b	4027b0 <ferror@plt+0x1410>
  402eac:	mov	x2, #0x0                   	// #0
  402eb0:	b	4026b4 <ferror@plt+0x1314>
  402eb4:	mov	x4, x6
  402eb8:	mov	x8, x11
  402ebc:	mov	x2, #0x0                   	// #0
  402ec0:	mov	x1, #0x0                   	// #0
  402ec4:	b	4026b4 <ferror@plt+0x1314>
  402ec8:	cbnz	x8, 4028f8 <ferror@plt+0x1558>
  402ecc:	adds	x1, x1, #0x8
  402ed0:	b	4028f4 <ferror@plt+0x1554>
  402ed4:	cbz	x8, 4028f8 <ferror@plt+0x1558>
  402ed8:	b	402ecc <ferror@plt+0x1b2c>
  402edc:	cbz	w5, 402eec <ferror@plt+0x1b4c>
  402ee0:	tbnz	w0, #4, 402ee8 <ferror@plt+0x1b48>
  402ee4:	tbz	w10, #11, 402eec <ferror@plt+0x1b4c>
  402ee8:	orr	w0, w0, #0x8
  402eec:	tbz	x2, #51, 402f04 <ferror@plt+0x1b64>
  402ef0:	add	x4, x4, #0x1
  402ef4:	mov	x3, #0x7fff                	// #32767
  402ef8:	cmp	x4, x3
  402efc:	b.eq	402f5c <ferror@plt+0x1bbc>  // b.none
  402f00:	and	x2, x2, #0xfff7ffffffffffff
  402f04:	mov	x3, #0x7fff                	// #32767
  402f08:	extr	x1, x2, x1, #3
  402f0c:	cmp	x4, x3
  402f10:	lsr	x2, x2, #3
  402f14:	b.ne	402f28 <ferror@plt+0x1b88>  // b.any
  402f18:	orr	x3, x1, x2
  402f1c:	orr	x2, x2, #0x800000000000
  402f20:	cmp	x3, #0x0
  402f24:	csel	x2, x2, xzr, ne  // ne = any
  402f28:	and	x4, x4, #0x7fff
  402f2c:	mov	x7, #0x0                   	// #0
  402f30:	bfxil	x7, x2, #0, #48
  402f34:	orr	w8, w4, w8, lsl #15
  402f38:	fmov	d0, x1
  402f3c:	bfi	x7, x8, #48, #16
  402f40:	fmov	v0.d[1], x7
  402f44:	cbz	w0, 402f54 <ferror@plt+0x1bb4>
  402f48:	str	q0, [sp, #16]
  402f4c:	bl	40413c <ferror@plt+0x2d9c>
  402f50:	ldr	q0, [sp, #16]
  402f54:	ldp	x29, x30, [sp], #32
  402f58:	ret
  402f5c:	ands	x1, x10, #0xc00000
  402f60:	b.eq	402f7c <ferror@plt+0x1bdc>  // b.none
  402f64:	cmp	x1, #0x400, lsl #12
  402f68:	b.ne	402f8c <ferror@plt+0x1bec>  // b.any
  402f6c:	cmp	x8, #0x0
  402f70:	mov	x2, #0x7ffe                	// #32766
  402f74:	csetm	x1, ne  // ne = any
  402f78:	csel	x4, x4, x2, eq  // eq = none
  402f7c:	mov	w2, #0x14                  	// #20
  402f80:	orr	w0, w0, w2
  402f84:	mov	x2, x1
  402f88:	b	402f04 <ferror@plt+0x1b64>
  402f8c:	cmp	x1, #0x800, lsl #12
  402f90:	b.ne	402fa8 <ferror@plt+0x1c08>  // b.any
  402f94:	cmp	x8, #0x0
  402f98:	mov	x2, #0x7ffe                	// #32766
  402f9c:	csetm	x1, eq  // eq = none
  402fa0:	csel	x4, x4, x2, ne  // ne = any
  402fa4:	b	402f7c <ferror@plt+0x1bdc>
  402fa8:	mov	x1, #0xffffffffffffffff    	// #-1
  402fac:	mov	x4, #0x7ffe                	// #32766
  402fb0:	b	402f7c <ferror@plt+0x1bdc>
  402fb4:	cmp	x6, x4
  402fb8:	b.eq	402d14 <ferror@plt+0x1974>  // b.none
  402fbc:	mov	w0, #0x0                   	// #0
  402fc0:	b	402d24 <ferror@plt+0x1984>
  402fc4:	cbz	x12, 402980 <ferror@plt+0x15e0>
  402fc8:	b	402990 <ferror@plt+0x15f0>
  402fcc:	cmp	x6, x4
  402fd0:	b.eq	402970 <ferror@plt+0x15d0>  // b.none
  402fd4:	mov	w0, #0x0                   	// #0
  402fd8:	b	402980 <ferror@plt+0x15e0>
  402fdc:	cbnz	x12, 402990 <ferror@plt+0x15f0>
  402fe0:	mov	x8, #0x0                   	// #0
  402fe4:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  402fe8:	mov	x1, #0xfffffffffffffff8    	// #-8
  402fec:	mov	x4, #0x7fff                	// #32767
  402ff0:	mov	w0, #0x1                   	// #1
  402ff4:	b	4028c0 <ferror@plt+0x1520>
  402ff8:	stp	x29, x30, [sp, #-32]!
  402ffc:	mov	x29, sp
  403000:	str	q0, [sp, #16]
  403004:	ldp	x1, x10, [sp, #16]
  403008:	str	q1, [sp, #16]
  40300c:	ldp	x8, x9, [sp, #16]
  403010:	mrs	x6, fpcr
  403014:	ubfx	x4, x10, #0, #48
  403018:	ubfx	x11, x10, #48, #15
  40301c:	lsr	x10, x10, #63
  403020:	and	w5, w10, #0xff
  403024:	cbz	w11, 403058 <ferror@plt+0x1cb8>
  403028:	mov	w2, #0x7fff                	// #32767
  40302c:	cmp	w11, w2
  403030:	b.eq	4030b8 <ferror@plt+0x1d18>  // b.none
  403034:	and	x11, x11, #0xffff
  403038:	extr	x2, x4, x1, #61
  40303c:	mov	x12, #0xffffffffffffc001    	// #-16383
  403040:	orr	x2, x2, #0x8000000000000
  403044:	lsl	x1, x1, #3
  403048:	add	x11, x11, x12
  40304c:	mov	x14, #0x0                   	// #0
  403050:	mov	w0, #0x0                   	// #0
  403054:	b	4030d4 <ferror@plt+0x1d34>
  403058:	orr	x2, x4, x1
  40305c:	cbz	x2, 40314c <ferror@plt+0x1dac>
  403060:	clz	x2, x1
  403064:	cmp	x4, #0x0
  403068:	add	x2, x2, #0x40
  40306c:	clz	x11, x4
  403070:	csel	x0, x2, x11, eq  // eq = none
  403074:	sub	x2, x0, #0xf
  403078:	cmp	x2, #0x3c
  40307c:	b.gt	4030a8 <ferror@plt+0x1d08>
  403080:	add	w7, w2, #0x3
  403084:	mov	w3, #0x3d                  	// #61
  403088:	sub	w2, w3, w2
  40308c:	lsl	x4, x4, x7
  403090:	lsr	x2, x1, x2
  403094:	orr	x2, x2, x4
  403098:	lsl	x1, x1, x7
  40309c:	mov	x11, #0xffffffffffffc011    	// #-16367
  4030a0:	sub	x11, x11, x0
  4030a4:	b	40304c <ferror@plt+0x1cac>
  4030a8:	sub	w2, w2, #0x3d
  4030ac:	lsl	x2, x1, x2
  4030b0:	mov	x1, #0x0                   	// #0
  4030b4:	b	40309c <ferror@plt+0x1cfc>
  4030b8:	orr	x2, x4, x1
  4030bc:	cbz	x2, 40315c <ferror@plt+0x1dbc>
  4030c0:	lsr	x0, x4, #47
  4030c4:	mov	x2, x4
  4030c8:	eor	w0, w0, #0x1
  4030cc:	mov	x11, #0x7fff                	// #32767
  4030d0:	mov	x14, #0x3                   	// #3
  4030d4:	lsr	x13, x9, #63
  4030d8:	ubfx	x7, x9, #0, #48
  4030dc:	ubfx	x4, x9, #48, #15
  4030e0:	and	w3, w13, #0xff
  4030e4:	cbz	w4, 40316c <ferror@plt+0x1dcc>
  4030e8:	mov	w9, #0x7fff                	// #32767
  4030ec:	cmp	w4, w9
  4030f0:	b.eq	4031cc <ferror@plt+0x1e2c>  // b.none
  4030f4:	and	x4, x4, #0xffff
  4030f8:	extr	x7, x7, x8, #61
  4030fc:	mov	x9, #0xffffffffffffc001    	// #-16383
  403100:	orr	x7, x7, #0x8000000000000
  403104:	lsl	x8, x8, #3
  403108:	add	x4, x4, x9
  40310c:	mov	x12, #0x0                   	// #0
  403110:	eor	w5, w5, w3
  403114:	orr	x3, x12, x14, lsl #2
  403118:	sub	x3, x3, #0x1
  40311c:	and	x5, x5, #0xff
  403120:	sub	x9, x11, x4
  403124:	cmp	x3, #0xe
  403128:	b.hi	403210 <ferror@plt+0x1e70>  // b.pmore
  40312c:	cmp	w3, #0xe
  403130:	b.hi	403210 <ferror@plt+0x1e70>  // b.pmore
  403134:	adrp	x4, 404000 <ferror@plt+0x2c60>
  403138:	add	x4, x4, #0x940
  40313c:	ldrh	w3, [x4, w3, uxtw #1]
  403140:	adr	x4, 40314c <ferror@plt+0x1dac>
  403144:	add	x3, x4, w3, sxth #2
  403148:	br	x3
  40314c:	mov	x1, #0x0                   	// #0
  403150:	mov	x11, #0x0                   	// #0
  403154:	mov	x14, #0x1                   	// #1
  403158:	b	403050 <ferror@plt+0x1cb0>
  40315c:	mov	x1, #0x0                   	// #0
  403160:	mov	x11, #0x7fff                	// #32767
  403164:	mov	x14, #0x2                   	// #2
  403168:	b	403050 <ferror@plt+0x1cb0>
  40316c:	orr	x4, x7, x8
  403170:	cbz	x4, 4031e8 <ferror@plt+0x1e48>
  403174:	clz	x12, x8
  403178:	cmp	x7, #0x0
  40317c:	add	x12, x12, #0x40
  403180:	clz	x9, x7
  403184:	csel	x9, x12, x9, eq  // eq = none
  403188:	sub	x12, x9, #0xf
  40318c:	cmp	x12, #0x3c
  403190:	b.gt	4031bc <ferror@plt+0x1e1c>
  403194:	add	w16, w12, #0x3
  403198:	mov	w15, #0x3d                  	// #61
  40319c:	sub	w12, w15, w12
  4031a0:	lsl	x7, x7, x16
  4031a4:	lsr	x12, x8, x12
  4031a8:	orr	x7, x12, x7
  4031ac:	lsl	x8, x8, x16
  4031b0:	mov	x4, #0xffffffffffffc011    	// #-16367
  4031b4:	sub	x4, x4, x9
  4031b8:	b	40310c <ferror@plt+0x1d6c>
  4031bc:	sub	w7, w12, #0x3d
  4031c0:	lsl	x7, x8, x7
  4031c4:	mov	x8, #0x0                   	// #0
  4031c8:	b	4031b0 <ferror@plt+0x1e10>
  4031cc:	orr	x4, x7, x8
  4031d0:	cbz	x4, 4031fc <ferror@plt+0x1e5c>
  4031d4:	tst	x7, #0x800000000000
  4031d8:	mov	x4, #0x7fff                	// #32767
  4031dc:	csinc	w0, w0, wzr, ne  // ne = any
  4031e0:	mov	x12, #0x3                   	// #3
  4031e4:	b	403110 <ferror@plt+0x1d70>
  4031e8:	mov	x7, #0x0                   	// #0
  4031ec:	mov	x8, #0x0                   	// #0
  4031f0:	mov	x4, #0x0                   	// #0
  4031f4:	mov	x12, #0x1                   	// #1
  4031f8:	b	403110 <ferror@plt+0x1d70>
  4031fc:	mov	x7, #0x0                   	// #0
  403200:	mov	x8, #0x0                   	// #0
  403204:	mov	x4, #0x7fff                	// #32767
  403208:	mov	x12, #0x2                   	// #2
  40320c:	b	403110 <ferror@plt+0x1d70>
  403210:	cmp	x7, x2
  403214:	b.cc	403220 <ferror@plt+0x1e80>  // b.lo, b.ul, b.last
  403218:	ccmp	x8, x1, #0x2, eq  // eq = none
  40321c:	b.hi	4034b8 <ferror@plt+0x2118>  // b.pmore
  403220:	lsl	x14, x1, #63
  403224:	extr	x1, x2, x1, #1
  403228:	lsr	x2, x2, #1
  40322c:	extr	x3, x7, x8, #52
  403230:	ubfx	x7, x7, #20, #32
  403234:	and	x13, x3, #0xffffffff
  403238:	lsl	x8, x8, #12
  40323c:	udiv	x10, x2, x7
  403240:	msub	x2, x10, x7, x2
  403244:	mul	x11, x13, x10
  403248:	extr	x2, x2, x1, #32
  40324c:	cmp	x11, x2
  403250:	b.ls	4034c4 <ferror@plt+0x2124>  // b.plast
  403254:	sub	x4, x10, #0x1
  403258:	adds	x2, x3, x2
  40325c:	b.cs	403270 <ferror@plt+0x1ed0>  // b.hs, b.nlast
  403260:	cmp	x11, x2
  403264:	b.ls	403270 <ferror@plt+0x1ed0>  // b.plast
  403268:	sub	x4, x10, #0x2
  40326c:	add	x2, x2, x3
  403270:	sub	x2, x2, x11
  403274:	and	x1, x1, #0xffffffff
  403278:	udiv	x10, x2, x7
  40327c:	msub	x2, x10, x7, x2
  403280:	mul	x11, x13, x10
  403284:	orr	x1, x1, x2, lsl #32
  403288:	cmp	x11, x1
  40328c:	b.ls	4034cc <ferror@plt+0x212c>  // b.plast
  403290:	sub	x2, x10, #0x1
  403294:	adds	x1, x3, x1
  403298:	b.cs	4032ac <ferror@plt+0x1f0c>  // b.hs, b.nlast
  40329c:	cmp	x11, x1
  4032a0:	b.ls	4032ac <ferror@plt+0x1f0c>  // b.plast
  4032a4:	sub	x2, x10, #0x2
  4032a8:	add	x1, x1, x3
  4032ac:	orr	x4, x2, x4, lsl #32
  4032b0:	and	x15, x8, #0xffffffff
  4032b4:	lsr	x10, x8, #32
  4032b8:	sub	x1, x1, x11
  4032bc:	lsr	x12, x4, #32
  4032c0:	and	x11, x4, #0xffffffff
  4032c4:	mul	x16, x12, x15
  4032c8:	mul	x2, x11, x15
  4032cc:	madd	x11, x10, x11, x16
  4032d0:	mul	x12, x12, x10
  4032d4:	add	x11, x11, x2, lsr #32
  4032d8:	cmp	x16, x11
  4032dc:	b.ls	4032e8 <ferror@plt+0x1f48>  // b.plast
  4032e0:	mov	x16, #0x100000000           	// #4294967296
  4032e4:	add	x12, x12, x16
  4032e8:	add	x12, x12, x11, lsr #32
  4032ec:	and	x2, x2, #0xffffffff
  4032f0:	add	x11, x2, x11, lsl #32
  4032f4:	cmp	x1, x12
  4032f8:	b.cc	403304 <ferror@plt+0x1f64>  // b.lo, b.ul, b.last
  4032fc:	ccmp	x14, x11, #0x2, eq  // eq = none
  403300:	b.cs	4034d4 <ferror@plt+0x2134>  // b.hs, b.nlast
  403304:	adds	x16, x14, x8
  403308:	sub	x2, x4, #0x1
  40330c:	adc	x1, x1, x3
  403310:	cset	x17, cs  // cs = hs, nlast
  403314:	mov	x14, x16
  403318:	cmp	x3, x1
  40331c:	b.cc	40332c <ferror@plt+0x1f8c>  // b.lo, b.ul, b.last
  403320:	cmp	x17, #0x0
  403324:	ccmp	x3, x1, #0x0, eq  // eq = none
  403328:	b.ne	403348 <ferror@plt+0x1fa8>  // b.any
  40332c:	cmp	x12, x1
  403330:	b.hi	40333c <ferror@plt+0x1f9c>  // b.pmore
  403334:	ccmp	x11, x16, #0x0, eq  // eq = none
  403338:	b.ls	403348 <ferror@plt+0x1fa8>  // b.plast
  40333c:	adds	x14, x8, x16
  403340:	sub	x2, x4, #0x2
  403344:	adc	x1, x1, x3
  403348:	subs	x16, x14, x11
  40334c:	cmp	x14, x11
  403350:	sbc	x1, x1, x12
  403354:	cmp	x3, x1
  403358:	b.eq	403568 <ferror@plt+0x21c8>  // b.none
  40335c:	udiv	x12, x1, x7
  403360:	msub	x1, x12, x7, x1
  403364:	mul	x4, x13, x12
  403368:	extr	x1, x1, x16, #32
  40336c:	cmp	x4, x1
  403370:	b.ls	4034dc <ferror@plt+0x213c>  // b.plast
  403374:	sub	x11, x12, #0x1
  403378:	adds	x1, x3, x1
  40337c:	b.cs	403390 <ferror@plt+0x1ff0>  // b.hs, b.nlast
  403380:	cmp	x4, x1
  403384:	b.ls	403390 <ferror@plt+0x1ff0>  // b.plast
  403388:	sub	x11, x12, #0x2
  40338c:	add	x1, x1, x3
  403390:	sub	x1, x1, x4
  403394:	and	x16, x16, #0xffffffff
  403398:	udiv	x12, x1, x7
  40339c:	msub	x4, x12, x7, x1
  4033a0:	mul	x13, x13, x12
  4033a4:	orr	x4, x16, x4, lsl #32
  4033a8:	cmp	x13, x4
  4033ac:	b.ls	4034e4 <ferror@plt+0x2144>  // b.plast
  4033b0:	sub	x1, x12, #0x1
  4033b4:	adds	x4, x3, x4
  4033b8:	b.cs	4033cc <ferror@plt+0x202c>  // b.hs, b.nlast
  4033bc:	cmp	x13, x4
  4033c0:	b.ls	4033cc <ferror@plt+0x202c>  // b.plast
  4033c4:	sub	x1, x12, #0x2
  4033c8:	add	x4, x4, x3
  4033cc:	orr	x11, x1, x11, lsl #32
  4033d0:	sub	x4, x4, x13
  4033d4:	and	x12, x11, #0xffffffff
  4033d8:	lsr	x7, x11, #32
  4033dc:	mul	x1, x15, x12
  4033e0:	mul	x15, x7, x15
  4033e4:	mul	x7, x10, x7
  4033e8:	madd	x10, x10, x12, x15
  4033ec:	add	x10, x10, x1, lsr #32
  4033f0:	cmp	x15, x10
  4033f4:	b.ls	403400 <ferror@plt+0x2060>  // b.plast
  4033f8:	mov	x12, #0x100000000           	// #4294967296
  4033fc:	add	x7, x7, x12
  403400:	add	x7, x7, x10, lsr #32
  403404:	and	x1, x1, #0xffffffff
  403408:	add	x10, x1, x10, lsl #32
  40340c:	cmp	x4, x7
  403410:	b.cc	403420 <ferror@plt+0x2080>  // b.lo, b.ul, b.last
  403414:	cmp	x10, #0x0
  403418:	ccmp	x4, x7, #0x0, ne  // ne = any
  40341c:	b.ne	4034ec <ferror@plt+0x214c>  // b.any
  403420:	adds	x12, x3, x4
  403424:	sub	x1, x11, #0x1
  403428:	mov	x4, x12
  40342c:	b.cs	403458 <ferror@plt+0x20b8>  // b.hs, b.nlast
  403430:	cmp	x12, x7
  403434:	b.cc	403440 <ferror@plt+0x20a0>  // b.lo, b.ul, b.last
  403438:	ccmp	x8, x10, #0x2, eq  // eq = none
  40343c:	b.cs	403458 <ferror@plt+0x20b8>  // b.hs, b.nlast
  403440:	sub	x1, x11, #0x2
  403444:	lsl	x11, x8, #1
  403448:	cmp	x8, x11
  40344c:	mov	x8, x11
  403450:	cinc	x4, x3, hi  // hi = pmore
  403454:	add	x4, x12, x4
  403458:	cmp	x4, x7
  40345c:	mov	x3, x1
  403460:	ccmp	x8, x10, #0x0, eq  // eq = none
  403464:	orr	x1, x1, #0x1
  403468:	csel	x1, x1, x3, ne  // ne = any
  40346c:	mov	x3, #0x3fff                	// #16383
  403470:	add	x3, x9, x3
  403474:	cmp	x3, #0x0
  403478:	b.le	403634 <ferror@plt+0x2294>
  40347c:	tst	x1, #0x7
  403480:	b.eq	403580 <ferror@plt+0x21e0>  // b.none
  403484:	and	x4, x6, #0xc00000
  403488:	orr	w0, w0, #0x10
  40348c:	cmp	x4, #0x400, lsl #12
  403490:	b.eq	403570 <ferror@plt+0x21d0>  // b.none
  403494:	cmp	x4, #0x800, lsl #12
  403498:	b.eq	40357c <ferror@plt+0x21dc>  // b.none
  40349c:	cbnz	x4, 403580 <ferror@plt+0x21e0>
  4034a0:	and	x4, x1, #0xf
  4034a4:	cmp	x4, #0x4
  4034a8:	b.eq	403580 <ferror@plt+0x21e0>  // b.none
  4034ac:	adds	x1, x1, #0x4
  4034b0:	cinc	x2, x2, cs  // cs = hs, nlast
  4034b4:	b	403580 <ferror@plt+0x21e0>
  4034b8:	sub	x9, x9, #0x1
  4034bc:	mov	x14, #0x0                   	// #0
  4034c0:	b	40322c <ferror@plt+0x1e8c>
  4034c4:	mov	x4, x10
  4034c8:	b	403270 <ferror@plt+0x1ed0>
  4034cc:	mov	x2, x10
  4034d0:	b	4032ac <ferror@plt+0x1f0c>
  4034d4:	mov	x2, x4
  4034d8:	b	403348 <ferror@plt+0x1fa8>
  4034dc:	mov	x11, x12
  4034e0:	b	403390 <ferror@plt+0x1ff0>
  4034e4:	mov	x1, x12
  4034e8:	b	4033cc <ferror@plt+0x202c>
  4034ec:	mov	x1, x11
  4034f0:	mov	x8, #0x0                   	// #0
  4034f4:	b	403458 <ferror@plt+0x20b8>
  4034f8:	tbz	x2, #47, 40350c <ferror@plt+0x216c>
  4034fc:	tbnz	x7, #47, 40350c <ferror@plt+0x216c>
  403500:	mov	x2, x7
  403504:	mov	x1, x8
  403508:	mov	x10, x13
  40350c:	orr	x2, x2, #0x800000000000
  403510:	mov	x5, x10
  403514:	mov	x3, #0x7fff                	// #32767
  403518:	b	4035a0 <ferror@plt+0x2200>
  40351c:	orr	w0, w0, #0x2
  403520:	mov	x2, #0x0                   	// #0
  403524:	mov	x1, #0x0                   	// #0
  403528:	b	403514 <ferror@plt+0x2174>
  40352c:	mov	x5, x10
  403530:	mov	x12, x14
  403534:	cmp	x12, #0x1
  403538:	b.eq	40379c <ferror@plt+0x23fc>  // b.none
  40353c:	cbz	x12, 40346c <ferror@plt+0x20cc>
  403540:	cmp	x12, #0x2
  403544:	b.eq	403520 <ferror@plt+0x2180>  // b.none
  403548:	cmp	x12, #0x3
  40354c:	b.ne	40346c <ferror@plt+0x20cc>  // b.any
  403550:	mov	x10, x5
  403554:	b	40350c <ferror@plt+0x216c>
  403558:	mov	x2, x7
  40355c:	mov	x1, x8
  403560:	mov	x5, x13
  403564:	b	403534 <ferror@plt+0x2194>
  403568:	mov	x1, #0xffffffffffffffff    	// #-1
  40356c:	b	40346c <ferror@plt+0x20cc>
  403570:	cbnz	x5, 403580 <ferror@plt+0x21e0>
  403574:	adds	x1, x1, #0x8
  403578:	b	4034b0 <ferror@plt+0x2110>
  40357c:	cbnz	x5, 403574 <ferror@plt+0x21d4>
  403580:	tbz	x2, #52, 40358c <ferror@plt+0x21ec>
  403584:	and	x2, x2, #0xffefffffffffffff
  403588:	add	x3, x9, #0x4, lsl #12
  40358c:	mov	x4, #0x7ffe                	// #32766
  403590:	cmp	x3, x4
  403594:	b.gt	4035d4 <ferror@plt+0x2234>
  403598:	extr	x1, x2, x1, #3
  40359c:	lsr	x2, x2, #3
  4035a0:	and	x3, x3, #0x7fff
  4035a4:	mov	x7, #0x0                   	// #0
  4035a8:	bfxil	x7, x2, #0, #48
  4035ac:	orr	w3, w3, w5, lsl #15
  4035b0:	fmov	d0, x1
  4035b4:	bfi	x7, x3, #48, #16
  4035b8:	fmov	v0.d[1], x7
  4035bc:	cbz	w0, 4035cc <ferror@plt+0x222c>
  4035c0:	str	q0, [sp, #16]
  4035c4:	bl	40413c <ferror@plt+0x2d9c>
  4035c8:	ldr	q0, [sp, #16]
  4035cc:	ldp	x29, x30, [sp], #32
  4035d0:	ret
  4035d4:	and	x1, x6, #0xc00000
  4035d8:	cmp	x1, #0x400, lsl #12
  4035dc:	b.eq	403600 <ferror@plt+0x2260>  // b.none
  4035e0:	cmp	x1, #0x800, lsl #12
  4035e4:	b.eq	403614 <ferror@plt+0x2274>  // b.none
  4035e8:	cbnz	x1, 403628 <ferror@plt+0x2288>
  4035ec:	mov	x3, #0x7fff                	// #32767
  4035f0:	mov	w2, #0x14                  	// #20
  4035f4:	orr	w0, w0, w2
  4035f8:	mov	x2, x1
  4035fc:	b	4035a0 <ferror@plt+0x2200>
  403600:	cmp	x5, #0x0
  403604:	mov	x2, #0x7fff                	// #32767
  403608:	csetm	x1, ne  // ne = any
  40360c:	csel	x3, x2, x4, eq  // eq = none
  403610:	b	4035f0 <ferror@plt+0x2250>
  403614:	cmp	x5, #0x0
  403618:	mov	x2, #0x7fff                	// #32767
  40361c:	csetm	x1, eq  // eq = none
  403620:	csel	x3, x2, x4, ne  // ne = any
  403624:	b	4035f0 <ferror@plt+0x2250>
  403628:	mov	x3, x4
  40362c:	mov	x1, #0xffffffffffffffff    	// #-1
  403630:	b	4035f0 <ferror@plt+0x2250>
  403634:	mov	x4, #0x1                   	// #1
  403638:	sub	x3, x4, x3
  40363c:	cmp	x3, #0x74
  403640:	b.gt	403728 <ferror@plt+0x2388>
  403644:	cmp	x3, #0x3f
  403648:	b.gt	4036b0 <ferror@plt+0x2310>
  40364c:	mov	w7, #0x40                  	// #64
  403650:	sub	w7, w7, w3
  403654:	lsr	x8, x1, x3
  403658:	lsl	x1, x1, x7
  40365c:	cmp	x1, #0x0
  403660:	lsl	x4, x2, x7
  403664:	cset	x1, ne  // ne = any
  403668:	orr	x4, x4, x8
  40366c:	lsr	x2, x2, x3
  403670:	orr	x1, x4, x1
  403674:	tst	x1, #0x7
  403678:	b.eq	4036f4 <ferror@plt+0x2354>  // b.none
  40367c:	and	x3, x6, #0xc00000
  403680:	orr	w0, w0, #0x10
  403684:	cmp	x3, #0x400, lsl #12
  403688:	b.eq	4036e4 <ferror@plt+0x2344>  // b.none
  40368c:	cmp	x3, #0x800, lsl #12
  403690:	b.eq	4036f0 <ferror@plt+0x2350>  // b.none
  403694:	cbnz	x3, 4036f4 <ferror@plt+0x2354>
  403698:	and	x3, x1, #0xf
  40369c:	cmp	x3, #0x4
  4036a0:	b.eq	4036f4 <ferror@plt+0x2354>  // b.none
  4036a4:	adds	x1, x1, #0x4
  4036a8:	cinc	x2, x2, cs  // cs = hs, nlast
  4036ac:	b	4036f4 <ferror@plt+0x2354>
  4036b0:	sub	w4, w3, #0x40
  4036b4:	mov	w7, #0x80                  	// #128
  4036b8:	sub	w7, w7, w3
  4036bc:	cmp	x3, #0x40
  4036c0:	lsr	x4, x2, x4
  4036c4:	lsl	x2, x2, x7
  4036c8:	csel	x2, x2, xzr, ne  // ne = any
  4036cc:	orr	x1, x2, x1
  4036d0:	mov	x2, #0x0                   	// #0
  4036d4:	cmp	x1, #0x0
  4036d8:	cset	x1, ne  // ne = any
  4036dc:	orr	x1, x4, x1
  4036e0:	b	403674 <ferror@plt+0x22d4>
  4036e4:	cbnz	x5, 4036f4 <ferror@plt+0x2354>
  4036e8:	adds	x1, x1, #0x8
  4036ec:	b	4036a8 <ferror@plt+0x2308>
  4036f0:	cbnz	x5, 4036e8 <ferror@plt+0x2348>
  4036f4:	tbz	x2, #51, 403710 <ferror@plt+0x2370>
  4036f8:	orr	w0, w0, #0x10
  4036fc:	mov	x2, #0x0                   	// #0
  403700:	mov	x1, #0x0                   	// #0
  403704:	mov	x3, #0x1                   	// #1
  403708:	orr	w0, w0, #0x8
  40370c:	b	4035a0 <ferror@plt+0x2200>
  403710:	mov	x3, #0x0                   	// #0
  403714:	extr	x1, x2, x1, #3
  403718:	lsr	x2, x2, #3
  40371c:	tbnz	w0, #4, 403708 <ferror@plt+0x2368>
  403720:	tbz	w6, #11, 4035a0 <ferror@plt+0x2200>
  403724:	b	403708 <ferror@plt+0x2368>
  403728:	orr	x1, x1, x2
  40372c:	cbz	x1, 403758 <ferror@plt+0x23b8>
  403730:	and	x6, x6, #0xc00000
  403734:	orr	w0, w0, #0x10
  403738:	cmp	x6, #0x400, lsl #12
  40373c:	b.eq	403768 <ferror@plt+0x23c8>  // b.none
  403740:	cmp	x6, #0x800, lsl #12
  403744:	b.eq	403778 <ferror@plt+0x23d8>  // b.none
  403748:	cmp	x6, #0x0
  40374c:	mov	x1, #0x5                   	// #5
  403750:	csel	x4, x4, x1, ne  // ne = any
  403754:	lsr	x1, x4, #3
  403758:	orr	w0, w0, #0x8
  40375c:	mov	x2, #0x0                   	// #0
  403760:	mov	x3, #0x0                   	// #0
  403764:	b	4035a0 <ferror@plt+0x2200>
  403768:	cmp	x5, #0x0
  40376c:	mov	x1, #0x9                   	// #9
  403770:	csel	x4, x1, x4, eq  // eq = none
  403774:	b	403754 <ferror@plt+0x23b4>
  403778:	cmp	x5, #0x0
  40377c:	mov	x1, #0x9                   	// #9
  403780:	csel	x4, x1, x4, ne  // ne = any
  403784:	b	403754 <ferror@plt+0x23b4>
  403788:	mov	x2, #0xffffffffffff        	// #281474976710655
  40378c:	mov	x1, #0xffffffffffffffff    	// #-1
  403790:	mov	w0, #0x1                   	// #1
  403794:	mov	x10, #0x0                   	// #0
  403798:	b	40350c <ferror@plt+0x216c>
  40379c:	mov	x2, #0x0                   	// #0
  4037a0:	mov	x1, #0x0                   	// #0
  4037a4:	b	403760 <ferror@plt+0x23c0>
  4037a8:	stp	x29, x30, [sp, #-32]!
  4037ac:	mov	x29, sp
  4037b0:	str	q0, [sp, #16]
  4037b4:	ldp	x8, x4, [sp, #16]
  4037b8:	str	q1, [sp, #16]
  4037bc:	ldp	x1, x9, [sp, #16]
  4037c0:	mrs	x6, fpcr
  4037c4:	ubfx	x11, x4, #0, #48
  4037c8:	ubfx	x10, x4, #48, #15
  4037cc:	lsr	x4, x4, #63
  4037d0:	and	w5, w4, #0xff
  4037d4:	cbz	w10, 403808 <ferror@plt+0x2468>
  4037d8:	mov	w2, #0x7fff                	// #32767
  4037dc:	cmp	w10, w2
  4037e0:	b.eq	403868 <ferror@plt+0x24c8>  // b.none
  4037e4:	and	x10, x10, #0xffff
  4037e8:	extr	x11, x11, x8, #61
  4037ec:	mov	x12, #0xffffffffffffc001    	// #-16383
  4037f0:	orr	x11, x11, #0x8000000000000
  4037f4:	lsl	x2, x8, #3
  4037f8:	add	x10, x10, x12
  4037fc:	mov	x15, #0x0                   	// #0
  403800:	mov	w0, #0x0                   	// #0
  403804:	b	403888 <ferror@plt+0x24e8>
  403808:	orr	x2, x11, x8
  40380c:	cbz	x2, 403908 <ferror@plt+0x2568>
  403810:	clz	x2, x8
  403814:	cmp	x11, #0x0
  403818:	clz	x0, x11
  40381c:	add	x2, x2, #0x40
  403820:	csel	x0, x2, x0, eq  // eq = none
  403824:	sub	x7, x0, #0xf
  403828:	cmp	x7, #0x3c
  40382c:	b.gt	403858 <ferror@plt+0x24b8>
  403830:	add	w2, w7, #0x3
  403834:	mov	w10, #0x3d                  	// #61
  403838:	sub	w7, w10, w7
  40383c:	lsl	x11, x11, x2
  403840:	lsr	x7, x8, x7
  403844:	orr	x11, x7, x11
  403848:	lsl	x2, x8, x2
  40384c:	mov	x10, #0xffffffffffffc011    	// #-16367
  403850:	sub	x10, x10, x0
  403854:	b	4037fc <ferror@plt+0x245c>
  403858:	sub	w11, w7, #0x3d
  40385c:	mov	x2, #0x0                   	// #0
  403860:	lsl	x11, x8, x11
  403864:	b	40384c <ferror@plt+0x24ac>
  403868:	orr	x2, x11, x8
  40386c:	cbz	x2, 403918 <ferror@plt+0x2578>
  403870:	lsr	x0, x11, #47
  403874:	mov	x2, x8
  403878:	eor	x0, x0, #0x1
  40387c:	mov	x10, #0x7fff                	// #32767
  403880:	and	w0, w0, #0x1
  403884:	mov	x15, #0x3                   	// #3
  403888:	lsr	x8, x9, #63
  40388c:	ubfx	x12, x9, #0, #48
  403890:	ubfx	x7, x9, #48, #15
  403894:	and	w3, w8, #0xff
  403898:	mov	x16, x8
  40389c:	cbz	w7, 403928 <ferror@plt+0x2588>
  4038a0:	mov	w8, #0x7fff                	// #32767
  4038a4:	cmp	w7, w8
  4038a8:	b.eq	403988 <ferror@plt+0x25e8>  // b.none
  4038ac:	and	x7, x7, #0xffff
  4038b0:	extr	x12, x12, x1, #61
  4038b4:	mov	x8, #0xffffffffffffc001    	// #-16383
  4038b8:	orr	x12, x12, #0x8000000000000
  4038bc:	lsl	x1, x1, #3
  4038c0:	add	x7, x7, x8
  4038c4:	mov	x8, #0x0                   	// #0
  4038c8:	eor	w5, w5, w3
  4038cc:	orr	x3, x8, x15, lsl #2
  4038d0:	add	x10, x7, x10
  4038d4:	sub	x3, x3, #0x1
  4038d8:	and	x5, x5, #0xff
  4038dc:	add	x9, x10, #0x1
  4038e0:	cmp	x3, #0xe
  4038e4:	b.hi	4039fc <ferror@plt+0x265c>  // b.pmore
  4038e8:	cmp	w3, #0xe
  4038ec:	b.hi	4039fc <ferror@plt+0x265c>  // b.pmore
  4038f0:	adrp	x7, 404000 <ferror@plt+0x2c60>
  4038f4:	add	x7, x7, #0x960
  4038f8:	ldrh	w3, [x7, w3, uxtw #1]
  4038fc:	adr	x7, 403908 <ferror@plt+0x2568>
  403900:	add	x3, x7, w3, sxth #2
  403904:	br	x3
  403908:	mov	x11, #0x0                   	// #0
  40390c:	mov	x10, #0x0                   	// #0
  403910:	mov	x15, #0x1                   	// #1
  403914:	b	403800 <ferror@plt+0x2460>
  403918:	mov	x11, #0x0                   	// #0
  40391c:	mov	x10, #0x7fff                	// #32767
  403920:	mov	x15, #0x2                   	// #2
  403924:	b	403800 <ferror@plt+0x2460>
  403928:	orr	x7, x12, x1
  40392c:	cbz	x7, 4039a4 <ferror@plt+0x2604>
  403930:	clz	x13, x1
  403934:	cmp	x12, #0x0
  403938:	add	x13, x13, #0x40
  40393c:	clz	x7, x12
  403940:	csel	x9, x13, x7, eq  // eq = none
  403944:	sub	x13, x9, #0xf
  403948:	cmp	x13, #0x3c
  40394c:	b.gt	403978 <ferror@plt+0x25d8>
  403950:	add	w7, w13, #0x3
  403954:	mov	w14, #0x3d                  	// #61
  403958:	sub	w13, w14, w13
  40395c:	lsl	x12, x12, x7
  403960:	lsr	x13, x1, x13
  403964:	orr	x12, x13, x12
  403968:	lsl	x1, x1, x7
  40396c:	mov	x7, #0xffffffffffffc011    	// #-16367
  403970:	sub	x7, x7, x9
  403974:	b	4038c4 <ferror@plt+0x2524>
  403978:	sub	w12, w13, #0x3d
  40397c:	lsl	x12, x1, x12
  403980:	mov	x1, #0x0                   	// #0
  403984:	b	40396c <ferror@plt+0x25cc>
  403988:	orr	x7, x12, x1
  40398c:	cbz	x7, 4039b8 <ferror@plt+0x2618>
  403990:	tst	x12, #0x800000000000
  403994:	mov	x7, #0x7fff                	// #32767
  403998:	csinc	w0, w0, wzr, ne  // ne = any
  40399c:	mov	x8, #0x3                   	// #3
  4039a0:	b	4038c8 <ferror@plt+0x2528>
  4039a4:	mov	x12, #0x0                   	// #0
  4039a8:	mov	x1, #0x0                   	// #0
  4039ac:	mov	x7, #0x0                   	// #0
  4039b0:	mov	x8, #0x1                   	// #1
  4039b4:	b	4038c8 <ferror@plt+0x2528>
  4039b8:	mov	x12, #0x0                   	// #0
  4039bc:	mov	x1, #0x0                   	// #0
  4039c0:	mov	x7, #0x7fff                	// #32767
  4039c4:	mov	x8, #0x2                   	// #2
  4039c8:	b	4038c8 <ferror@plt+0x2528>
  4039cc:	mov	x12, x11
  4039d0:	mov	x1, x2
  4039d4:	mov	x8, x15
  4039d8:	cmp	x8, #0x2
  4039dc:	b.eq	403e28 <ferror@plt+0x2a88>  // b.none
  4039e0:	cmp	x8, #0x3
  4039e4:	b.eq	403e18 <ferror@plt+0x2a78>  // b.none
  4039e8:	cmp	x8, #0x1
  4039ec:	b.ne	403b5c <ferror@plt+0x27bc>  // b.any
  4039f0:	mov	x1, #0x0                   	// #0
  4039f4:	mov	x2, #0x0                   	// #0
  4039f8:	b	403ddc <ferror@plt+0x2a3c>
  4039fc:	lsr	x14, x2, #32
  403a00:	and	x15, x1, #0xffffffff
  403a04:	lsr	x4, x1, #32
  403a08:	and	x2, x2, #0xffffffff
  403a0c:	mul	x1, x14, x15
  403a10:	mul	x3, x15, x2
  403a14:	madd	x13, x4, x2, x1
  403a18:	mul	x17, x14, x4
  403a1c:	add	x13, x13, x3, lsr #32
  403a20:	cmp	x1, x13
  403a24:	b.ls	403a30 <ferror@plt+0x2690>  // b.plast
  403a28:	mov	x1, #0x100000000           	// #4294967296
  403a2c:	add	x17, x17, x1
  403a30:	and	x3, x3, #0xffffffff
  403a34:	and	x1, x12, #0xffffffff
  403a38:	lsr	x7, x13, #32
  403a3c:	add	x13, x3, x13, lsl #32
  403a40:	lsr	x3, x12, #32
  403a44:	mul	x12, x14, x1
  403a48:	mul	x18, x2, x1
  403a4c:	madd	x2, x3, x2, x12
  403a50:	mul	x14, x14, x3
  403a54:	add	x8, x2, x18, lsr #32
  403a58:	cmp	x12, x8
  403a5c:	b.ls	403a68 <ferror@plt+0x26c8>  // b.plast
  403a60:	mov	x2, #0x100000000           	// #4294967296
  403a64:	add	x14, x14, x2
  403a68:	lsr	x16, x11, #32
  403a6c:	and	x11, x11, #0xffffffff
  403a70:	and	x18, x18, #0xffffffff
  403a74:	add	x14, x14, x8, lsr #32
  403a78:	add	x18, x18, x8, lsl #32
  403a7c:	mul	x8, x15, x11
  403a80:	add	x7, x7, x18
  403a84:	mul	x15, x16, x15
  403a88:	mul	x2, x4, x16
  403a8c:	madd	x4, x4, x11, x15
  403a90:	add	x4, x4, x8, lsr #32
  403a94:	cmp	x15, x4
  403a98:	b.ls	403aa4 <ferror@plt+0x2704>  // b.plast
  403a9c:	mov	x12, #0x100000000           	// #4294967296
  403aa0:	add	x2, x2, x12
  403aa4:	mul	x12, x16, x1
  403aa8:	and	x8, x8, #0xffffffff
  403aac:	mul	x16, x3, x16
  403ab0:	add	x15, x2, x4, lsr #32
  403ab4:	madd	x3, x3, x11, x12
  403ab8:	add	x8, x8, x4, lsl #32
  403abc:	mul	x4, x11, x1
  403ac0:	add	x3, x3, x4, lsr #32
  403ac4:	cmp	x12, x3
  403ac8:	b.ls	403ad4 <ferror@plt+0x2734>  // b.plast
  403acc:	mov	x1, #0x100000000           	// #4294967296
  403ad0:	add	x16, x16, x1
  403ad4:	and	x2, x4, #0xffffffff
  403ad8:	add	x7, x17, x7
  403adc:	add	x2, x2, x3, lsl #32
  403ae0:	lsr	x3, x3, #32
  403ae4:	adds	x2, x2, x14
  403ae8:	cset	x4, cs  // cs = hs, nlast
  403aec:	cmp	x7, x18
  403af0:	cset	x1, cc  // cc = lo, ul, last
  403af4:	adds	x2, x2, x1
  403af8:	cset	x1, cs  // cs = hs, nlast
  403afc:	cmp	x4, #0x0
  403b00:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403b04:	cinc	x3, x3, ne  // ne = any
  403b08:	adds	x7, x7, x8
  403b0c:	cset	x1, cs  // cs = hs, nlast
  403b10:	adds	x2, x2, x15
  403b14:	cset	x4, cs  // cs = hs, nlast
  403b18:	adds	x2, x2, x1
  403b1c:	cset	x1, cs  // cs = hs, nlast
  403b20:	cmp	x4, #0x0
  403b24:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403b28:	orr	x13, x13, x7, lsl #13
  403b2c:	cinc	x1, x16, ne  // ne = any
  403b30:	cmp	x13, #0x0
  403b34:	add	x3, x1, x3
  403b38:	cset	x1, ne  // ne = any
  403b3c:	orr	x7, x1, x7, lsr #51
  403b40:	orr	x1, x7, x2, lsl #13
  403b44:	extr	x12, x3, x2, #51
  403b48:	tbz	x3, #39, 403be4 <ferror@plt+0x2844>
  403b4c:	and	x2, x1, #0x1
  403b50:	orr	x1, x2, x1, lsr #1
  403b54:	orr	x1, x1, x12, lsl #63
  403b58:	lsr	x12, x12, #1
  403b5c:	mov	x2, #0x3fff                	// #16383
  403b60:	add	x3, x9, x2
  403b64:	cmp	x3, #0x0
  403b68:	b.le	403cb0 <ferror@plt+0x2910>
  403b6c:	tst	x1, #0x7
  403b70:	b.eq	403bfc <ferror@plt+0x285c>  // b.none
  403b74:	and	x2, x6, #0xc00000
  403b78:	orr	w0, w0, #0x10
  403b7c:	cmp	x2, #0x400, lsl #12
  403b80:	b.eq	403bec <ferror@plt+0x284c>  // b.none
  403b84:	cmp	x2, #0x800, lsl #12
  403b88:	b.eq	403bf8 <ferror@plt+0x2858>  // b.none
  403b8c:	cbnz	x2, 403bfc <ferror@plt+0x285c>
  403b90:	and	x2, x1, #0xf
  403b94:	cmp	x2, #0x4
  403b98:	b.eq	403bfc <ferror@plt+0x285c>  // b.none
  403b9c:	adds	x1, x1, #0x4
  403ba0:	cinc	x12, x12, cs  // cs = hs, nlast
  403ba4:	b	403bfc <ferror@plt+0x285c>
  403ba8:	tbz	x11, #47, 403bbc <ferror@plt+0x281c>
  403bac:	tbnz	x12, #47, 403bbc <ferror@plt+0x281c>
  403bb0:	mov	x11, x12
  403bb4:	mov	x2, x1
  403bb8:	mov	x4, x16
  403bbc:	orr	x1, x11, #0x800000000000
  403bc0:	mov	x5, x4
  403bc4:	mov	x3, #0x7fff                	// #32767
  403bc8:	b	403c1c <ferror@plt+0x287c>
  403bcc:	mov	x12, x11
  403bd0:	mov	x1, x2
  403bd4:	mov	x5, x4
  403bd8:	b	4039d4 <ferror@plt+0x2634>
  403bdc:	mov	x5, x16
  403be0:	b	4039d8 <ferror@plt+0x2638>
  403be4:	mov	x9, x10
  403be8:	b	403b5c <ferror@plt+0x27bc>
  403bec:	cbnz	x5, 403bfc <ferror@plt+0x285c>
  403bf0:	adds	x1, x1, #0x8
  403bf4:	b	403ba0 <ferror@plt+0x2800>
  403bf8:	cbnz	x5, 403bf0 <ferror@plt+0x2850>
  403bfc:	tbz	x12, #52, 403c08 <ferror@plt+0x2868>
  403c00:	and	x12, x12, #0xffefffffffffffff
  403c04:	add	x3, x9, #0x4, lsl #12
  403c08:	mov	x4, #0x7ffe                	// #32766
  403c0c:	cmp	x3, x4
  403c10:	b.gt	403c50 <ferror@plt+0x28b0>
  403c14:	extr	x2, x12, x1, #3
  403c18:	lsr	x1, x12, #3
  403c1c:	and	x3, x3, #0x7fff
  403c20:	mov	x7, #0x0                   	// #0
  403c24:	bfxil	x7, x1, #0, #48
  403c28:	orr	w3, w3, w5, lsl #15
  403c2c:	fmov	d0, x2
  403c30:	bfi	x7, x3, #48, #16
  403c34:	fmov	v0.d[1], x7
  403c38:	cbz	w0, 403c48 <ferror@plt+0x28a8>
  403c3c:	str	q0, [sp, #16]
  403c40:	bl	40413c <ferror@plt+0x2d9c>
  403c44:	ldr	q0, [sp, #16]
  403c48:	ldp	x29, x30, [sp], #32
  403c4c:	ret
  403c50:	and	x2, x6, #0xc00000
  403c54:	cmp	x2, #0x400, lsl #12
  403c58:	b.eq	403c7c <ferror@plt+0x28dc>  // b.none
  403c5c:	cmp	x2, #0x800, lsl #12
  403c60:	b.eq	403c90 <ferror@plt+0x28f0>  // b.none
  403c64:	cbnz	x2, 403ca4 <ferror@plt+0x2904>
  403c68:	mov	x3, #0x7fff                	// #32767
  403c6c:	mov	w1, #0x14                  	// #20
  403c70:	orr	w0, w0, w1
  403c74:	mov	x1, x2
  403c78:	b	403c1c <ferror@plt+0x287c>
  403c7c:	cmp	x5, #0x0
  403c80:	mov	x3, #0x7fff                	// #32767
  403c84:	csetm	x2, ne  // ne = any
  403c88:	csel	x3, x3, x4, eq  // eq = none
  403c8c:	b	403c6c <ferror@plt+0x28cc>
  403c90:	cmp	x5, #0x0
  403c94:	mov	x3, #0x7fff                	// #32767
  403c98:	csetm	x2, eq  // eq = none
  403c9c:	csel	x3, x3, x4, ne  // ne = any
  403ca0:	b	403c6c <ferror@plt+0x28cc>
  403ca4:	mov	x3, x4
  403ca8:	mov	x2, #0xffffffffffffffff    	// #-1
  403cac:	b	403c6c <ferror@plt+0x28cc>
  403cb0:	mov	x4, #0x1                   	// #1
  403cb4:	sub	x3, x4, x3
  403cb8:	cmp	x3, #0x74
  403cbc:	b.gt	403da4 <ferror@plt+0x2a04>
  403cc0:	cmp	x3, #0x3f
  403cc4:	b.gt	403d2c <ferror@plt+0x298c>
  403cc8:	mov	w4, #0x40                  	// #64
  403ccc:	sub	w4, w4, w3
  403cd0:	lsr	x7, x1, x3
  403cd4:	lsl	x1, x1, x4
  403cd8:	cmp	x1, #0x0
  403cdc:	cset	x1, ne  // ne = any
  403ce0:	lsl	x2, x12, x4
  403ce4:	orr	x2, x2, x7
  403ce8:	orr	x2, x2, x1
  403cec:	lsr	x1, x12, x3
  403cf0:	tst	x2, #0x7
  403cf4:	b.eq	403d70 <ferror@plt+0x29d0>  // b.none
  403cf8:	and	x3, x6, #0xc00000
  403cfc:	orr	w0, w0, #0x10
  403d00:	cmp	x3, #0x400, lsl #12
  403d04:	b.eq	403d60 <ferror@plt+0x29c0>  // b.none
  403d08:	cmp	x3, #0x800, lsl #12
  403d0c:	b.eq	403d6c <ferror@plt+0x29cc>  // b.none
  403d10:	cbnz	x3, 403d70 <ferror@plt+0x29d0>
  403d14:	and	x3, x2, #0xf
  403d18:	cmp	x3, #0x4
  403d1c:	b.eq	403d70 <ferror@plt+0x29d0>  // b.none
  403d20:	adds	x2, x2, #0x4
  403d24:	cinc	x1, x1, cs  // cs = hs, nlast
  403d28:	b	403d70 <ferror@plt+0x29d0>
  403d2c:	sub	w2, w3, #0x40
  403d30:	mov	w4, #0x80                  	// #128
  403d34:	sub	w4, w4, w3
  403d38:	cmp	x3, #0x40
  403d3c:	lsr	x2, x12, x2
  403d40:	lsl	x12, x12, x4
  403d44:	csel	x12, x12, xzr, ne  // ne = any
  403d48:	orr	x1, x12, x1
  403d4c:	cmp	x1, #0x0
  403d50:	cset	x1, ne  // ne = any
  403d54:	orr	x2, x2, x1
  403d58:	mov	x1, #0x0                   	// #0
  403d5c:	b	403cf0 <ferror@plt+0x2950>
  403d60:	cbnz	x5, 403d70 <ferror@plt+0x29d0>
  403d64:	adds	x2, x2, #0x8
  403d68:	b	403d24 <ferror@plt+0x2984>
  403d6c:	cbnz	x5, 403d64 <ferror@plt+0x29c4>
  403d70:	tbz	x1, #51, 403d8c <ferror@plt+0x29ec>
  403d74:	orr	w0, w0, #0x10
  403d78:	mov	x1, #0x0                   	// #0
  403d7c:	mov	x2, #0x0                   	// #0
  403d80:	mov	x3, #0x1                   	// #1
  403d84:	orr	w0, w0, #0x8
  403d88:	b	403c1c <ferror@plt+0x287c>
  403d8c:	mov	x3, #0x0                   	// #0
  403d90:	extr	x2, x1, x2, #3
  403d94:	lsr	x1, x1, #3
  403d98:	tbnz	w0, #4, 403d84 <ferror@plt+0x29e4>
  403d9c:	tbz	w6, #11, 403c1c <ferror@plt+0x287c>
  403da0:	b	403d84 <ferror@plt+0x29e4>
  403da4:	orr	x2, x1, x12
  403da8:	cbz	x2, 403dd4 <ferror@plt+0x2a34>
  403dac:	and	x6, x6, #0xc00000
  403db0:	orr	w0, w0, #0x10
  403db4:	cmp	x6, #0x400, lsl #12
  403db8:	b.eq	403de4 <ferror@plt+0x2a44>  // b.none
  403dbc:	cmp	x6, #0x800, lsl #12
  403dc0:	b.eq	403df4 <ferror@plt+0x2a54>  // b.none
  403dc4:	cmp	x6, #0x0
  403dc8:	mov	x2, #0x5                   	// #5
  403dcc:	csel	x4, x4, x2, ne  // ne = any
  403dd0:	lsr	x2, x4, #3
  403dd4:	orr	w0, w0, #0x8
  403dd8:	mov	x1, #0x0                   	// #0
  403ddc:	mov	x3, #0x0                   	// #0
  403de0:	b	403c1c <ferror@plt+0x287c>
  403de4:	cmp	x5, #0x0
  403de8:	mov	x2, #0x9                   	// #9
  403dec:	csel	x4, x2, x4, eq  // eq = none
  403df0:	b	403dd0 <ferror@plt+0x2a30>
  403df4:	cmp	x5, #0x0
  403df8:	mov	x2, #0x9                   	// #9
  403dfc:	csel	x4, x2, x4, ne  // ne = any
  403e00:	b	403dd0 <ferror@plt+0x2a30>
  403e04:	mov	x11, #0xffffffffffff        	// #281474976710655
  403e08:	mov	x2, #0xffffffffffffffff    	// #-1
  403e0c:	mov	w0, #0x1                   	// #1
  403e10:	mov	x4, #0x0                   	// #0
  403e14:	b	403bbc <ferror@plt+0x281c>
  403e18:	mov	x11, x12
  403e1c:	mov	x2, x1
  403e20:	mov	x4, x5
  403e24:	b	403bbc <ferror@plt+0x281c>
  403e28:	mov	x1, #0x0                   	// #0
  403e2c:	mov	x2, #0x0                   	// #0
  403e30:	b	403bc4 <ferror@plt+0x2824>
  403e34:	cmp	w0, #0x0
  403e38:	cbz	w0, 403e80 <ferror@plt+0x2ae0>
  403e3c:	lsr	w1, w0, #31
  403e40:	cneg	w0, w0, lt  // lt = tstop
  403e44:	clz	x3, x0
  403e48:	mov	w2, #0x403e                	// #16446
  403e4c:	sub	w2, w2, w3
  403e50:	mov	w3, #0x402f                	// #16431
  403e54:	sxtw	x4, w2
  403e58:	sub	w2, w3, w2
  403e5c:	lsl	x0, x0, x2
  403e60:	mov	x3, #0x0                   	// #0
  403e64:	orr	w1, w4, w1, lsl #15
  403e68:	bfxil	x3, x0, #0, #48
  403e6c:	mov	x2, #0x0                   	// #0
  403e70:	fmov	d0, x2
  403e74:	bfi	x3, x1, #48, #16
  403e78:	fmov	v0.d[1], x3
  403e7c:	ret
  403e80:	mov	x0, #0x0                   	// #0
  403e84:	mov	x4, #0x0                   	// #0
  403e88:	mov	x1, #0x0                   	// #0
  403e8c:	b	403e60 <ferror@plt+0x2ac0>
  403e90:	stp	x29, x30, [sp, #-48]!
  403e94:	mov	x29, sp
  403e98:	str	x19, [sp, #16]
  403e9c:	str	q0, [sp, #32]
  403ea0:	ldp	x0, x3, [sp, #32]
  403ea4:	mrs	x6, fpcr
  403ea8:	ubfx	x2, x3, #48, #15
  403eac:	lsr	x4, x3, #63
  403eb0:	add	x1, x2, #0x1
  403eb4:	ubfiz	x3, x3, #3, #48
  403eb8:	and	w4, w4, #0xff
  403ebc:	orr	x3, x3, x0, lsr #61
  403ec0:	lsl	x5, x0, #3
  403ec4:	tst	x1, #0x7ffe
  403ec8:	b.eq	403fc0 <ferror@plt+0x2c20>  // b.none
  403ecc:	mov	x1, #0xffffffffffffc400    	// #-15360
  403ed0:	add	x2, x2, x1
  403ed4:	cmp	x2, #0x7fe
  403ed8:	b.le	403f28 <ferror@plt+0x2b88>
  403edc:	ands	x1, x6, #0xc00000
  403ee0:	b.eq	404048 <ferror@plt+0x2ca8>  // b.none
  403ee4:	cmp	x1, #0x400, lsl #12
  403ee8:	b.ne	403f08 <ferror@plt+0x2b68>  // b.any
  403eec:	cmp	w4, #0x0
  403ef0:	mov	x2, #0x7ff                 	// #2047
  403ef4:	mov	x0, #0x7fe                 	// #2046
  403ef8:	csetm	x1, ne  // ne = any
  403efc:	csel	x2, x2, x0, eq  // eq = none
  403f00:	mov	w0, #0x14                  	// #20
  403f04:	b	403ffc <ferror@plt+0x2c5c>
  403f08:	cmp	x1, #0x800, lsl #12
  403f0c:	b.ne	404050 <ferror@plt+0x2cb0>  // b.any
  403f10:	cmp	w4, #0x0
  403f14:	mov	x2, #0x7ff                 	// #2047
  403f18:	mov	x0, #0x7fe                 	// #2046
  403f1c:	csetm	x1, eq  // eq = none
  403f20:	csel	x2, x2, x0, ne  // ne = any
  403f24:	b	403f00 <ferror@plt+0x2b60>
  403f28:	cmp	x2, #0x0
  403f2c:	b.gt	403fa8 <ferror@plt+0x2c08>
  403f30:	cmn	x2, #0x34
  403f34:	b.lt	40405c <ferror@plt+0x2cbc>  // b.tstop
  403f38:	mov	x0, #0x3d                  	// #61
  403f3c:	sub	x8, x0, x2
  403f40:	orr	x3, x3, #0x8000000000000
  403f44:	cmp	x8, #0x3f
  403f48:	b.gt	403f78 <ferror@plt+0x2bd8>
  403f4c:	add	w7, w2, #0x3
  403f50:	sub	w1, w0, w2
  403f54:	lsr	x1, x5, x1
  403f58:	lsl	x5, x5, x7
  403f5c:	cmp	x5, #0x0
  403f60:	cset	x0, ne  // ne = any
  403f64:	lsl	x3, x3, x7
  403f68:	orr	x1, x1, x0
  403f6c:	orr	x1, x3, x1
  403f70:	mov	x2, #0x0                   	// #0
  403f74:	b	403fb8 <ferror@plt+0x2c18>
  403f78:	add	w0, w2, #0x43
  403f7c:	mov	w1, #0xfffffffd            	// #-3
  403f80:	sub	w1, w1, w2
  403f84:	cmp	x8, #0x40
  403f88:	lsr	x1, x3, x1
  403f8c:	lsl	x3, x3, x0
  403f90:	csel	x3, x3, xzr, ne  // ne = any
  403f94:	orr	x3, x3, x5
  403f98:	cmp	x3, #0x0
  403f9c:	cset	x0, ne  // ne = any
  403fa0:	orr	x1, x1, x0
  403fa4:	b	403f70 <ferror@plt+0x2bd0>
  403fa8:	cmp	xzr, x0, lsl #7
  403fac:	cset	x1, ne  // ne = any
  403fb0:	orr	x1, x1, x5, lsr #60
  403fb4:	orr	x1, x1, x3, lsl #4
  403fb8:	mov	w0, #0x0                   	// #0
  403fbc:	b	403ffc <ferror@plt+0x2c5c>
  403fc0:	orr	x1, x3, x5
  403fc4:	cbnz	x2, 403fd4 <ferror@plt+0x2c34>
  403fc8:	cmp	x1, #0x0
  403fcc:	cset	x1, ne  // ne = any
  403fd0:	b	403fb8 <ferror@plt+0x2c18>
  403fd4:	cbz	x1, 404064 <ferror@plt+0x2cc4>
  403fd8:	mov	x1, #0x7fff                	// #32767
  403fdc:	lsr	x0, x3, #50
  403fe0:	cmp	x2, x1
  403fe4:	extr	x1, x3, x5, #60
  403fe8:	eor	w0, w0, #0x1
  403fec:	and	x1, x1, #0xfffffffffffffff8
  403ff0:	csel	w0, w0, wzr, eq  // eq = none
  403ff4:	orr	x1, x1, #0x40000000000000
  403ff8:	mov	x2, #0x7ff                 	// #2047
  403ffc:	cmp	x2, #0x0
  404000:	cset	w3, eq  // eq = none
  404004:	cmp	x1, #0x0
  404008:	csel	w3, w3, wzr, ne  // ne = any
  40400c:	tst	x1, #0x7
  404010:	b.eq	404080 <ferror@plt+0x2ce0>  // b.none
  404014:	and	x5, x6, #0xc00000
  404018:	orr	w0, w0, #0x10
  40401c:	cmp	x5, #0x400, lsl #12
  404020:	b.eq	40406c <ferror@plt+0x2ccc>  // b.none
  404024:	cmp	x5, #0x800, lsl #12
  404028:	b.eq	404078 <ferror@plt+0x2cd8>  // b.none
  40402c:	cbnz	x5, 404040 <ferror@plt+0x2ca0>
  404030:	and	x5, x1, #0xf
  404034:	cmp	x5, #0x4
  404038:	b.eq	404040 <ferror@plt+0x2ca0>  // b.none
  40403c:	add	x1, x1, #0x4
  404040:	cbz	w3, 404090 <ferror@plt+0x2cf0>
  404044:	b	40408c <ferror@plt+0x2cec>
  404048:	mov	x2, #0x7ff                 	// #2047
  40404c:	b	403f00 <ferror@plt+0x2b60>
  404050:	mov	x1, #0xffffffffffffffff    	// #-1
  404054:	mov	x2, #0x7fe                 	// #2046
  404058:	b	403f00 <ferror@plt+0x2b60>
  40405c:	mov	x1, #0x1                   	// #1
  404060:	b	403f70 <ferror@plt+0x2bd0>
  404064:	mov	x2, #0x7ff                 	// #2047
  404068:	b	403fb8 <ferror@plt+0x2c18>
  40406c:	cbnz	w4, 404040 <ferror@plt+0x2ca0>
  404070:	add	x1, x1, #0x8
  404074:	b	404040 <ferror@plt+0x2ca0>
  404078:	cbz	w4, 404040 <ferror@plt+0x2ca0>
  40407c:	b	404070 <ferror@plt+0x2cd0>
  404080:	cbz	w3, 404090 <ferror@plt+0x2cf0>
  404084:	tbnz	w0, #4, 40408c <ferror@plt+0x2cec>
  404088:	tbz	w6, #11, 404090 <ferror@plt+0x2cf0>
  40408c:	orr	w0, w0, #0x8
  404090:	tbz	x1, #55, 4040a4 <ferror@plt+0x2d04>
  404094:	add	x2, x2, #0x1
  404098:	cmp	x2, #0x7ff
  40409c:	b.eq	4040e8 <ferror@plt+0x2d48>  // b.none
  4040a0:	and	x1, x1, #0xff7fffffffffffff
  4040a4:	lsr	x1, x1, #3
  4040a8:	cmp	x2, #0x7ff
  4040ac:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4040b0:	mov	x3, x1
  4040b4:	orr	x1, x1, #0x8000000000000
  4040b8:	ubfiz	x2, x2, #52, #11
  4040bc:	csel	x1, x1, x3, ne  // ne = any
  4040c0:	and	x4, x4, #0xff
  4040c4:	and	x1, x1, #0xfffffffffffff
  4040c8:	orr	x1, x2, x1
  4040cc:	orr	x19, x1, x4, lsl #63
  4040d0:	cbz	w0, 4040d8 <ferror@plt+0x2d38>
  4040d4:	bl	40413c <ferror@plt+0x2d9c>
  4040d8:	fmov	d0, x19
  4040dc:	ldr	x19, [sp, #16]
  4040e0:	ldp	x29, x30, [sp], #48
  4040e4:	ret
  4040e8:	ands	x1, x6, #0xc00000
  4040ec:	b.eq	404108 <ferror@plt+0x2d68>  // b.none
  4040f0:	cmp	x1, #0x400, lsl #12
  4040f4:	b.ne	404114 <ferror@plt+0x2d74>  // b.any
  4040f8:	cmp	w4, #0x0
  4040fc:	mov	x3, #0x7fe                 	// #2046
  404100:	csetm	x1, ne  // ne = any
  404104:	csel	x2, x2, x3, eq  // eq = none
  404108:	mov	w3, #0x14                  	// #20
  40410c:	orr	w0, w0, w3
  404110:	b	4040a4 <ferror@plt+0x2d04>
  404114:	cmp	x1, #0x800, lsl #12
  404118:	b.ne	404130 <ferror@plt+0x2d90>  // b.any
  40411c:	cmp	w4, #0x0
  404120:	mov	x3, #0x7fe                 	// #2046
  404124:	csetm	x1, eq  // eq = none
  404128:	csel	x2, x2, x3, ne  // ne = any
  40412c:	b	404108 <ferror@plt+0x2d68>
  404130:	mov	x1, #0xffffffffffffffff    	// #-1
  404134:	mov	x2, #0x7fe                 	// #2046
  404138:	b	404108 <ferror@plt+0x2d68>
  40413c:	tbz	w0, #0, 40414c <ferror@plt+0x2dac>
  404140:	movi	v1.2s, #0x0
  404144:	fdiv	s0, s1, s1
  404148:	mrs	x1, fpsr
  40414c:	tbz	w0, #1, 404160 <ferror@plt+0x2dc0>
  404150:	fmov	s1, #1.000000000000000000e+00
  404154:	movi	v2.2s, #0x0
  404158:	fdiv	s0, s1, s2
  40415c:	mrs	x1, fpsr
  404160:	tbz	w0, #2, 404180 <ferror@plt+0x2de0>
  404164:	mov	w1, #0x7f7fffff            	// #2139095039
  404168:	fmov	s1, w1
  40416c:	mov	w1, #0xc5ae                	// #50606
  404170:	movk	w1, #0x749d, lsl #16
  404174:	fmov	s2, w1
  404178:	fadd	s0, s1, s2
  40417c:	mrs	x1, fpsr
  404180:	tbz	w0, #3, 404190 <ferror@plt+0x2df0>
  404184:	movi	v1.2s, #0x80, lsl #16
  404188:	fmul	s0, s1, s1
  40418c:	mrs	x1, fpsr
  404190:	tbz	w0, #4, 4041a8 <ferror@plt+0x2e08>
  404194:	mov	w0, #0x7f7fffff            	// #2139095039
  404198:	fmov	s2, #1.000000000000000000e+00
  40419c:	fmov	s1, w0
  4041a0:	fsub	s0, s1, s2
  4041a4:	mrs	x0, fpsr
  4041a8:	ret
  4041ac:	nop
  4041b0:	stp	x29, x30, [sp, #-64]!
  4041b4:	mov	x29, sp
  4041b8:	stp	x19, x20, [sp, #16]
  4041bc:	adrp	x20, 415000 <ferror@plt+0x13c60>
  4041c0:	add	x20, x20, #0xdc0
  4041c4:	stp	x21, x22, [sp, #32]
  4041c8:	adrp	x21, 415000 <ferror@plt+0x13c60>
  4041cc:	add	x21, x21, #0xdb8
  4041d0:	sub	x20, x20, x21
  4041d4:	mov	w22, w0
  4041d8:	stp	x23, x24, [sp, #48]
  4041dc:	mov	x23, x1
  4041e0:	mov	x24, x2
  4041e4:	bl	4010d8 <_exit@plt-0x38>
  4041e8:	cmp	xzr, x20, asr #3
  4041ec:	b.eq	404218 <ferror@plt+0x2e78>  // b.none
  4041f0:	asr	x20, x20, #3
  4041f4:	mov	x19, #0x0                   	// #0
  4041f8:	ldr	x3, [x21, x19, lsl #3]
  4041fc:	mov	x2, x24
  404200:	add	x19, x19, #0x1
  404204:	mov	x1, x23
  404208:	mov	w0, w22
  40420c:	blr	x3
  404210:	cmp	x20, x19
  404214:	b.ne	4041f8 <ferror@plt+0x2e58>  // b.any
  404218:	ldp	x19, x20, [sp, #16]
  40421c:	ldp	x21, x22, [sp, #32]
  404220:	ldp	x23, x24, [sp, #48]
  404224:	ldp	x29, x30, [sp], #64
  404228:	ret
  40422c:	nop
  404230:	ret
  404234:	nop
  404238:	adrp	x2, 416000 <ferror@plt+0x14c60>
  40423c:	mov	x1, #0x0                   	// #0
  404240:	ldr	x2, [x2, #344]
  404244:	b	401170 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404248 <.fini>:
  404248:	stp	x29, x30, [sp, #-16]!
  40424c:	mov	x29, sp
  404250:	ldp	x29, x30, [sp], #16
  404254:	ret
