==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'fastFPGA_hls/src/fast_detector.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'LOOP_TRIPCOUNT' cannot be applied: Function 'FastDetector::isFeature' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'FastDetectorisFeature_sae_matrix' does not exist in function 'FastDetectorisFeature'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 352.383 ; gain = 0.301 ; free physical = 2409 ; free virtual = 19718
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 352.383 ; gain = 0.301 ; free physical = 2402 ; free virtual = 19718
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 481.340 ; gain = 129.258 ; free physical = 2331 ; free virtual = 19659
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 481.340 ; gain = 129.258 ; free physical = 2319 ; free virtual = 19649
WARNING: [XFORM 203-503] Cannot unroll loop 'FastDetectorisFeature_label0' (fastFPGA_hls/src/fast_detector.cpp:106) in function 'FastDetectorisFeature' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'circle4_' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'circle3_' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'sae_.V'  in dimension 3 with a cyclic factor 3.
INFO: [XFORM 203-602] Inlining function 'feedback' into 'feedbackWrapperAndOutputResult' (fastFPGA_hls/src/fast_detector.cpp:1483) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop parseEventsLoop (fastFPGA_hls/src/fast_detector.cpp:1548)  of function 'parseEvents'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_parseEventsLoop', detected/extracted 3 process function(s): 
	 'getXandY'
	 'fastCorner'
	 'feedbackWrapperAndOutputResult'.
INFO: [XFORM 203-11] Balancing expressions in function 'FastDetectorisFeature' (fastFPGA_hls/src/fast_detector.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 545.047 ; gain = 192.965 ; free physical = 2246 ; free virtual = 19587
INFO: [XFORM 203-541] Flattening a loop nest 'FastDetectorisFeature_reset_sae2zero' (fastFPGA_hls/src/fast_detector.cpp:47:5) in function 'FastDetectorisFeature'.
                         Cannot flatten a loop nest 'FastDetectorisFeature_label2' (fastFPGA_hls/src/fast_detector.cpp:83:4) in function 'FastDetectorisFeature' : 

more than one sub loop.
                         Cannot flatten a loop nest 'FastDetectorisFeature_label5' (fastFPGA_hls/src/fast_detector.cpp:136:6) in function 'FastDetectorisFeature' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'FastDetectorisFeature_label6' (fastFPGA_hls/src/fast_detector.cpp:134:4) in function 'FastDetectorisFeature'.
                         Cannot flatten a loop nest 'isFeatureOutterLoop' (fastFPGA_hls/src/fast_detector.cpp:80:5) in function 'FastDetectorisFeature' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'feedbackWrapperAndOutputResult' to 'feedbackWrapperAndOu' (fastFPGA_hls/src/fast_detector.cpp:1402:5)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (fastFPGA_hls/src/fast_detector.cpp:1547:56)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_parseEventsLoop' to 'dataflow_in_loop_par' (fastFPGA_hls/src/fast_detector.cpp:1509:4)
WARNING: [XFORM 203-631] Renaming function 'FastDetectorisFeature' to 'FastDetectorisFeatur.2' (fastFPGA_hls/src/fast_detector.cpp:39:5)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'FastDetectorisFeatur.2' (fastFPGA_hls/src/fast_detector.cpp:39:5) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 545.047 ; gain = 192.965 ; free physical = 2187 ; free virtual = 19533
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
WARNING: [SYN 201-103] Legalizing function name 'FastDetectorisFeatur.2' to 'FastDetectorisFeatur_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO_SRL' (fastFPGA_hls/src/fast_detector.cpp:1554): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO_SRL' (fastFPGA_hls/src/fast_detector.cpp:1556): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.38 seconds; current allocated memory: 202.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 202.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FastDetectorisFeatur_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 56.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 56.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_reset_sae2zero_FastDetectorisFeature_reset_sae2zero_inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.284ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('min_t') with incoming values : ('min_t', fastFPGA_hls/src/fast_detector.cpp:93) ('min_t', fastFPGA_hls/src/fast_detector.cpp:98) (0 ns)
	'dcmp' operation ('tmp_88', fastFPGA_hls/src/fast_detector.cpp:98) (6.82 ns)
	'and' operation ('tmp_89', fastFPGA_hls/src/fast_detector.cpp:98) (0.978 ns)
	'select' operation ('min_t', fastFPGA_hls/src/fast_detector.cpp:98) (1.48 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 205.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 209.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fastCorner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 209.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 209.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedbackWrapperAndOu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 209.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_par'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 210.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 210.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 210.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 211.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 211.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 211.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getXandY'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 211.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FastDetectorisFeatur_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'check_lastbit_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_2_sae_V_0' to 'FastDetectorisFeabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_2_sae_V_1' to 'FastDetectorisFeacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_2_sae_V_2' to 'FastDetectorisFeadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_2_circle3_1' to 'FastDetectorisFeaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_2_circle3_0' to 'FastDetectorisFeafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_2_circle4_1' to 'FastDetectorisFeag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_2_circle4_0' to 'FastDetectorisFeahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_dcmp_64ns_64ns_1_1_1' to 'parseEvents_dcmp_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_uitodp_32ns_64_6_1' to 'parseEvents_uitodjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_urem_8ns_3ns_3_12_seq_1' to 'parseEvents_urem_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_urem_8ns_3ns_8_12_seq_1' to 'parseEvents_urem_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_332_20_1_1' to 'parseEvents_mux_3mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_urem_8ns_3ns_8_12_1' to 'parseEvents_urem_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_urem_6ns_6ns_6_10_seq_1' to 'parseEvents_urem_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_srem_32ns_6ns_32_36_1' to 'parseEvents_srem_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_dcmp_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_3mb6': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_srem_pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_uitodjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_urem_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_urem_lbW': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_urem_ncg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_urem_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FastDetectorisFeatur_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 218.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fastCorner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fastCorner'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 229.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedbackWrapperAndOu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedbackWrapperAndOu_OFRetRegs' to 'feedbackWrapperAnqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedbackWrapperAndOu'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 230.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_par'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fastCorner_U0' to 'start_for_fastCorrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_feedbackWrapperAndOu_U0' to 'start_for_feedbacsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_par'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 231.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 232.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/outLed_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global scalar 'check_lastbit_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'sae_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'sae_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'sae_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'areaEventThrBak' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'parseEvents/outLed_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 233.178 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_urem_kbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_urem_lbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_urem_ncg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_urem_ocq_div'
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_srem_pcA_div'
INFO: [RTMG 210-278] Implementing memory 'FastDetectorisFeabkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeaeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeafYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeag8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeahbi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedbackWrapperAnqcK_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w15_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w6_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fastCorrcU' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_feedbacsc4' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 545.047 ; gain = 192.965 ; free physical = 2073 ; free virtual = 19433
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 30.41 seconds; peak allocated memory: 233.178 MB.
