Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 23 16:47:30 2025
| Host         : Kadens_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Calculator_timing_summary_routed.rpt -pb Calculator_timing_summary_routed.pb -rpx Calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : Calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.909        0.000                      0                   74        0.173        0.000                      0                   74        3.750        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.909        0.000                      0                   74        0.173        0.000                      0                   74        3.750        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 comp1/comp4/comp3/comp1/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/comp2/comp8/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 2.294ns (28.440%)  route 5.772ns (71.560%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    comp1/comp4/comp3/comp1/clock_C_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp1/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  comp1/comp4/comp3/comp1/Q_out_reg/Q
                         net (fo=4, routed)           0.841     6.510    comp1/comp4/comp0/comp1/ram_reg_0_15_0_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.662 r  comp1/comp4/comp0/comp1/ram_reg_0_15_0_0_i_3/O
                         net (fo=8, routed)           1.158     7.820    comp2/ram_reg_0_15_0_0/A1
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.332     8.152 r  comp2/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.544     8.696    comp0/data_reg0[0]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.118     8.814 r  comp0/ram_reg_0_15_0_0_i_6/O
                         net (fo=4, routed)           0.606     9.419    comp0/ram_reg_0_15_0_0_i_6_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.352     9.771 r  comp0/Q_out_i_2__0/O
                         net (fo=2, routed)           0.587    10.358    comp0/comp1/input_B_S[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.326    10.684 r  comp0/Q_out_i_5__3/O
                         net (fo=3, routed)           0.461    11.145    comp0/comp1/comp1/comp0/comp0/CinC
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.269 r  comp0/Q_out_i_5__1/O
                         net (fo=3, routed)           0.502    11.771    comp0/comp1/comp1/comp0/comp1/CinA
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124    11.895 r  comp0/Q_out_i_5/O
                         net (fo=2, routed)           0.512    12.407    comp0/comp1/comp1/comp0/comp1/CinC
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.124    12.531 r  comp0/Q_out_i_2/O
                         net (fo=1, routed)           0.562    13.092    comp0/Q_out_i_2_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124    13.216 r  comp0/Q_out_i_1__3/O
                         net (fo=1, routed)           0.000    13.216    comp1/comp2/comp8/Q_out_reg_0
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp8/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514    14.855    comp1/comp2/comp8/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp8/Q_out_reg/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.031    15.125    comp1/comp2/comp8/Q_out_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 comp1/comp4/comp3/comp1/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/comp2/comp6/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 2.320ns (29.399%)  route 5.571ns (70.601%))
  Logic Levels:           9  (LUT3=3 LUT5=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    comp1/comp4/comp3/comp1/clock_C_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp1/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  comp1/comp4/comp3/comp1/Q_out_reg/Q
                         net (fo=4, routed)           0.841     6.510    comp1/comp4/comp0/comp1/ram_reg_0_15_0_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.662 r  comp1/comp4/comp0/comp1/ram_reg_0_15_0_0_i_3/O
                         net (fo=8, routed)           1.158     7.820    comp2/ram_reg_0_15_0_0/A1
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.332     8.152 r  comp2/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.544     8.696    comp0/data_reg0[0]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.118     8.814 r  comp0/ram_reg_0_15_0_0_i_6/O
                         net (fo=4, routed)           0.606     9.419    comp0/ram_reg_0_15_0_0_i_6_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.352     9.771 r  comp0/Q_out_i_2__0/O
                         net (fo=2, routed)           0.587    10.358    comp0/comp1/input_B_S[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.326    10.684 r  comp0/Q_out_i_5__3/O
                         net (fo=3, routed)           0.461    11.145    comp0/comp1/comp1/comp0/comp0/CinC
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.269 r  comp0/Q_out_i_5__1/O
                         net (fo=3, routed)           0.442    11.712    comp0/comp1/comp1/comp0/comp1/CinA
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124    11.836 r  comp0/Q_out_i_5__0/O
                         net (fo=1, routed)           0.488    12.324    comp0/comp1/comp1/comp0/comp1/CinB
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  comp0/Q_out_i_3__4/O
                         net (fo=1, routed)           0.444    12.892    comp0/p_1_in[6]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.150    13.042 r  comp0/Q_out_i_1__1/O
                         net (fo=1, routed)           0.000    13.042    comp1/comp2/comp6/Q_out_reg_0
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp6/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.515    14.856    comp1/comp2/comp6/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp6/Q_out_reg/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.075    15.170    comp1/comp2/comp6/Q_out_reg
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -13.042    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 comp1/comp4/comp3/comp1/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/comp2/comp7/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 2.294ns (30.186%)  route 5.305ns (69.814%))
  Logic Levels:           9  (LUT3=2 LUT5=4 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    comp1/comp4/comp3/comp1/clock_C_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp1/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  comp1/comp4/comp3/comp1/Q_out_reg/Q
                         net (fo=4, routed)           0.841     6.510    comp1/comp4/comp0/comp1/ram_reg_0_15_0_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.662 r  comp1/comp4/comp0/comp1/ram_reg_0_15_0_0_i_3/O
                         net (fo=8, routed)           1.158     7.820    comp2/ram_reg_0_15_0_0/A1
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.332     8.152 r  comp2/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.544     8.696    comp0/data_reg0[0]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.118     8.814 r  comp0/ram_reg_0_15_0_0_i_6/O
                         net (fo=4, routed)           0.606     9.419    comp0/ram_reg_0_15_0_0_i_6_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.352     9.771 r  comp0/Q_out_i_2__0/O
                         net (fo=2, routed)           0.587    10.358    comp0/comp1/input_B_S[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.326    10.684 r  comp0/Q_out_i_5__3/O
                         net (fo=3, routed)           0.461    11.145    comp0/comp1/comp1/comp0/comp0/CinC
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.269 r  comp0/Q_out_i_5__1/O
                         net (fo=3, routed)           0.502    11.771    comp0/comp1/comp1/comp0/comp1/CinA
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124    11.895 r  comp0/Q_out_i_5/O
                         net (fo=2, routed)           0.453    12.347    comp0/comp1/comp1/comp0/comp1/CinC
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  comp0/Q_out_i_3__5/O
                         net (fo=1, routed)           0.154    12.626    comp0/p_1_in[7]
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  comp0/Q_out_i_1__8/O
                         net (fo=1, routed)           0.000    12.750    comp1/comp2/comp7/ALU_out_S[0]
    SLICE_X1Y11          FDCE                                         r  comp1/comp2/comp7/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    comp1/comp2/comp7/clock_C_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  comp1/comp2/comp7/Q_out_reg/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDCE (Setup_fdce_C_D)        0.029    15.125    comp1/comp2/comp7/Q_out_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 comp3/Q_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/FSM_sequential_state_S_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.582ns  (logic 0.707ns (27.383%)  route 1.875ns (72.617%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock_C (IN)
                         net (fo=0)                   0.000     5.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.626    10.147    comp3/clock
    SLICE_X4Y17          FDCE                                         r  comp3/Q_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.459    10.606 r  comp3/Q_out_reg/Q
                         net (fo=5, routed)           0.833    11.440    comp4/start_preS
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124    11.564 r  comp4/FSM_sequential_state_S[0]_i_2/O
                         net (fo=1, routed)           1.042    12.605    comp0/FSM_sequential_state_S_reg[0]_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.124    12.729 r  comp0/FSM_sequential_state_S[0]_i_1/O
                         net (fo=1, routed)           0.000    12.729    comp0/state_S__0[0]
    SLICE_X2Y18          FDCE                                         r  comp0/FSM_sequential_state_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.509    14.850    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  comp0/FSM_sequential_state_S_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.077    15.152    comp0/FSM_sequential_state_S_reg[0]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 comp1/comp4/comp3/comp1/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/comp2/comp4/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 2.170ns (28.916%)  route 5.335ns (71.084%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    comp1/comp4/comp3/comp1/clock_C_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp1/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  comp1/comp4/comp3/comp1/Q_out_reg/Q
                         net (fo=4, routed)           0.841     6.510    comp1/comp4/comp0/comp1/ram_reg_0_15_0_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.662 r  comp1/comp4/comp0/comp1/ram_reg_0_15_0_0_i_3/O
                         net (fo=8, routed)           1.158     7.820    comp2/ram_reg_0_15_0_0/A1
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.332     8.152 r  comp2/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.544     8.696    comp0/data_reg0[0]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.118     8.814 r  comp0/ram_reg_0_15_0_0_i_6/O
                         net (fo=4, routed)           0.606     9.419    comp0/ram_reg_0_15_0_0_i_6_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.352     9.771 r  comp0/Q_out_i_2__0/O
                         net (fo=2, routed)           0.587    10.358    comp0/comp1/input_B_S[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.326    10.684 r  comp0/Q_out_i_5__3/O
                         net (fo=3, routed)           0.554    11.238    comp0/comp1/comp1/comp0/comp0/CinC
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.362 r  comp0/Q_out_i_5__2/O
                         net (fo=1, routed)           0.619    11.981    comp0/comp1/comp1/comp0/CinD
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.105 r  comp0/Q_out_i_3__2/O
                         net (fo=1, routed)           0.426    12.531    comp0/p_1_in[4]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124    12.655 r  comp0/Q_out_i_1__0/O
                         net (fo=1, routed)           0.000    12.655    comp1/comp2/comp4/Q_out_reg_0
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp4/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.515    14.856    comp1/comp2/comp4/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp4/Q_out_reg/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.029    15.124    comp1/comp2/comp4/Q_out_reg
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -12.655    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 comp3/Q_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/FSM_sequential_state_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.516ns  (logic 0.707ns (28.103%)  route 1.809ns (71.897%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock_C (IN)
                         net (fo=0)                   0.000     5.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.626    10.147    comp3/clock
    SLICE_X4Y17          FDCE                                         r  comp3/Q_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.459    10.606 r  comp3/Q_out_reg/Q
                         net (fo=5, routed)           1.216    11.822    comp4/start_preS
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  comp4/FSM_sequential_state_S[1]_i_2/O
                         net (fo=1, routed)           0.593    12.539    comp0/FSM_sequential_state_S_reg[1]_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I2_O)        0.124    12.663 r  comp0/FSM_sequential_state_S[1]_i_1/O
                         net (fo=1, routed)           0.000    12.663    comp0/state_S__0[1]
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.505    14.846    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.077    15.148    comp0/FSM_sequential_state_S_reg[1]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -12.663    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 comp1/comp4/comp3/comp1/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/comp2/comp5/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 2.170ns (29.056%)  route 5.298ns (70.944%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    comp1/comp4/comp3/comp1/clock_C_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp1/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  comp1/comp4/comp3/comp1/Q_out_reg/Q
                         net (fo=4, routed)           0.841     6.510    comp1/comp4/comp0/comp1/ram_reg_0_15_0_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.662 r  comp1/comp4/comp0/comp1/ram_reg_0_15_0_0_i_3/O
                         net (fo=8, routed)           1.158     7.820    comp2/ram_reg_0_15_0_0/A1
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.332     8.152 r  comp2/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.544     8.696    comp0/data_reg0[0]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.118     8.814 r  comp0/ram_reg_0_15_0_0_i_6/O
                         net (fo=4, routed)           0.606     9.419    comp0/ram_reg_0_15_0_0_i_6_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.352     9.771 r  comp0/Q_out_i_2__0/O
                         net (fo=2, routed)           0.587    10.358    comp0/comp1/input_B_S[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.326    10.684 r  comp0/Q_out_i_5__3/O
                         net (fo=3, routed)           0.461    11.145    comp0/comp1/comp1/comp0/comp0/CinC
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.124    11.269 r  comp0/Q_out_i_5__1/O
                         net (fo=3, routed)           0.657    11.927    comp0/comp1/comp1/comp0/comp1/CinA
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.051 r  comp0/Q_out_i_3__3/O
                         net (fo=1, routed)           0.444    12.495    comp0/p_1_in[5]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124    12.619 r  comp0/Q_out_i_1__9/O
                         net (fo=1, routed)           0.000    12.619    comp1/comp2/comp5/ALU_out_S[0]
    SLICE_X0Y11          FDCE                                         r  comp1/comp2/comp5/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    comp1/comp2/comp5/clock_C_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  comp1/comp2/comp5/Q_out_reg/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.029    15.125    comp1/comp2/comp5/Q_out_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 comp3/Q_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/FSM_sequential_state_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.467ns  (logic 0.707ns (28.659%)  route 1.760ns (71.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock_C (IN)
                         net (fo=0)                   0.000     5.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.626    10.147    comp3/clock
    SLICE_X4Y17          FDCE                                         r  comp3/Q_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.459    10.606 r  comp3/Q_out_reg/Q
                         net (fo=5, routed)           0.939    11.545    comp4/start_preS
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124    11.669 r  comp4/FSM_sequential_state_S[3]_i_2/O
                         net (fo=1, routed)           0.821    12.490    comp0/FSM_sequential_state_S_reg[3]_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.124    12.614 r  comp0/FSM_sequential_state_S[3]_i_1/O
                         net (fo=1, routed)           0.000    12.614    comp0/state_S__0[3]
    SLICE_X2Y26          FDCE                                         r  comp0/FSM_sequential_state_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.845    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  comp0/FSM_sequential_state_S_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y26          FDCE (Setup_fdce_C_D)        0.077    15.147    comp0/FSM_sequential_state_S_reg[3]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 comp3/Q_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/FSM_sequential_state_S_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.461ns  (logic 0.707ns (28.727%)  route 1.754ns (71.273%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock_C (IN)
                         net (fo=0)                   0.000     5.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.626    10.147    comp3/clock
    SLICE_X4Y17          FDCE                                         r  comp3/Q_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.459    10.606 r  comp3/Q_out_reg/Q
                         net (fo=5, routed)           0.934    11.540    comp4/start_preS
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124    11.664 r  comp4/FSM_sequential_state_S[2]_i_2/O
                         net (fo=1, routed)           0.820    12.484    comp0/FSM_sequential_state_S_reg[2]_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I2_O)        0.124    12.608 r  comp0/FSM_sequential_state_S[2]_i_1/O
                         net (fo=1, routed)           0.000    12.608    comp0/state_S__0[2]
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.505    14.846    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.081    15.152    comp0/FSM_sequential_state_S_reg[2]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 comp1/comp4/comp3/comp1/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/comp2/comp3/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 2.046ns (29.509%)  route 4.887ns (70.491%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.629     5.150    comp1/comp4/comp3/comp1/clock_C_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp1/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  comp1/comp4/comp3/comp1/Q_out_reg/Q
                         net (fo=4, routed)           0.841     6.510    comp1/comp4/comp0/comp1/ram_reg_0_15_0_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.662 r  comp1/comp4/comp0/comp1/ram_reg_0_15_0_0_i_3/O
                         net (fo=8, routed)           1.158     7.820    comp2/ram_reg_0_15_0_0/A1
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.332     8.152 r  comp2/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.544     8.696    comp0/data_reg0[0]
    SLICE_X3Y13          LUT3 (Prop_lut3_I1_O)        0.118     8.814 r  comp0/ram_reg_0_15_0_0_i_6/O
                         net (fo=4, routed)           0.606     9.419    comp0/ram_reg_0_15_0_0_i_6_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.352     9.771 r  comp0/Q_out_i_2__0/O
                         net (fo=2, routed)           0.587    10.358    comp0/comp1/input_B_S[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.326    10.684 r  comp0/Q_out_i_5__3/O
                         net (fo=3, routed)           0.736    11.420    comp0/comp1/comp1/comp0/comp0/CinC
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.544 r  comp0/Q_out_i_3__1/O
                         net (fo=1, routed)           0.416    11.960    comp0/p_1_in[3]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.124    12.084 r  comp0/Q_out_i_1__10/O
                         net (fo=1, routed)           0.000    12.084    comp1/comp2/comp3/ALU_out_S[0]
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp3/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_C (IN)
                         net (fo=0)                   0.000    10.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514    14.855    comp1/comp2/comp3/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp3/Q_out_reg/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.029    15.123    comp1/comp2/comp3/Q_out_reg
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  3.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 comp1/comp4/comp3/comp0/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/comp4/comp3/comp1/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    comp1/comp4/comp3/comp0/clock_C_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  comp1/comp4/comp3/comp0/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  comp1/comp4/comp3/comp0/Q_out_reg/Q
                         net (fo=5, routed)           0.120     1.733    comp0/counter_out_S[0]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.045     1.778 r  comp0/Q_out_i_1__5/O
                         net (fo=1, routed)           0.000     1.778    comp1/comp4/comp3/comp1/Q_out_reg_1[0]
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp1/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.985    comp1/comp4/comp3/comp1/clock_C_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp1/Q_out_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     1.605    comp1/comp4/comp3/comp1/Q_out_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 comp1/comp4/comp3/comp3/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/comp4/comp3/comp3/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    comp1/comp4/comp3/comp3/clock_C_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp3/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  comp1/comp4/comp3/comp3/Q_out_reg/Q
                         net (fo=2, routed)           0.163     1.799    comp1/comp4/comp3/comp0/counter_out_S[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  comp1/comp4/comp3/comp0/Q_out_i_1__4/O
                         net (fo=1, routed)           0.000     1.844    comp1/comp4/comp3/comp3/MUX_out_S[0]
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp3/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.985    comp1/comp4/comp3/comp3/clock_C_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  comp1/comp4/comp3/comp3/Q_out_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.593    comp1/comp4/comp3/comp3/Q_out_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 comp0/FSM_sequential_state_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/counter_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.632 f  comp0/FSM_sequential_state_S_reg[1]/Q
                         net (fo=12, routed)          0.201     1.833    comp0/state_S[1]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.043     1.876 r  comp0/counter_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    comp0/counter_select[0]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  comp0/counter_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/counter_select_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.131     1.599    comp0/counter_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 comp0/FSM_sequential_state_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/operation_select_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  comp0/FSM_sequential_state_S_reg[1]/Q
                         net (fo=12, routed)          0.201     1.833    comp0/state_S[1]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.043     1.876 r  comp0/operation_select[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    comp0/operation_select[2]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  comp0/operation_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/operation_select_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.131     1.599    comp0/operation_select_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 comp0/FSM_sequential_state_S_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/counter_select_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.471    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  comp0/FSM_sequential_state_S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  comp0/FSM_sequential_state_S_reg[0]/Q
                         net (fo=12, routed)          0.190     1.825    comp0/state_S[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.045     1.870 r  comp0/counter_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    comp0/counter_select[1]_i_1_n_0
    SLICE_X2Y18          FDPE                                         r  comp0/counter_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.984    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  comp0/counter_select_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDPE (Hold_fdpe_C_D)         0.121     1.592    comp0/counter_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 comp1/comp4/comp3/comp0/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/comp4/comp3/comp0/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    comp1/comp4/comp3/comp0/clock_C_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  comp1/comp4/comp3/comp0/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  comp1/comp4/comp3/comp0/Q_out_reg/Q
                         net (fo=5, routed)           0.189     1.802    comp0/counter_out_S[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.847 r  comp0/Q_out_i_1__7/O
                         net (fo=1, routed)           0.000     1.847    comp1/comp4/comp3/comp0/Q_out_reg_1[0]
    SLICE_X3Y17          FDCE                                         r  comp1/comp4/comp3/comp0/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.858     1.985    comp1/comp4/comp3/comp0/clock_C_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  comp1/comp4/comp3/comp0/Q_out_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091     1.563    comp1/comp4/comp3/comp0/Q_out_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 comp0/FSM_sequential_state_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/FSM_sequential_state_S_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  comp0/FSM_sequential_state_S_reg[1]/Q
                         net (fo=12, routed)          0.201     1.833    comp0/state_S[1]
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.045     1.878 r  comp0/FSM_sequential_state_S[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    comp0/state_S__0[2]
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.121     1.589    comp0/FSM_sequential_state_S_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 comp0/FSM_sequential_state_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/FSM_sequential_state_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  comp0/FSM_sequential_state_S_reg[1]/Q
                         net (fo=12, routed)          0.201     1.833    comp0/state_S[1]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.878 r  comp0/FSM_sequential_state_S[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    comp0/state_S__0[1]
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.120     1.588    comp0/FSM_sequential_state_S_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 comp0/FSM_sequential_state_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/input_select_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.210ns (47.431%)  route 0.233ns (52.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.632 f  comp0/FSM_sequential_state_S_reg[1]/Q
                         net (fo=12, routed)          0.233     1.865    comp0/state_S[1]
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.046     1.911 r  comp0/input_select_i_1/O
                         net (fo=1, routed)           0.000     1.911    comp0/input_select_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  comp0/input_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  comp0/input_select_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.131     1.610    comp0/input_select_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 comp0/FSM_sequential_state_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp0/FSM_sequential_state_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.312%)  route 0.233ns (52.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.632 f  comp0/FSM_sequential_state_S_reg[1]/Q
                         net (fo=12, routed)          0.233     1.865    comp0/state_S[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.045     1.910 r  comp0/FSM_sequential_state_S[3]_i_1/O
                         net (fo=1, routed)           0.000     1.910    comp0/state_S__0[3]
    SLICE_X2Y26          FDCE                                         r  comp0/FSM_sequential_state_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  comp0/FSM_sequential_state_S_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.120     1.599    comp0/FSM_sequential_state_S_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_C }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_C_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    comp0/FSM_sequential_state_S_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y27    comp0/FSM_sequential_state_S_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y27    comp0/FSM_sequential_state_S_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y26    comp0/FSM_sequential_state_S_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y27    comp0/counter_select_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    comp0/counter_select_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y26    comp0/input_select_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    comp0/memory_toggle_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    comp0/operation_select_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y12    comp2/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y12    comp2/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    comp2/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y12    comp2/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y12    comp2/ram_reg_0_15_4_4/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/comp2/comp1/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 3.986ns (61.854%)  route 2.458ns (38.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.633     5.154    comp1/comp2/comp1/clock_C_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  comp1/comp2/comp1/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  comp1/comp2/comp1/Q_out_reg/Q
                         net (fo=8, routed)           2.458     8.068    result_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.598 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.598    result[1]
    E19                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp7/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.232ns  (logic 3.957ns (63.491%)  route 2.275ns (36.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    comp1/comp2/comp7/clock_C_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  comp1/comp2/comp7/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  comp1/comp2/comp7/Q_out_reg/Q
                         net (fo=5, routed)           2.275     7.887    result_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.388 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.388    result[7]
    V14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp6/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 4.100ns (66.011%)  route 2.111ns (33.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.634     5.155    comp1/comp2/comp6/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp6/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  comp1/comp2/comp6/Q_out_reg/Q
                         net (fo=6, routed)           2.111     7.685    result_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    11.367 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.367    result[6]
    U14                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp0/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 3.961ns (65.247%)  route 2.110ns (34.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.633     5.154    comp1/comp2/comp0/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp0/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  comp1/comp2/comp0/Q_out_reg/Q
                         net (fo=7, routed)           2.110     7.720    result_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.225 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.225    result[0]
    U16                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp2/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 4.019ns (66.398%)  route 2.034ns (33.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.633     5.154    comp1/comp2/comp2/clock_C_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  comp1/comp2/comp2/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  comp1/comp2/comp2/Q_out_reg/Q
                         net (fo=6, routed)           2.034     7.706    result_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.207 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.207    result[2]
    U19                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp5/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 3.970ns (67.210%)  route 1.937ns (32.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    comp1/comp2/comp5/clock_C_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  comp1/comp2/comp5/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  comp1/comp2/comp5/Q_out_reg/Q
                         net (fo=8, routed)           1.937     7.549    result_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.064 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.064    result[5]
    U15                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp3/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 3.965ns (67.580%)  route 1.902ns (32.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.633     5.154    comp1/comp2/comp3/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp3/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  comp1/comp2/comp3/Q_out_reg/Q
                         net (fo=8, routed)           1.902     7.512    result_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.021 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.021    result[3]
    V19                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp4/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 3.965ns (67.714%)  route 1.890ns (32.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.634     5.155    comp1/comp2/comp4/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp4/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  comp1/comp2/comp4/Q_out_reg/Q
                         net (fo=6, routed)           1.890     7.502    result_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.010 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.010    result[4]
    W18                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/comp2/comp3/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.351ns (75.431%)  route 0.440ns (24.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    comp1/comp2/comp3/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp3/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  comp1/comp2/comp3/Q_out_reg/Q
                         net (fo=8, routed)           0.440     2.055    result_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.265 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.265    result[3]
    V19                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp4/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.351ns (74.997%)  route 0.450ns (25.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    comp1/comp2/comp4/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp4/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  comp1/comp2/comp4/Q_out_reg/Q
                         net (fo=6, routed)           0.450     2.066    result_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.276 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.276    result[4]
    W18                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp5/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.357ns (73.700%)  route 0.484ns (26.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    comp1/comp2/comp5/clock_C_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  comp1/comp2/comp5/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  comp1/comp2/comp5/Q_out_reg/Q
                         net (fo=8, routed)           0.484     2.101    result_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.317 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.317    result[5]
    U15                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp2/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.366ns (73.250%)  route 0.499ns (26.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    comp1/comp2/comp2/clock_C_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  comp1/comp2/comp2/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  comp1/comp2/comp2/Q_out_reg/Q
                         net (fo=6, routed)           0.499     2.137    result_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.339 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.339    result[2]
    U19                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp0/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.347ns (71.320%)  route 0.542ns (28.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    comp1/comp2/comp0/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp0/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  comp1/comp2/comp0/Q_out_reg/Q
                         net (fo=7, routed)           0.542     2.157    result_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.363 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.363    result[0]
    U16                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp6/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.389ns (72.004%)  route 0.540ns (27.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    comp1/comp2/comp6/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp6/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  comp1/comp2/comp6/Q_out_reg/Q
                         net (fo=6, routed)           0.540     2.143    result_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.261     3.405 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.405    result[6]
    U14                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp7/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.343ns (69.324%)  route 0.594ns (30.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    comp1/comp2/comp7/clock_C_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  comp1/comp2/comp7/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  comp1/comp2/comp7/Q_out_reg/Q
                         net (fo=5, routed)           0.594     2.211    result_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.413 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.413    result[7]
    V14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/comp2/comp1/Q_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.372ns (67.315%)  route 0.666ns (32.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    comp1/comp2/comp1/clock_C_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  comp1/comp2/comp1/Q_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  comp1/comp2/comp1/Q_out_reg/Q
                         net (fo=8, routed)           0.666     2.281    result_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.512 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.512    result[1]
    E19                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 action[2]
                            (input port)
  Destination:            comp0/FSM_sequential_state_S_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.433ns  (logic 1.703ns (26.474%)  route 4.730ns (73.526%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  action[2] (IN)
                         net (fo=0)                   0.000     0.000    action[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  action_IBUF[2]_inst/O
                         net (fo=4, routed)           3.689     5.144    comp4/action_IBUF[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     5.268 r  comp4/FSM_sequential_state_S[0]_i_2/O
                         net (fo=1, routed)           1.042     6.309    comp0/FSM_sequential_state_S_reg[0]_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.124     6.433 r  comp0/FSM_sequential_state_S[0]_i_1/O
                         net (fo=1, routed)           0.000     6.433    comp0/state_S__0[0]
    SLICE_X2Y18          FDCE                                         r  comp0/FSM_sequential_state_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.509     4.850    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  comp0/FSM_sequential_state_S_reg[0]/C

Slack:                    inf
  Source:                 input[2]
                            (input port)
  Destination:            comp1/comp2/comp8/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.355ns  (logic 2.208ns (34.741%)  route 4.147ns (65.259%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  input[2] (IN)
                         net (fo=0)                   0.000     0.000    input[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Q_out_reg_i_4__4/O
                         net (fo=1, routed)           1.574     3.038    comp0/Q_out_reg_4
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     3.162 r  comp0/Q_out_i_2__2/O
                         net (fo=4, routed)           0.508     3.670    comp0/comp1/input_B_S[2]
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.794 r  comp0/Q_out_i_6__3/O
                         net (fo=3, routed)           0.518     4.312    comp0/comp1/comp1/comp1/comp0/CinC
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.124     4.436 r  comp0/Q_out_i_6__1/O
                         net (fo=3, routed)           0.571     5.007    comp0/comp1/comp1/comp1/comp1/CinA
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.131 r  comp0/Q_out_i_6/O
                         net (fo=2, routed)           0.414     5.545    comp0/comp1/comp1/comp1/comp1/CinC
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.669 r  comp0/Q_out_i_2/O
                         net (fo=1, routed)           0.562     6.231    comp0/Q_out_i_2_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.355 r  comp0/Q_out_i_1__3/O
                         net (fo=1, routed)           0.000     6.355    comp1/comp2/comp8/Q_out_reg_0
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp8/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514     4.855    comp1/comp2/comp8/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp8/Q_out_reg/C

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            comp1/comp4/comp3/comp2/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.305ns  (logic 1.700ns (26.959%)  route 4.606ns (73.041%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  address_IBUF[2]_inst/O
                         net (fo=2, routed)           4.136     5.594    comp1/comp4/comp3/comp0/address_IBUF[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.718 r  comp1/comp4/comp3/comp0/Q_out_i_2__8/O
                         net (fo=1, routed)           0.469     6.187    comp0/Q_out_reg
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.118     6.305 r  comp0/Q_out_i_1__6/O
                         net (fo=1, routed)           0.000     6.305    comp1/comp4/comp3/comp2/Q_out_reg_0[0]
    SLICE_X3Y17          FDCE                                         r  comp1/comp4/comp3/comp2/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.511     4.852    comp1/comp4/comp3/comp2/clock_C_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  comp1/comp4/comp3/comp2/Q_out_reg/C

Slack:                    inf
  Source:                 action[3]
                            (input port)
  Destination:            comp0/FSM_sequential_state_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.704ns (27.410%)  route 4.513ns (72.590%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  action[3] (IN)
                         net (fo=0)                   0.000     0.000    action[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  action_IBUF[3]_inst/O
                         net (fo=4, routed)           3.692     5.148    comp4/action_IBUF[3]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     5.272 r  comp4/FSM_sequential_state_S[3]_i_2/O
                         net (fo=1, routed)           0.821     6.093    comp0/FSM_sequential_state_S_reg[3]_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.124     6.217 r  comp0/FSM_sequential_state_S[3]_i_1/O
                         net (fo=1, routed)           0.000     6.217    comp0/state_S__0[3]
    SLICE_X2Y26          FDCE                                         r  comp0/FSM_sequential_state_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504     4.845    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  comp0/FSM_sequential_state_S_reg[3]/C

Slack:                    inf
  Source:                 action[3]
                            (input port)
  Destination:            comp0/FSM_sequential_state_S_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.212ns  (logic 1.704ns (27.435%)  route 4.507ns (72.565%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  action[3] (IN)
                         net (fo=0)                   0.000     0.000    action[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  action_IBUF[3]_inst/O
                         net (fo=4, routed)           3.687     5.143    comp4/action_IBUF[3]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     5.267 r  comp4/FSM_sequential_state_S[2]_i_2/O
                         net (fo=1, routed)           0.820     6.088    comp0/FSM_sequential_state_S_reg[2]_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I2_O)        0.124     6.212 r  comp0/FSM_sequential_state_S[2]_i_1/O
                         net (fo=1, routed)           0.000     6.212    comp0/state_S__0[2]
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.505     4.846    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[2]/C

Slack:                    inf
  Source:                 input[2]
                            (input port)
  Destination:            comp1/comp2/comp6/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 2.234ns (36.067%)  route 3.960ns (63.933%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  input[2] (IN)
                         net (fo=0)                   0.000     0.000    input[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Q_out_reg_i_4__4/O
                         net (fo=1, routed)           1.574     3.038    comp0/Q_out_reg_4
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     3.162 r  comp0/Q_out_i_2__2/O
                         net (fo=4, routed)           0.508     3.670    comp0/comp1/input_B_S[2]
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.794 r  comp0/Q_out_i_6__3/O
                         net (fo=3, routed)           0.518     4.312    comp0/comp1/comp1/comp1/comp0/CinC
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.124     4.436 r  comp0/Q_out_i_6__1/O
                         net (fo=3, routed)           0.426     4.862    comp0/comp1/comp1/comp1/comp1/CinA
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.986 r  comp0/Q_out_i_6__0/O
                         net (fo=1, routed)           0.490     5.475    comp0/comp1/comp1/comp1/comp1/CinB
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.599 r  comp0/Q_out_i_3__4/O
                         net (fo=1, routed)           0.444     6.043    comp0/p_1_in[6]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.150     6.193 r  comp0/Q_out_i_1__1/O
                         net (fo=1, routed)           0.000     6.193    comp1/comp2/comp6/Q_out_reg_0
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp6/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.515     4.856    comp1/comp2/comp6/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp6/Q_out_reg/C

Slack:                    inf
  Source:                 action[2]
                            (input port)
  Destination:            comp0/FSM_sequential_state_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.984ns  (logic 1.703ns (28.464%)  route 4.281ns (71.536%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  action[2] (IN)
                         net (fo=0)                   0.000     0.000    action[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  action_IBUF[2]_inst/O
                         net (fo=4, routed)           3.688     5.143    comp4/action_IBUF[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.124     5.267 r  comp4/FSM_sequential_state_S[1]_i_2/O
                         net (fo=1, routed)           0.593     5.860    comp0/FSM_sequential_state_S_reg[1]_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I2_O)        0.124     5.984 r  comp0/FSM_sequential_state_S[1]_i_1/O
                         net (fo=1, routed)           0.000     5.984    comp0/state_S__0[1]
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.505     4.846    comp0/clock_C_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  comp0/FSM_sequential_state_S_reg[1]/C

Slack:                    inf
  Source:                 input[2]
                            (input port)
  Destination:            comp1/comp2/comp7/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.831ns  (logic 2.208ns (37.861%)  route 3.624ns (62.139%))
  Logic Levels:           7  (IBUF=1 LUT5=5 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  input[2] (IN)
                         net (fo=0)                   0.000     0.000    input[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Q_out_reg_i_4__4/O
                         net (fo=1, routed)           1.574     3.038    comp0/Q_out_reg_4
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.124     3.162 r  comp0/Q_out_i_2__2/O
                         net (fo=4, routed)           0.508     3.670    comp0/comp1/input_B_S[2]
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.794 r  comp0/Q_out_i_6__3/O
                         net (fo=3, routed)           0.518     4.312    comp0/comp1/comp1/comp1/comp0/CinC
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.124     4.436 r  comp0/Q_out_i_6__1/O
                         net (fo=3, routed)           0.571     5.007    comp0/comp1/comp1/comp1/comp1/CinA
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.131 r  comp0/Q_out_i_6/O
                         net (fo=2, routed)           0.298     5.429    comp0/comp1/comp1/comp1/comp1/CinC
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  comp0/Q_out_i_3__5/O
                         net (fo=1, routed)           0.154     5.707    comp0/p_1_in[7]
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     5.831 r  comp0/Q_out_i_1__8/O
                         net (fo=1, routed)           0.000     5.831    comp1/comp2/comp7/ALU_out_S[0]
    SLICE_X1Y11          FDCE                                         r  comp1/comp2/comp7/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516     4.857    comp1/comp2/comp7/clock_C_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  comp1/comp2/comp7/Q_out_reg/C

Slack:                    inf
  Source:                 input[0]
                            (input port)
  Destination:            comp1/comp2/comp4/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 2.301ns (40.289%)  route 3.410ns (59.711%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  input[0] (IN)
                         net (fo=0)                   0.000     0.000    input[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  Q_out_reg_i_3/O
                         net (fo=3, routed)           1.225     2.678    comp0/Q_out_reg_3
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.150     2.828 r  comp0/Q_out_i_2__0/O
                         net (fo=2, routed)           0.587     3.414    comp0/comp1/input_B_S[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.326     3.740 r  comp0/Q_out_i_5__3/O
                         net (fo=3, routed)           0.554     4.294    comp0/comp1/comp1/comp0/comp0/CinC
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     4.418 r  comp0/Q_out_i_5__2/O
                         net (fo=1, routed)           0.619     5.037    comp0/comp1/comp1/comp0/CinD
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     5.161 r  comp0/Q_out_i_3__2/O
                         net (fo=1, routed)           0.426     5.587    comp0/p_1_in[4]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.711 r  comp0/Q_out_i_1__0/O
                         net (fo=1, routed)           0.000     5.711    comp1/comp2/comp4/Q_out_reg_0
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp4/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.515     4.856    comp1/comp2/comp4/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp4/Q_out_reg/C

Slack:                    inf
  Source:                 input[0]
                            (input port)
  Destination:            comp1/comp2/comp5/Q_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.675ns  (logic 2.301ns (40.546%)  route 3.374ns (59.454%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=2)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  input[0] (IN)
                         net (fo=0)                   0.000     0.000    input[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  Q_out_reg_i_3/O
                         net (fo=3, routed)           1.225     2.678    comp0/Q_out_reg_3
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.150     2.828 r  comp0/Q_out_i_2__0/O
                         net (fo=2, routed)           0.587     3.414    comp0/comp1/input_B_S[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.326     3.740 r  comp0/Q_out_i_5__3/O
                         net (fo=3, routed)           0.461     4.201    comp0/comp1/comp1/comp0/comp0/CinC
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.124     4.325 r  comp0/Q_out_i_5__1/O
                         net (fo=3, routed)           0.657     4.983    comp0/comp1/comp1/comp0/comp1/CinA
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.107 r  comp0/Q_out_i_3__3/O
                         net (fo=1, routed)           0.444     5.551    comp0/p_1_in[5]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     5.675 r  comp0/Q_out_i_1__9/O
                         net (fo=1, routed)           0.000     5.675    comp1/comp2/comp5/ALU_out_S[0]
    SLICE_X0Y11          FDCE                                         r  comp1/comp2/comp5/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516     4.857    comp1/comp2/comp5/clock_C_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  comp1/comp2/comp5/Q_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            comp3/Q_out_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.210ns (35.488%)  route 0.381ns (64.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.381     0.590    comp3/start_IBUF
    SLICE_X4Y17          FDCE                                         r  comp3/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock_C (IN)
                         net (fo=0)                   0.000     5.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     6.983    comp3/clock
    SLICE_X4Y17          FDCE                                         r  comp3/Q_out_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 main_reset
                            (input port)
  Destination:            comp1/comp2/comp1/Q_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.222ns (33.310%)  route 0.444ns (66.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  main_reset (IN)
                         net (fo=0)                   0.000     0.000    main_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  main_reset_IBUF_inst/O
                         net (fo=31, routed)          0.444     0.666    comp1/comp2/comp1/main_reset_IBUF
    SLICE_X1Y14          FDCE                                         f  comp1/comp2/comp1/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    comp1/comp2/comp1/clock_C_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  comp1/comp2/comp1/Q_out_reg/C

Slack:                    inf
  Source:                 main_reset
                            (input port)
  Destination:            comp1/comp2/comp0/Q_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.222ns (33.093%)  route 0.449ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  main_reset (IN)
                         net (fo=0)                   0.000     0.000    main_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  main_reset_IBUF_inst/O
                         net (fo=31, routed)          0.449     0.670    comp1/comp2/comp0/main_reset_IBUF
    SLICE_X0Y14          FDCE                                         f  comp1/comp2/comp0/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    comp1/comp2/comp0/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp0/Q_out_reg/C

Slack:                    inf
  Source:                 main_reset
                            (input port)
  Destination:            comp1/comp2/comp3/Q_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.222ns (33.093%)  route 0.449ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  main_reset (IN)
                         net (fo=0)                   0.000     0.000    main_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  main_reset_IBUF_inst/O
                         net (fo=31, routed)          0.449     0.670    comp1/comp2/comp3/main_reset_IBUF
    SLICE_X0Y14          FDCE                                         f  comp1/comp2/comp3/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    comp1/comp2/comp3/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp3/Q_out_reg/C

Slack:                    inf
  Source:                 main_reset
                            (input port)
  Destination:            comp1/comp2/comp8/Q_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.222ns (33.093%)  route 0.449ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  main_reset (IN)
                         net (fo=0)                   0.000     0.000    main_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  main_reset_IBUF_inst/O
                         net (fo=31, routed)          0.449     0.670    comp1/comp2/comp8/main_reset_IBUF
    SLICE_X0Y14          FDCE                                         f  comp1/comp2/comp8/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    comp1/comp2/comp8/clock_C_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  comp1/comp2/comp8/Q_out_reg/C

Slack:                    inf
  Source:                 main_reset
                            (input port)
  Destination:            comp1/comp2/comp2/Q_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.222ns (32.757%)  route 0.455ns (67.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  main_reset (IN)
                         net (fo=0)                   0.000     0.000    main_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  main_reset_IBUF_inst/O
                         net (fo=31, routed)          0.455     0.677    comp1/comp2/comp2/main_reset_IBUF
    SLICE_X2Y13          FDCE                                         f  comp1/comp2/comp2/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    comp1/comp2/comp2/clock_C_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  comp1/comp2/comp2/Q_out_reg/C

Slack:                    inf
  Source:                 main_reset
                            (input port)
  Destination:            comp1/comp2/comp4/Q_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.222ns (30.996%)  route 0.494ns (69.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  main_reset (IN)
                         net (fo=0)                   0.000     0.000    main_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  main_reset_IBUF_inst/O
                         net (fo=31, routed)          0.494     0.716    comp1/comp2/comp4/main_reset_IBUF
    SLICE_X0Y12          FDCE                                         f  comp1/comp2/comp4/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    comp1/comp2/comp4/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp4/Q_out_reg/C

Slack:                    inf
  Source:                 main_reset
                            (input port)
  Destination:            comp1/comp2/comp6/Q_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.222ns (30.996%)  route 0.494ns (69.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  main_reset (IN)
                         net (fo=0)                   0.000     0.000    main_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  main_reset_IBUF_inst/O
                         net (fo=31, routed)          0.494     0.716    comp1/comp2/comp6/main_reset_IBUF
    SLICE_X0Y12          FDCE                                         f  comp1/comp2/comp6/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    comp1/comp2/comp6/clock_C_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  comp1/comp2/comp6/Q_out_reg/C

Slack:                    inf
  Source:                 main_reset
                            (input port)
  Destination:            comp1/comp2/comp7/Q_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.222ns (28.595%)  route 0.554ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  main_reset (IN)
                         net (fo=0)                   0.000     0.000    main_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  main_reset_IBUF_inst/O
                         net (fo=31, routed)          0.554     0.776    comp1/comp2/comp7/main_reset_IBUF
    SLICE_X1Y11          FDCE                                         f  comp1/comp2/comp7/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     1.991    comp1/comp2/comp7/clock_C_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  comp1/comp2/comp7/Q_out_reg/C

Slack:                    inf
  Source:                 main_reset
                            (input port)
  Destination:            comp1/comp2/comp5/Q_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.222ns (28.435%)  route 0.558ns (71.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  main_reset (IN)
                         net (fo=0)                   0.000     0.000    main_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  main_reset_IBUF_inst/O
                         net (fo=31, routed)          0.558     0.780    comp1/comp2/comp5/main_reset_IBUF
    SLICE_X0Y11          FDCE                                         f  comp1/comp2/comp5/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_C (IN)
                         net (fo=0)                   0.000     0.000    clock_C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_C_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     1.991    comp1/comp2/comp5/clock_C_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  comp1/comp2/comp5/Q_out_reg/C





