

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Mon Dec  2 16:50:08 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv_hls
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.873|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12186|  12186|  12186|  12186|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Col  |  12184|  12184|        35|         18|          1|   676|    yes   |
        +-----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 18, D = 35, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	37  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	2  / true
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)"   --->   Operation 38 'read' 'out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%kernel_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kernel)"   --->   Operation 39 'read' 'kernel_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%A_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %A)"   --->   Operation 40 'read' 'A_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_read, i32 2, i32 31)"   --->   Operation 41 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i30 %tmp_1 to i31"   --->   Operation 42 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %kernel_read, i32 2, i32 31)"   --->   Operation 43 'partselect' 'kernel3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2 = zext i30 %kernel3 to i64"   --->   Operation 44 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i30 %kernel3 to i31"   --->   Operation 45 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %tmp_2"   --->   Operation 46 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %A_read, i32 2, i32 31)"   --->   Operation 47 'partselect' 'A1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_3 = zext i30 %A1 to i64"   --->   Operation 48 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !11"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.49ns)   --->   "%kernel4_sum = add i31 %tmp_19_cast, 1" [conv.cpp:25]   --->   Operation 50 'add' 'kernel4_sum' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel4_sum_cast = zext i31 %kernel4_sum to i64" [conv.cpp:25]   --->   Operation 51 'zext' 'kernel4_sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %kernel4_sum_cast" [conv.cpp:25]   --->   Operation 52 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.49ns)   --->   "%kernel4_sum1 = add i31 %tmp_19_cast, 2" [conv.cpp:26]   --->   Operation 53 'add' 'kernel4_sum1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel4_sum1_cast = zext i31 %kernel4_sum1 to i64" [conv.cpp:26]   --->   Operation 54 'zext' 'kernel4_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32* %gmem, i64 %kernel4_sum1_cast" [conv.cpp:26]   --->   Operation 55 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.49ns)   --->   "%kernel4_sum2 = add i31 %tmp_19_cast, 3" [conv.cpp:27]   --->   Operation 56 'add' 'kernel4_sum2' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel4_sum2_cast = zext i31 %kernel4_sum2 to i64" [conv.cpp:27]   --->   Operation 57 'zext' 'kernel4_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32* %gmem, i64 %kernel4_sum2_cast" [conv.cpp:27]   --->   Operation 58 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.49ns)   --->   "%kernel4_sum3 = add i31 %tmp_19_cast, 4" [conv.cpp:28]   --->   Operation 59 'add' 'kernel4_sum3' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel4_sum3_cast = zext i31 %kernel4_sum3 to i64" [conv.cpp:28]   --->   Operation 60 'zext' 'kernel4_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32* %gmem, i64 %kernel4_sum3_cast" [conv.cpp:28]   --->   Operation 61 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.49ns)   --->   "%kernel4_sum4 = add i31 %tmp_19_cast, 5" [conv.cpp:29]   --->   Operation 62 'add' 'kernel4_sum4' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel4_sum4_cast = zext i31 %kernel4_sum4 to i64" [conv.cpp:29]   --->   Operation 63 'zext' 'kernel4_sum4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32* %gmem, i64 %kernel4_sum4_cast" [conv.cpp:29]   --->   Operation 64 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.49ns)   --->   "%kernel4_sum5 = add i31 %tmp_19_cast, 6" [conv.cpp:30]   --->   Operation 65 'add' 'kernel4_sum5' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel4_sum5_cast = zext i31 %kernel4_sum5 to i64" [conv.cpp:30]   --->   Operation 66 'zext' 'kernel4_sum5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32* %gmem, i64 %kernel4_sum5_cast" [conv.cpp:30]   --->   Operation 67 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.49ns)   --->   "%kernel4_sum6 = add i31 %tmp_19_cast, 7" [conv.cpp:31]   --->   Operation 68 'add' 'kernel4_sum6' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%kernel4_sum6_cast = zext i31 %kernel4_sum6 to i64" [conv.cpp:31]   --->   Operation 69 'zext' 'kernel4_sum6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32* %gmem, i64 %kernel4_sum6_cast" [conv.cpp:31]   --->   Operation 70 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.49ns)   --->   "%kernel4_sum7 = add i31 %tmp_19_cast, 8" [conv.cpp:32]   --->   Operation 71 'add' 'kernel4_sum7' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel4_sum7_cast = zext i31 %kernel4_sum7 to i64" [conv.cpp:32]   --->   Operation 72 'zext' 'kernel4_sum7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32* %gmem, i64 %kernel4_sum7_cast" [conv.cpp:32]   --->   Operation 73 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 74 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv.cpp:18]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %A, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv.cpp:18]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kernel, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv.cpp:18]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv.cpp:18]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv.cpp:18]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.76ns)   --->   "br label %1" [conv.cpp:19]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 81 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%i = phi i5 [ 1, %0 ], [ %tmp_2_mid2, %.reset ]" [conv.cpp:27]   --->   Operation 82 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%j = phi i5 [ 1, %0 ], [ %j_1, %.reset ]"   --->   Operation 83 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.78ns)   --->   "%tmp = add i5 %i, -1" [conv.cpp:24]   --->   Operation 84 'add' 'tmp' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i, 1" [conv.cpp:30]   --->   Operation 85 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -348"   --->   Operation 86 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Operation 88 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %j, -5" [conv.cpp:21]   --->   Operation 90 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.21ns)   --->   "%j_mid2 = select i1 %exitcond, i5 1, i5 %j" [conv.cpp:21]   --->   Operation 91 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.21ns)   --->   "%tmp_1_mid2 = select i1 %exitcond, i5 %i, i5 %tmp" [conv.cpp:24]   --->   Operation 92 'select' 'tmp_1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.21ns)   --->   "%tmp_2_mid2 = select i1 %exitcond, i5 %i_1, i5 %i" [conv.cpp:27]   --->   Operation 93 'select' 'tmp_2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.78ns)   --->   "%i_1_mid1 = add i5 %i, 2" [conv.cpp:30]   --->   Operation 94 'add' 'i_1_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.21ns)   --->   "%tmp_4_mid2 = select i1 %exitcond, i5 %i_1_mid1, i5 %i_1" [conv.cpp:30]   --->   Operation 95 'select' 'tmp_4_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.09>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_mid2, i5 0)" [conv.cpp:24]   --->   Operation 96 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl1 = zext i10 %tmp_4 to i64" [conv.cpp:24]   --->   Operation 97 'zext' 'p_shl1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_1_mid2, i2 0)" [conv.cpp:24]   --->   Operation 98 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl2 = zext i7 %tmp_19 to i64" [conv.cpp:24]   --->   Operation 99 'zext' 'p_shl2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.73ns)   --->   "%tmp_20 = sub i64 %p_shl1, %p_shl2" [conv.cpp:24]   --->   Operation 100 'sub' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.78ns)   --->   "%tmp_5 = add i5 %j_mid2, -1" [conv.cpp:24]   --->   Operation 101 'add' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_6 = zext i5 %tmp_5 to i64" [conv.cpp:24]   --->   Operation 102 'zext' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_28 = add i64 %tmp_20, %tmp_6" [conv.cpp:24]   --->   Operation 103 'add' 'tmp_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%A2_sum = add i64 %tmp_28, %tmp_3" [conv.cpp:24]   --->   Operation 104 'add' 'A2_sum' <Predicate = (!exitcond_flatten)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32* %gmem, i64 %A2_sum" [conv.cpp:24]   --->   Operation 105 'getelementptr' 'gmem_addr_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 106 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:24]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_22 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_2_mid2, i5 0)" [conv.cpp:27]   --->   Operation 107 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl8 = zext i10 %tmp_22 to i64" [conv.cpp:27]   --->   Operation 108 'zext' 'p_shl8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_2_mid2, i2 0)" [conv.cpp:27]   --->   Operation 109 'bitconcatenate' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl9 = zext i7 %tmp_23 to i64" [conv.cpp:27]   --->   Operation 110 'zext' 'p_shl9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.73ns)   --->   "%tmp_24 = sub i64 %p_shl8, %p_shl9" [conv.cpp:27]   --->   Operation 111 'sub' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_25 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_4_mid2, i5 0)" [conv.cpp:30]   --->   Operation 112 'bitconcatenate' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl = zext i10 %tmp_25 to i64" [conv.cpp:30]   --->   Operation 113 'zext' 'p_shl' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_26 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_4_mid2, i2 0)" [conv.cpp:30]   --->   Operation 114 'bitconcatenate' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl7 = zext i7 %tmp_26 to i64" [conv.cpp:30]   --->   Operation 115 'zext' 'p_shl7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.73ns)   --->   "%tmp_27 = sub i64 %p_shl, %p_shl7" [conv.cpp:30]   --->   Operation 116 'sub' 'tmp_27' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_29 = add i64 %tmp_24, %tmp_6" [conv.cpp:27]   --->   Operation 117 'add' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%A2_sum1 = add i64 %tmp_29, %tmp_3" [conv.cpp:27]   --->   Operation 118 'add' 'A2_sum1' <Predicate = (!exitcond_flatten)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32* %gmem, i64 %A2_sum1" [conv.cpp:27]   --->   Operation 119 'getelementptr' 'gmem_addr_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_30 = add i64 %tmp_27, %tmp_6" [conv.cpp:30]   --->   Operation 120 'add' 'tmp_30' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%A2_sum2 = add i64 %tmp_30, %tmp_3" [conv.cpp:30]   --->   Operation 121 'add' 'A2_sum2' <Predicate = (!exitcond_flatten)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32* %gmem, i64 %A2_sum2" [conv.cpp:30]   --->   Operation 122 'getelementptr' 'gmem_addr_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 123 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:24]   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 124 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [conv.cpp:24]   --->   Operation 124 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_8 = zext i5 %j_mid2 to i64" [conv.cpp:25]   --->   Operation 125 'zext' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_32 = add i64 %tmp_20, %tmp_8" [conv.cpp:25]   --->   Operation 126 'add' 'tmp_32' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%A2_sum3 = add i64 %tmp_32, %tmp_3" [conv.cpp:25]   --->   Operation 127 'add' 'A2_sum3' <Predicate = (!exitcond_flatten)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32* %gmem, i64 %A2_sum3" [conv.cpp:25]   --->   Operation 128 'getelementptr' 'gmem_addr_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_33 = add i64 %tmp_24, %tmp_8" [conv.cpp:28]   --->   Operation 129 'add' 'tmp_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%A2_sum4 = add i64 %tmp_33, %tmp_3" [conv.cpp:28]   --->   Operation 130 'add' 'A2_sum4' <Predicate = (!exitcond_flatten)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32* %gmem, i64 %A2_sum4" [conv.cpp:28]   --->   Operation 131 'getelementptr' 'gmem_addr_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_34 = add i64 %tmp_27, %tmp_8" [conv.cpp:31]   --->   Operation 132 'add' 'tmp_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 133 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%A2_sum5 = add i64 %tmp_34, %tmp_3" [conv.cpp:31]   --->   Operation 133 'add' 'A2_sum5' <Predicate = (!exitcond_flatten)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32* %gmem, i64 %A2_sum5" [conv.cpp:31]   --->   Operation 134 'getelementptr' 'gmem_addr_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_mid2, 1" [conv.cpp:26]   --->   Operation 135 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %j_1 to i64" [conv.cpp:26]   --->   Operation 136 'zext' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_35 = add i64 %tmp_20, %tmp_s" [conv.cpp:26]   --->   Operation 137 'add' 'tmp_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%A2_sum6 = add i64 %tmp_35, %tmp_3" [conv.cpp:26]   --->   Operation 138 'add' 'A2_sum6' <Predicate = (!exitcond_flatten)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32* %gmem, i64 %A2_sum6" [conv.cpp:26]   --->   Operation 139 'getelementptr' 'gmem_addr_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_36 = add i64 %tmp_24, %tmp_s" [conv.cpp:29]   --->   Operation 140 'add' 'tmp_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%A2_sum7 = add i64 %tmp_36, %tmp_3" [conv.cpp:29]   --->   Operation 141 'add' 'A2_sum7' <Predicate = (!exitcond_flatten)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32* %gmem, i64 %A2_sum7" [conv.cpp:29]   --->   Operation 142 'getelementptr' 'gmem_addr_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_37 = add i64 %tmp_27, %tmp_s" [conv.cpp:32]   --->   Operation 143 'add' 'tmp_37' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%A2_sum8 = add i64 %tmp_37, %tmp_3" [conv.cpp:32]   --->   Operation 144 'add' 'A2_sum8' <Predicate = (!exitcond_flatten)> <Delay = 4.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32* %gmem, i64 %A2_sum8" [conv.cpp:32]   --->   Operation 145 'getelementptr' 'gmem_addr_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 146 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:24]   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 147 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [conv.cpp:24]   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 148 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:25]   --->   Operation 148 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 149 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:24]   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 150 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [conv.cpp:24]   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 151 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:25]   --->   Operation 151 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 152 [7/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [conv.cpp:25]   --->   Operation 152 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 153 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:24]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 154 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [conv.cpp:24]   --->   Operation 154 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 155 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:25]   --->   Operation 155 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 156 [6/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [conv.cpp:25]   --->   Operation 156 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 157 [7/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:26]   --->   Operation 157 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 158 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:24]   --->   Operation 158 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 159 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [conv.cpp:24]   --->   Operation 159 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 160 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:25]   --->   Operation 160 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 161 [5/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [conv.cpp:25]   --->   Operation 161 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 162 [6/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:26]   --->   Operation 162 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 163 [7/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:26]   --->   Operation 163 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 164 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)" [conv.cpp:24]   --->   Operation 164 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 165 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [conv.cpp:24]   --->   Operation 165 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 166 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:25]   --->   Operation 166 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 167 [4/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [conv.cpp:25]   --->   Operation 167 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 168 [5/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:26]   --->   Operation 168 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 169 [6/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:26]   --->   Operation 169 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 170 [7/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:27]   --->   Operation 170 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 171 [1/1] (8.75ns)   --->   "%gmem_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_9)" [conv.cpp:24]   --->   Operation 171 'read' 'gmem_addr_9_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 172 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [conv.cpp:24]   --->   Operation 172 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 173 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:25]   --->   Operation 173 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 174 [3/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [conv.cpp:25]   --->   Operation 174 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 175 [4/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:26]   --->   Operation 175 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 176 [5/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:26]   --->   Operation 176 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 177 [6/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:27]   --->   Operation 177 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 178 [7/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:27]   --->   Operation 178 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 179 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [conv.cpp:24]   --->   Operation 179 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 180 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)" [conv.cpp:25]   --->   Operation 180 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 181 [2/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [conv.cpp:25]   --->   Operation 181 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 182 [3/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:26]   --->   Operation 182 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 183 [4/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:26]   --->   Operation 183 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 184 [5/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:27]   --->   Operation 184 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 185 [6/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:27]   --->   Operation 185 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 186 [7/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:28]   --->   Operation 186 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 187 [1/1] (8.51ns)   --->   "%tmp_7 = mul nsw i32 %gmem_addr_read, %gmem_addr_9_read" [conv.cpp:24]   --->   Operation 187 'mul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (8.75ns)   --->   "%gmem_addr_13_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_13)" [conv.cpp:25]   --->   Operation 188 'read' 'gmem_addr_13_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 189 [1/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)" [conv.cpp:25]   --->   Operation 189 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 190 [2/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:26]   --->   Operation 190 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 191 [3/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:26]   --->   Operation 191 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 192 [4/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:27]   --->   Operation 192 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 193 [5/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:27]   --->   Operation 193 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 194 [6/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:28]   --->   Operation 194 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 195 [7/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:28]   --->   Operation 195 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 196 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [conv.cpp:25]   --->   Operation 196 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 197 [1/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)" [conv.cpp:26]   --->   Operation 197 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 198 [2/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:26]   --->   Operation 198 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 199 [3/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:27]   --->   Operation 199 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 200 [4/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:27]   --->   Operation 200 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 201 [5/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:28]   --->   Operation 201 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 202 [6/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:28]   --->   Operation 202 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 203 [7/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:29]   --->   Operation 203 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 204 [1/1] (8.51ns)   --->   "%tmp_9 = mul nsw i32 %gmem_addr_1_read, %gmem_addr_13_read" [conv.cpp:25]   --->   Operation 204 'mul' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (8.75ns)   --->   "%gmem_addr_16_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_16)" [conv.cpp:26]   --->   Operation 205 'read' 'gmem_addr_16_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 206 [1/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)" [conv.cpp:26]   --->   Operation 206 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 207 [2/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:27]   --->   Operation 207 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 208 [3/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:27]   --->   Operation 208 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 209 [4/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:28]   --->   Operation 209 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 210 [5/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:28]   --->   Operation 210 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 211 [6/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:29]   --->   Operation 211 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 212 [7/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:29]   --->   Operation 212 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 213 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_2)" [conv.cpp:26]   --->   Operation 213 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 214 [1/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)" [conv.cpp:27]   --->   Operation 214 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 215 [2/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:27]   --->   Operation 215 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 216 [3/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:28]   --->   Operation 216 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 217 [4/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:28]   --->   Operation 217 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 218 [5/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:29]   --->   Operation 218 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 219 [6/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:29]   --->   Operation 219 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 220 [7/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:30]   --->   Operation 220 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 221 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_9, %tmp_7" [conv.cpp:32]   --->   Operation 221 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 222 [1/1] (8.51ns)   --->   "%tmp_11 = mul nsw i32 %gmem_addr_2_read, %gmem_addr_16_read" [conv.cpp:26]   --->   Operation 222 'mul' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (8.75ns)   --->   "%gmem_addr_10_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_10)" [conv.cpp:27]   --->   Operation 223 'read' 'gmem_addr_10_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 224 [1/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)" [conv.cpp:27]   --->   Operation 224 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 225 [2/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:28]   --->   Operation 225 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 226 [3/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:28]   --->   Operation 226 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 227 [4/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:29]   --->   Operation 227 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 228 [5/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:29]   --->   Operation 228 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 229 [6/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:30]   --->   Operation 229 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 230 [7/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:30]   --->   Operation 230 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 231 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_3)" [conv.cpp:27]   --->   Operation 231 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 232 [1/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)" [conv.cpp:28]   --->   Operation 232 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 233 [2/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:28]   --->   Operation 233 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 234 [3/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:29]   --->   Operation 234 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 235 [4/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:29]   --->   Operation 235 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 236 [5/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:30]   --->   Operation 236 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 237 [6/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:30]   --->   Operation 237 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 238 [7/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:31]   --->   Operation 238 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 239 [1/1] (8.51ns)   --->   "%tmp_12 = mul nsw i32 %gmem_addr_3_read, %gmem_addr_10_read" [conv.cpp:27]   --->   Operation 239 'mul' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (8.75ns)   --->   "%gmem_addr_14_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_14)" [conv.cpp:28]   --->   Operation 240 'read' 'gmem_addr_14_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 241 [1/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)" [conv.cpp:28]   --->   Operation 241 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 242 [2/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:29]   --->   Operation 242 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 243 [3/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:29]   --->   Operation 243 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 244 [4/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:30]   --->   Operation 244 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 245 [5/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:30]   --->   Operation 245 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 246 [6/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:31]   --->   Operation 246 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 247 [7/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:31]   --->   Operation 247 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 248 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_4)" [conv.cpp:28]   --->   Operation 248 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 249 [1/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)" [conv.cpp:29]   --->   Operation 249 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 250 [2/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:29]   --->   Operation 250 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 251 [3/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:30]   --->   Operation 251 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 252 [4/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:30]   --->   Operation 252 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 253 [5/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:31]   --->   Operation 253 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 254 [6/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:31]   --->   Operation 254 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 255 [7/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:32]   --->   Operation 255 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_12, %tmp_11" [conv.cpp:32]   --->   Operation 256 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 257 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp2, %tmp3" [conv.cpp:32]   --->   Operation 257 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 258 [1/1] (8.51ns)   --->   "%tmp_13 = mul nsw i32 %gmem_addr_4_read, %gmem_addr_14_read" [conv.cpp:28]   --->   Operation 258 'mul' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [1/1] (8.75ns)   --->   "%gmem_addr_17_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_17)" [conv.cpp:29]   --->   Operation 259 'read' 'gmem_addr_17_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 260 [1/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)" [conv.cpp:29]   --->   Operation 260 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 261 [2/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:30]   --->   Operation 261 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 262 [3/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:30]   --->   Operation 262 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 263 [4/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:31]   --->   Operation 263 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 264 [5/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:31]   --->   Operation 264 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 265 [6/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:32]   --->   Operation 265 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 266 [7/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:32]   --->   Operation 266 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 267 [1/1] (8.75ns)   --->   "%gmem_addr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_5)" [conv.cpp:29]   --->   Operation 267 'read' 'gmem_addr_5_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 268 [1/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)" [conv.cpp:30]   --->   Operation 268 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 269 [2/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:30]   --->   Operation 269 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 270 [3/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:31]   --->   Operation 270 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 271 [4/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:31]   --->   Operation 271 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 272 [5/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:32]   --->   Operation 272 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 273 [6/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:32]   --->   Operation 273 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 274 [1/1] (8.51ns)   --->   "%tmp_14 = mul nsw i32 %gmem_addr_5_read, %gmem_addr_17_read" [conv.cpp:29]   --->   Operation 274 'mul' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (8.75ns)   --->   "%gmem_addr_11_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_11)" [conv.cpp:30]   --->   Operation 275 'read' 'gmem_addr_11_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 276 [1/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)" [conv.cpp:30]   --->   Operation 276 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 277 [2/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:31]   --->   Operation 277 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 278 [3/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:31]   --->   Operation 278 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 279 [4/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:32]   --->   Operation 279 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 280 [5/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:32]   --->   Operation 280 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 281 [1/1] (8.75ns)   --->   "%gmem_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_6)" [conv.cpp:30]   --->   Operation 281 'read' 'gmem_addr_6_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 282 [1/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)" [conv.cpp:31]   --->   Operation 282 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 283 [2/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:31]   --->   Operation 283 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 284 [3/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:32]   --->   Operation 284 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 285 [4/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:32]   --->   Operation 285 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 286 [1/1] (2.55ns)   --->   "%tmp5 = add i32 %tmp_14, %tmp_13" [conv.cpp:32]   --->   Operation 286 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 287 [1/1] (8.51ns)   --->   "%tmp_15 = mul nsw i32 %gmem_addr_6_read, %gmem_addr_11_read" [conv.cpp:30]   --->   Operation 287 'mul' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 288 [1/1] (8.75ns)   --->   "%gmem_addr_15_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_15)" [conv.cpp:31]   --->   Operation 288 'read' 'gmem_addr_15_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 289 [1/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)" [conv.cpp:31]   --->   Operation 289 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 290 [2/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:32]   --->   Operation 290 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 291 [3/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:32]   --->   Operation 291 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 292 [1/1] (8.75ns)   --->   "%gmem_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_7)" [conv.cpp:31]   --->   Operation 292 'read' 'gmem_addr_7_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 293 [1/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)" [conv.cpp:32]   --->   Operation 293 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 294 [2/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:32]   --->   Operation 294 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 295 [1/1] (8.51ns)   --->   "%tmp_16 = mul nsw i32 %gmem_addr_7_read, %gmem_addr_15_read" [conv.cpp:31]   --->   Operation 295 'mul' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 296 [1/1] (8.75ns)   --->   "%gmem_addr_18_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_18)" [conv.cpp:32]   --->   Operation 296 'read' 'gmem_addr_18_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 297 [1/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)" [conv.cpp:32]   --->   Operation 297 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 298 [1/1] (8.75ns)   --->   "%gmem_addr_8_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_8)" [conv.cpp:32]   --->   Operation 298 'read' 'gmem_addr_8_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.87>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_1_mid2_cast = zext i5 %tmp_1_mid2 to i10" [conv.cpp:33]   --->   Operation 299 'zext' 'tmp_1_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (3.36ns) (grouped into DSP with root node tmp_31)   --->   "%tmp_21 = mul i10 %tmp_1_mid2_cast, 26" [conv.cpp:33]   --->   Operation 300 'mul' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i5 %tmp_5 to i10" [conv.cpp:24]   --->   Operation 301 'zext' 'tmp_6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31 = add i10 %tmp_21, %tmp_6_cast" [conv.cpp:33]   --->   Operation 302 'add' 'tmp_31' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i10 %tmp_31 to i31" [conv.cpp:33]   --->   Operation 303 'zext' 'tmp_34_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 304 [1/1] (2.49ns)   --->   "%out6_sum = add i31 %tmp_34_cast, %tmp_3_cast" [conv.cpp:33]   --->   Operation 304 'add' 'out6_sum' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 305 [1/1] (8.51ns)   --->   "%tmp_17 = mul nsw i32 %gmem_addr_8_read, %gmem_addr_18_read" [conv.cpp:32]   --->   Operation 305 'mul' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 306 [1/1] (0.00ns)   --->   "%out6_sum_cast = zext i31 %out6_sum to i64" [conv.cpp:33]   --->   Operation 306 'zext' 'out6_sum_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 307 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32* %gmem, i64 %out6_sum_cast" [conv.cpp:33]   --->   Operation 307 'getelementptr' 'gmem_addr_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_17, %tmp_16" [conv.cpp:32]   --->   Operation 308 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 309 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp_15, %tmp7" [conv.cpp:32]   --->   Operation 309 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp5, %tmp6" [conv.cpp:32]   --->   Operation 310 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 311 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_18 = add i32 %tmp1, %tmp4" [conv.cpp:32]   --->   Operation 311 'add' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 312 [1/1] (8.75ns)   --->   "%gmem_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)" [conv.cpp:33]   --->   Operation 312 'writereq' 'gmem_addr_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 313 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_12, i32 %tmp_18, i4 -1)" [conv.cpp:33]   --->   Operation 313 'write' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 314 [5/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_12)" [conv.cpp:33]   --->   Operation 314 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 315 [4/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_12)" [conv.cpp:33]   --->   Operation 315 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 316 [3/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_12)" [conv.cpp:33]   --->   Operation 316 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 317 [2/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_12)" [conv.cpp:33]   --->   Operation 317 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"   --->   Operation 318 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind" [conv.cpp:22]   --->   Operation 319 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind" [conv.cpp:22]   --->   Operation 320 'specregionbegin' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:23]   --->   Operation 321 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 322 [1/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_12)" [conv.cpp:33]   --->   Operation 322 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 323 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_10) nounwind" [conv.cpp:34]   --->   Operation 323 'specregionend' 'empty_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 324 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:21]   --->   Operation 324 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 37 <SV = 2> <Delay = 0.00>
ST_37 : Operation 325 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:36]   --->   Operation 325 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_read            (read             ) [ 00000000000000000000000000000000000000]
kernel_read         (read             ) [ 00000000000000000000000000000000000000]
A_read              (read             ) [ 00000000000000000000000000000000000000]
tmp_1               (partselect       ) [ 00000000000000000000000000000000000000]
tmp_3_cast          (zext             ) [ 00111111111111111111111111111111111110]
kernel3             (partselect       ) [ 00000000000000000000000000000000000000]
tmp_2               (zext             ) [ 00000000000000000000000000000000000000]
tmp_19_cast         (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 00111111111111111111111111111111111110]
A1                  (partselect       ) [ 00000000000000000000000000000000000000]
tmp_3               (zext             ) [ 00111111111111111111111111111111111110]
StgValue_49         (specbitsmap      ) [ 00000000000000000000000000000000000000]
kernel4_sum         (add              ) [ 00000000000000000000000000000000000000]
kernel4_sum_cast    (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr_1         (getelementptr    ) [ 00111111111111111111111111111111111110]
kernel4_sum1        (add              ) [ 00000000000000000000000000000000000000]
kernel4_sum1_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr_2         (getelementptr    ) [ 00111111111111111111111111111111111110]
kernel4_sum2        (add              ) [ 00000000000000000000000000000000000000]
kernel4_sum2_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr_3         (getelementptr    ) [ 00111111111111111111111111111111111110]
kernel4_sum3        (add              ) [ 00000000000000000000000000000000000000]
kernel4_sum3_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr_4         (getelementptr    ) [ 00111111111111111111111111111111111110]
kernel4_sum4        (add              ) [ 00000000000000000000000000000000000000]
kernel4_sum4_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr_5         (getelementptr    ) [ 00111111111111111111111111111111111110]
kernel4_sum5        (add              ) [ 00000000000000000000000000000000000000]
kernel4_sum5_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr_6         (getelementptr    ) [ 00111111111111111111111111111111111110]
kernel4_sum6        (add              ) [ 00000000000000000000000000000000000000]
kernel4_sum6_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr_7         (getelementptr    ) [ 00111111111111111111111111111111111110]
kernel4_sum7        (add              ) [ 00000000000000000000000000000000000000]
kernel4_sum7_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr_8         (getelementptr    ) [ 00111111111111111111111111111111111110]
StgValue_74         (spectopmodule    ) [ 00000000000000000000000000000000000000]
StgValue_75         (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_76         (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_77         (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_78         (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_79         (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_80         (br               ) [ 01111111111111111111111111111111111110]
indvar_flatten      (phi              ) [ 00100000000000000000000000000000000000]
i                   (phi              ) [ 00100000000000000000000000000000000000]
j                   (phi              ) [ 00100000000000000000000000000000000000]
tmp                 (add              ) [ 00000000000000000000000000000000000000]
i_1                 (add              ) [ 00000000000000000000000000000000000000]
exitcond_flatten    (icmp             ) [ 00111111111111111111111111111111111110]
empty               (speclooptripcount) [ 00000000000000000000000000000000000000]
indvar_flatten_next (add              ) [ 01111111111111111111111111111111111110]
StgValue_89         (br               ) [ 00000000000000000000000000000000000000]
exitcond            (icmp             ) [ 00000000000000000000000000000000000000]
j_mid2              (select           ) [ 00011100000000000000000000000000000000]
tmp_1_mid2          (select           ) [ 00111111111111111111111111111100000000]
tmp_2_mid2          (select           ) [ 01111111111111111111111111111111111110]
i_1_mid1            (add              ) [ 00000000000000000000000000000000000000]
tmp_4_mid2          (select           ) [ 00011100000000000000000000000000000000]
tmp_4               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl1              (zext             ) [ 00000000000000000000000000000000000000]
tmp_19              (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl2              (zext             ) [ 00000000000000000000000000000000000000]
tmp_20              (sub              ) [ 00001100000000000000000000000000000000]
tmp_5               (add              ) [ 00111111111111111111111111111100000000]
tmp_6               (zext             ) [ 00001100000000000000000000000000000000]
tmp_28              (add              ) [ 00000000000000000000000000000000000000]
A2_sum              (add              ) [ 00000000000000000000000000000000000000]
gmem_addr_9         (getelementptr    ) [ 00001111111100000000000000000000000000]
tmp_22              (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl8              (zext             ) [ 00000000000000000000000000000000000000]
tmp_23              (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl9              (zext             ) [ 00000000000000000000000000000000000000]
tmp_24              (sub              ) [ 00000000000000000000000000000000000000]
tmp_25              (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl               (zext             ) [ 00000000000000000000000000000000000000]
tmp_26              (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl7              (zext             ) [ 00000000000000000000000000000000000000]
tmp_27              (sub              ) [ 00000000000000000000000000000000000000]
tmp_29              (add              ) [ 00000000000000000000000000000000000000]
A2_sum1             (add              ) [ 00000000000000000000000000000000000000]
gmem_addr_10        (getelementptr    ) [ 00000011111111111100000000000000000000]
tmp_30              (add              ) [ 00000000000000000000000000000000000000]
A2_sum2             (add              ) [ 00000000000000000000000000000000000000]
gmem_addr_11        (getelementptr    ) [ 00111111111111111111111100000000000000]
tmp_8               (zext             ) [ 00000000000000000000000000000000000000]
tmp_32              (add              ) [ 00000000000000000000000000000000000000]
A2_sum3             (add              ) [ 00000000000000000000000000000000000000]
gmem_addr_13        (getelementptr    ) [ 00000011111111000000000000000000000000]
tmp_33              (add              ) [ 00000000000000000000000000000000000000]
A2_sum4             (add              ) [ 00000000000000000000000000000000000000]
gmem_addr_14        (getelementptr    ) [ 00000011111111111111000000000000000000]
tmp_34              (add              ) [ 00000000000000000000000000000000000000]
A2_sum5             (add              ) [ 00000000000000000000000000000000000000]
gmem_addr_15        (getelementptr    ) [ 00111111111111111111111111000000000000]
j_1                 (add              ) [ 01111111111111111111111111111111111110]
tmp_s               (zext             ) [ 00000000000000000000000000000000000000]
tmp_35              (add              ) [ 00000000000000000000000000000000000000]
A2_sum6             (add              ) [ 00000000000000000000000000000000000000]
gmem_addr_16        (getelementptr    ) [ 00000011111111110000000000000000000000]
tmp_36              (add              ) [ 00000000000000000000000000000000000000]
A2_sum7             (add              ) [ 00000000000000000000000000000000000000]
gmem_addr_17        (getelementptr    ) [ 00110011111111111111110000000000000000]
tmp_37              (add              ) [ 00000000000000000000000000000000000000]
A2_sum8             (add              ) [ 00000000000000000000000000000000000000]
gmem_addr_18        (getelementptr    ) [ 00111111111111111111111111110000000000]
gmem_load_req       (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_9_read    (read             ) [ 00000000000011000000000000000000000000]
gmem_load_1_req     (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_read      (read             ) [ 00000000000001000000000000000000000000]
gmem_load_2_req     (readreq          ) [ 00000000000000000000000000000000000000]
tmp_7               (mul              ) [ 00000000000000111000000000000000000000]
gmem_addr_13_read   (read             ) [ 00000000000000110000000000000000000000]
gmem_load_3_req     (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_1_read    (read             ) [ 00000000000000010000000000000000000000]
gmem_load_4_req     (readreq          ) [ 00000000000000000000000000000000000000]
tmp_9               (mul              ) [ 00000000000000001000000000000000000000]
gmem_addr_16_read   (read             ) [ 00000000000000001100000000000000000000]
gmem_load_5_req     (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_2_read    (read             ) [ 00000000000000000100000000000000000000]
gmem_load_6_req     (readreq          ) [ 00000000000000000000000000000000000000]
tmp2                (add              ) [ 00100000000000000111100000000000000000]
tmp_11              (mul              ) [ 00100000000000000011100000000000000000]
gmem_addr_10_read   (read             ) [ 00000000000000000011000000000000000000]
gmem_load_7_req     (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_3_read    (read             ) [ 00000000000000000001000000000000000000]
gmem_load_8_req     (readreq          ) [ 00000000000000000000000000000000000000]
tmp_12              (mul              ) [ 00100000000000000000100000000000000000]
gmem_addr_14_read   (read             ) [ 00110000000000000000110000000000000000]
gmem_load_9_req     (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_4_read    (read             ) [ 00010000000000000000010000000000000000]
gmem_load_10_req    (readreq          ) [ 00000000000000000000000000000000000000]
tmp3                (add              ) [ 00000000000000000000000000000000000000]
tmp1                (add              ) [ 00011111111110000000011111111110000000]
tmp_13              (mul              ) [ 00001110000000000000001110000000000000]
gmem_addr_17_read   (read             ) [ 00001100000000000000001100000000000000]
gmem_load_11_req    (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_5_read    (read             ) [ 00000100000000000000000100000000000000]
gmem_load_12_req    (readreq          ) [ 00000000000000000000000000000000000000]
tmp_14              (mul              ) [ 00000010000000000000000010000000000000]
gmem_addr_11_read   (read             ) [ 00000011000000000000000011000000000000]
gmem_load_13_req    (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_6_read    (read             ) [ 00000001000000000000000001000000000000]
gmem_load_14_req    (readreq          ) [ 00000000000000000000000000000000000000]
tmp5                (add              ) [ 00000001111110000000000001111110000000]
tmp_15              (mul              ) [ 00000000111110000000000000111110000000]
gmem_addr_15_read   (read             ) [ 00000000110000000000000000110000000000]
gmem_load_15_req    (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_7_read    (read             ) [ 00000000010000000000000000010000000000]
gmem_load_16_req    (readreq          ) [ 00000000000000000000000000000000000000]
tmp_16              (mul              ) [ 00000000001110000000000000001110000000]
gmem_addr_18_read   (read             ) [ 00000000001100000000000000001100000000]
gmem_load_17_req    (readreq          ) [ 00000000000000000000000000000000000000]
gmem_addr_8_read    (read             ) [ 00000000000100000000000000000100000000]
tmp_1_mid2_cast     (zext             ) [ 00000000000000000000000000000000000000]
tmp_21              (mul              ) [ 00000000000000000000000000000000000000]
tmp_6_cast          (zext             ) [ 00000000000000000000000000000000000000]
tmp_31              (add              ) [ 00000000000000000000000000000000000000]
tmp_34_cast         (zext             ) [ 00000000000000000000000000000000000000]
out6_sum            (add              ) [ 00000000000010000000000000000010000000]
tmp_17              (mul              ) [ 00000000000010000000000000000010000000]
out6_sum_cast       (zext             ) [ 00000000000000000000000000000000000000]
gmem_addr_12        (getelementptr    ) [ 00000000000001111110000000000001111110]
tmp7                (add              ) [ 00000000000000000000000000000000000000]
tmp6                (add              ) [ 00000000000000000000000000000000000000]
tmp4                (add              ) [ 00000000000000000000000000000000000000]
tmp_18              (add              ) [ 00000000000001000000000000000001000000]
gmem_addr_12_req    (writereq         ) [ 00000000000000000000000000000000000000]
StgValue_313        (write            ) [ 00000000000000000000000000000000000000]
StgValue_318        (specloopname     ) [ 00000000000000000000000000000000000000]
StgValue_319        (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_10              (specregionbegin  ) [ 00000000000000000000000000000000000000]
StgValue_321        (specpipeline     ) [ 00000000000000000000000000000000000000]
gmem_addr_12_resp   (writeresp        ) [ 00000000000000000000000000000000000000]
empty_4             (specregionend    ) [ 00000000000000000000000000000000000000]
StgValue_324        (br               ) [ 01111111111111111111111111111111111110]
StgValue_325        (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="out_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="kernel_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="A_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_readreq_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="4"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_readreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_readreq_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="6"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_readreq_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="3"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_readreq_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="8"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="5"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/10 "/>
</bind>
</comp>

<comp id="189" class="1004" name="gmem_addr_9_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="8"/>
<pin id="192" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_9_read/11 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_readreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="10"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_7_req/11 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="11"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_readreq_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="7"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_8_req/12 "/>
</bind>
</comp>

<comp id="213" class="1004" name="gmem_addr_13_read_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="8"/>
<pin id="216" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_13_read/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="12"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_9_req/13 "/>
</bind>
</comp>

<comp id="225" class="1004" name="gmem_addr_1_read_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="13"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_readreq_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="9"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_10_req/14 "/>
</bind>
</comp>

<comp id="237" class="1004" name="gmem_addr_16_read_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="10"/>
<pin id="240" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_16_read/15 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_readreq_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="14"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_11_req/15 "/>
</bind>
</comp>

<comp id="249" class="1004" name="gmem_addr_2_read_read_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="15"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/16 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_readreq_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="11"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_12_req/16 "/>
</bind>
</comp>

<comp id="261" class="1004" name="gmem_addr_10_read_read_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="12"/>
<pin id="264" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_10_read/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_readreq_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="16"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_13_req/17 "/>
</bind>
</comp>

<comp id="273" class="1004" name="gmem_addr_3_read_read_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="17"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/18 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_readreq_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="13"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_14_req/18 "/>
</bind>
</comp>

<comp id="285" class="1004" name="gmem_addr_14_read_read_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="14"/>
<pin id="288" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_14_read/19 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_readreq_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="18"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_15_req/19 "/>
</bind>
</comp>

<comp id="297" class="1004" name="gmem_addr_4_read_read_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="19"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/20 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_readreq_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="15"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_16_req/20 "/>
</bind>
</comp>

<comp id="309" class="1004" name="gmem_addr_17_read_read_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="16"/>
<pin id="312" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_17_read/21 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_readreq_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="20"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_17_req/21 "/>
</bind>
</comp>

<comp id="321" class="1004" name="gmem_addr_5_read_read_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="21"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/22 "/>
</bind>
</comp>

<comp id="326" class="1004" name="gmem_addr_11_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="18"/>
<pin id="329" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_11_read/23 "/>
</bind>
</comp>

<comp id="331" class="1004" name="gmem_addr_6_read_read_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="23"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/24 "/>
</bind>
</comp>

<comp id="336" class="1004" name="gmem_addr_15_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="20"/>
<pin id="339" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_15_read/25 "/>
</bind>
</comp>

<comp id="341" class="1004" name="gmem_addr_7_read_read_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="25"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_7_read/26 "/>
</bind>
</comp>

<comp id="346" class="1004" name="gmem_addr_18_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="22"/>
<pin id="349" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_18_read/27 "/>
</bind>
</comp>

<comp id="351" class="1004" name="gmem_addr_8_read_read_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="27"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_8_read/28 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_writeresp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_12_req/30 gmem_addr_12_resp/32 "/>
</bind>
</comp>

<comp id="363" class="1004" name="StgValue_313_write_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="0" index="2" bw="32" slack="1"/>
<pin id="367" dir="0" index="3" bw="1" slack="0"/>
<pin id="368" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_313/31 "/>
</bind>
</comp>

<comp id="372" class="1005" name="indvar_flatten_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="1"/>
<pin id="374" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="indvar_flatten_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="10" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="5" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="j_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="1"/>
<pin id="396" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="j_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="5" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="30" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="3" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_3_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="30" slack="0"/>
<pin id="417" dir="1" index="1" bw="31" slack="28"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="kernel3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="30" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="3" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="kernel3/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="30" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_19_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="30" slack="0"/>
<pin id="435" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="gmem_addr_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="30" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="A1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="30" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="3" slack="0"/>
<pin id="447" dir="0" index="3" bw="6" slack="0"/>
<pin id="448" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="A1/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="30" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="kernel4_sum_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="30" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel4_sum/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="kernel4_sum_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="31" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel4_sum_cast/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="gmem_addr_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="31" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="kernel4_sum1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="30" slack="0"/>
<pin id="475" dir="0" index="1" bw="3" slack="0"/>
<pin id="476" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel4_sum1/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="kernel4_sum1_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="31" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel4_sum1_cast/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="gmem_addr_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="31" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="kernel4_sum2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="30" slack="0"/>
<pin id="491" dir="0" index="1" bw="3" slack="0"/>
<pin id="492" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel4_sum2/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="kernel4_sum2_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="31" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel4_sum2_cast/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="gmem_addr_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="31" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="kernel4_sum3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="30" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel4_sum3/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="kernel4_sum3_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="31" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel4_sum3_cast/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="gmem_addr_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="31" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="kernel4_sum4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="30" slack="0"/>
<pin id="523" dir="0" index="1" bw="4" slack="0"/>
<pin id="524" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel4_sum4/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="kernel4_sum4_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="31" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel4_sum4_cast/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="gmem_addr_5_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="31" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="kernel4_sum5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="30" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel4_sum5/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="kernel4_sum5_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="31" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel4_sum5_cast/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="gmem_addr_6_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="31" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="kernel4_sum6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="30" slack="0"/>
<pin id="555" dir="0" index="1" bw="4" slack="0"/>
<pin id="556" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel4_sum6/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="kernel4_sum6_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="31" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel4_sum6_cast/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="gmem_addr_7_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="31" slack="0"/>
<pin id="566" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="kernel4_sum7_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="30" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel4_sum7/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="kernel4_sum7_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="31" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel4_sum7_cast/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="gmem_addr_8_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="31" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="i_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="exitcond_flatten_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="0"/>
<pin id="599" dir="0" index="1" bw="10" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="indvar_flatten_next_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="exitcond_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="0" index="1" bw="4" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="j_mid2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_1_mid2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="0"/>
<pin id="626" dir="0" index="2" bw="5" slack="0"/>
<pin id="627" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_2_mid2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="5" slack="0"/>
<pin id="634" dir="0" index="2" bw="5" slack="0"/>
<pin id="635" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid2/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="i_1_mid1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="0" index="1" bw="3" slack="0"/>
<pin id="642" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_mid1/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_4_mid2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="5" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="0" index="1" bw="5" slack="1"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_shl1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_19_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="5" slack="1"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="p_shl2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="0"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_20_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="0" index="1" bw="7" slack="0"/>
<pin id="678" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_5_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="1"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_6_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_28_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="11" slack="0"/>
<pin id="692" dir="0" index="1" bw="5" slack="0"/>
<pin id="693" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="A2_sum_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="13" slack="0"/>
<pin id="698" dir="0" index="1" bw="30" slack="2"/>
<pin id="699" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="gmem_addr_9_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_9/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_22_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="0"/>
<pin id="709" dir="0" index="1" bw="5" slack="3"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="p_shl8_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_23_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="0"/>
<pin id="720" dir="0" index="1" bw="5" slack="3"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_shl9_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_24_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="0"/>
<pin id="731" dir="0" index="1" bw="7" slack="0"/>
<pin id="732" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_25_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="3"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_shl_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_26_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="7" slack="0"/>
<pin id="748" dir="0" index="1" bw="5" slack="3"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_shl7_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_27_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="0"/>
<pin id="759" dir="0" index="1" bw="7" slack="0"/>
<pin id="760" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_29_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="11" slack="0"/>
<pin id="765" dir="0" index="1" bw="5" slack="2"/>
<pin id="766" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="A2_sum1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="13" slack="0"/>
<pin id="770" dir="0" index="1" bw="30" slack="4"/>
<pin id="771" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum1/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="gmem_addr_10_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_10/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_30_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="11" slack="0"/>
<pin id="781" dir="0" index="1" bw="5" slack="2"/>
<pin id="782" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="A2_sum2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="13" slack="0"/>
<pin id="786" dir="0" index="1" bw="30" slack="4"/>
<pin id="787" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum2/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="gmem_addr_11_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_11/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_8_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="3"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_32_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="11" slack="2"/>
<pin id="800" dir="0" index="1" bw="5" slack="0"/>
<pin id="801" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="A2_sum3_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="13" slack="0"/>
<pin id="805" dir="0" index="1" bw="30" slack="4"/>
<pin id="806" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum3/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="gmem_addr_13_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_13/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_33_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="11" slack="0"/>
<pin id="816" dir="0" index="1" bw="5" slack="0"/>
<pin id="817" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="A2_sum4_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="13" slack="0"/>
<pin id="822" dir="0" index="1" bw="30" slack="4"/>
<pin id="823" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum4/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="gmem_addr_14_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_14/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_34_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="11" slack="0"/>
<pin id="833" dir="0" index="1" bw="5" slack="0"/>
<pin id="834" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="A2_sum5_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="13" slack="0"/>
<pin id="839" dir="0" index="1" bw="30" slack="4"/>
<pin id="840" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum5/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="gmem_addr_15_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_15/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="j_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="3"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_s_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_35_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="11" slack="2"/>
<pin id="859" dir="0" index="1" bw="5" slack="0"/>
<pin id="860" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="A2_sum6_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="13" slack="0"/>
<pin id="864" dir="0" index="1" bw="30" slack="4"/>
<pin id="865" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum6/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="gmem_addr_16_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_16/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_36_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="11" slack="0"/>
<pin id="875" dir="0" index="1" bw="5" slack="0"/>
<pin id="876" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="A2_sum7_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="13" slack="0"/>
<pin id="881" dir="0" index="1" bw="30" slack="4"/>
<pin id="882" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum7/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="gmem_addr_17_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_17/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_37_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="11" slack="0"/>
<pin id="892" dir="0" index="1" bw="5" slack="0"/>
<pin id="893" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="A2_sum8_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="13" slack="0"/>
<pin id="898" dir="0" index="1" bw="30" slack="4"/>
<pin id="899" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A2_sum8/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="gmem_addr_18_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_18/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_7_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="0" index="1" bw="32" slack="2"/>
<pin id="910" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_9_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="0" index="1" bw="32" slack="2"/>
<pin id="914" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9/15 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="0" index="1" bw="32" slack="3"/>
<pin id="918" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/16 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_11_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="0" index="1" bw="32" slack="2"/>
<pin id="922" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11/17 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_12_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="0" index="1" bw="32" slack="2"/>
<pin id="926" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="0" index="1" bw="32" slack="3"/>
<pin id="930" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/20 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="4"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/20 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_13_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="0" index="1" bw="32" slack="2"/>
<pin id="939" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/21 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_14_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="0" index="1" bw="32" slack="2"/>
<pin id="943" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_14/23 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp5_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="0" index="1" bw="32" slack="3"/>
<pin id="947" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/24 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_15_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="0" index="1" bw="32" slack="2"/>
<pin id="951" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/25 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_16_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="1"/>
<pin id="954" dir="0" index="1" bw="32" slack="2"/>
<pin id="955" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_16/27 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_1_mid2_cast_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="27"/>
<pin id="958" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_mid2_cast/29 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_6_cast_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="26"/>
<pin id="961" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/29 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_34_cast_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="10" slack="0"/>
<pin id="964" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/29 "/>
</bind>
</comp>

<comp id="965" class="1004" name="out6_sum_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="0"/>
<pin id="967" dir="0" index="1" bw="30" slack="28"/>
<pin id="968" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out6_sum/29 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_17_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="0" index="1" bw="32" slack="2"/>
<pin id="973" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_17/29 "/>
</bind>
</comp>

<comp id="974" class="1004" name="out6_sum_cast_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="31" slack="1"/>
<pin id="976" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out6_sum_cast/30 "/>
</bind>
</comp>

<comp id="977" class="1004" name="gmem_addr_12_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="0" index="1" bw="31" slack="0"/>
<pin id="980" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_12/30 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp7_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="0" index="1" bw="32" slack="3"/>
<pin id="987" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/30 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp6_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="5"/>
<pin id="990" dir="0" index="1" bw="32" slack="0"/>
<pin id="991" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/30 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp4_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="6"/>
<pin id="995" dir="0" index="1" bw="32" slack="0"/>
<pin id="996" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/30 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_18_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="10"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/30 "/>
</bind>
</comp>

<comp id="1003" class="1007" name="grp_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="5" slack="0"/>
<pin id="1005" dir="0" index="1" bw="10" slack="0"/>
<pin id="1006" dir="0" index="2" bw="5" slack="0"/>
<pin id="1007" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_21/29 tmp_31/29 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="tmp_3_cast_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="31" slack="28"/>
<pin id="1014" dir="1" index="1" bw="31" slack="28"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="1017" class="1005" name="gmem_addr_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="4"/>
<pin id="1019" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_3_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="64" slack="2"/>
<pin id="1025" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="gmem_addr_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="6"/>
<pin id="1038" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="gmem_addr_2_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="8"/>
<pin id="1044" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="gmem_addr_3_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="10"/>
<pin id="1050" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="gmem_addr_4_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="12"/>
<pin id="1056" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="gmem_addr_5_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="14"/>
<pin id="1062" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="gmem_addr_6_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="16"/>
<pin id="1068" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="gmem_addr_7_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="18"/>
<pin id="1074" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="gmem_addr_8_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="20"/>
<pin id="1080" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="exitcond_flatten_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="1"/>
<pin id="1086" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1088" class="1005" name="indvar_flatten_next_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="0"/>
<pin id="1090" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1093" class="1005" name="j_mid2_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="5" slack="1"/>
<pin id="1095" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_1_mid2_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="5" slack="1"/>
<pin id="1102" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_mid2 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_2_mid2_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="5" slack="0"/>
<pin id="1109" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_mid2 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="tmp_4_mid2_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="5" slack="3"/>
<pin id="1116" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4_mid2 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_20_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="64" slack="2"/>
<pin id="1122" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_5_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="26"/>
<pin id="1128" dir="1" index="1" bw="5" slack="26"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="tmp_6_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="64" slack="2"/>
<pin id="1133" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="gmem_addr_9_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_9 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="gmem_addr_10_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="5"/>
<pin id="1145" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_10 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="gmem_addr_11_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="11"/>
<pin id="1151" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="gmem_addr_11 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="gmem_addr_13_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="1"/>
<pin id="1157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_13 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="gmem_addr_14_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="7"/>
<pin id="1163" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_14 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="gmem_addr_15_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="13"/>
<pin id="1169" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="gmem_addr_15 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="j_1_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="5" slack="1"/>
<pin id="1175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="gmem_addr_16_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="3"/>
<pin id="1180" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_16 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="gmem_addr_17_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="9"/>
<pin id="1186" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem_addr_17 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="gmem_addr_18_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="15"/>
<pin id="1192" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="gmem_addr_18 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="gmem_addr_9_read_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="2"/>
<pin id="1198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_9_read "/>
</bind>
</comp>

<comp id="1201" class="1005" name="gmem_addr_read_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp_7_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="3"/>
<pin id="1208" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="gmem_addr_13_read_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="2"/>
<pin id="1213" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_13_read "/>
</bind>
</comp>

<comp id="1216" class="1005" name="gmem_addr_1_read_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="1"/>
<pin id="1218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_9_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="gmem_addr_16_read_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="2"/>
<pin id="1228" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_16_read "/>
</bind>
</comp>

<comp id="1231" class="1005" name="gmem_addr_2_read_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1236" class="1005" name="tmp2_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="4"/>
<pin id="1238" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="tmp_11_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="3"/>
<pin id="1243" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="gmem_addr_10_read_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="2"/>
<pin id="1248" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_10_read "/>
</bind>
</comp>

<comp id="1251" class="1005" name="gmem_addr_3_read_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_12_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="gmem_addr_14_read_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="2"/>
<pin id="1263" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_14_read "/>
</bind>
</comp>

<comp id="1266" class="1005" name="gmem_addr_4_read_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="10"/>
<pin id="1273" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_13_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="3"/>
<pin id="1278" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="gmem_addr_17_read_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="2"/>
<pin id="1283" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_17_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="gmem_addr_5_read_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="1291" class="1005" name="tmp_14_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="gmem_addr_11_read_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="2"/>
<pin id="1298" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_11_read "/>
</bind>
</comp>

<comp id="1301" class="1005" name="gmem_addr_6_read_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="1"/>
<pin id="1303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

<comp id="1306" class="1005" name="tmp5_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="6"/>
<pin id="1308" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_15_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="5"/>
<pin id="1313" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="gmem_addr_15_read_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="2"/>
<pin id="1318" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_15_read "/>
</bind>
</comp>

<comp id="1321" class="1005" name="gmem_addr_7_read_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="1"/>
<pin id="1323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7_read "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_16_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="3"/>
<pin id="1328" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="gmem_addr_18_read_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="2"/>
<pin id="1333" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_18_read "/>
</bind>
</comp>

<comp id="1336" class="1005" name="gmem_addr_8_read_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8_read "/>
</bind>
</comp>

<comp id="1341" class="1005" name="out6_sum_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="31" slack="1"/>
<pin id="1343" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="out6_sum "/>
</bind>
</comp>

<comp id="1346" class="1005" name="tmp_17_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="1"/>
<pin id="1348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="gmem_addr_12_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_12 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="tmp_18_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="94" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="96" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="94" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="96" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="94" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="96" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="94" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="94" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="96" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="94" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="96" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="94" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="96" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="98" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="94" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="96" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="98" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="94" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="96" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="98" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="94" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="96" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="98" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="94" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="96" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="98" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="94" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="96" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="98" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="94" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="96" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="98" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="94" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="96" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="98" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="94" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="96" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="94" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="96" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="98" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="94" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="96" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="98" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="94" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="96" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="98" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="98" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="98" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="98" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="98" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="98" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="98" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="102" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="96" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="104" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="106" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="371"><net_src comp="108" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="375"><net_src comp="68" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="411"><net_src comp="10" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="122" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="14" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="418"><net_src comp="405" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="10" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="128" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="12" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="14" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="432"><net_src comp="419" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="419" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="0" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="429" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="10" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="134" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="12" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="14" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="456"><net_src comp="443" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="433" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="18" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="0" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="433" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="20" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="0" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="433" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="22" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="0" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="433" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="24" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="0" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="433" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="26" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="0" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="433" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="28" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="0" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="433" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="30" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="0" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="433" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="32" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="0" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="387" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="72" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="387" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="70" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="376" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="74" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="376" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="80" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="398" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="82" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="70" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="398" pin="4"/><net_sink comp="615" pin=2"/></net>

<net id="628"><net_src comp="609" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="387" pin="4"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="585" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="609" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="591" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="387" pin="4"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="387" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="84" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="609" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="591" pin="2"/><net_sink comp="645" pin=2"/></net>

<net id="658"><net_src comp="86" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="88" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="663"><net_src comp="653" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="90" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="92" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="674"><net_src comp="664" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="660" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="671" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="72" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="675" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="0" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="712"><net_src comp="86" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="88" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="717"><net_src comp="707" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="90" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="92" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="718" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="714" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="86" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="88" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="745"><net_src comp="735" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="90" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="92" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="756"><net_src comp="746" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="742" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="729" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="0" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="768" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="757" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="0" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="802"><net_src comp="795" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="0" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="729" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="795" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="0" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="757" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="795" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="0" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="837" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="70" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="848" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="0" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="862" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="729" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="853" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="0" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="757" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="853" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="0" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="896" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="935"><net_src comp="927" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="969"><net_src comp="962" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="981"><net_src comp="0" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="974" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="983"><net_src comp="977" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="992"><net_src comp="984" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="988" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="993" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="956" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="100" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="959" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1011"><net_src comp="1003" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="1015"><net_src comp="415" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1020"><net_src comp="437" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1026"><net_src comp="453" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1030"><net_src comp="1023" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1031"><net_src comp="1023" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1032"><net_src comp="1023" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1033"><net_src comp="1023" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1034"><net_src comp="1023" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1035"><net_src comp="1023" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1039"><net_src comp="467" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1045"><net_src comp="483" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1051"><net_src comp="499" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1057"><net_src comp="515" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1063"><net_src comp="531" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1069"><net_src comp="547" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1075"><net_src comp="563" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1081"><net_src comp="579" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1087"><net_src comp="597" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="603" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1096"><net_src comp="615" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1099"><net_src comp="1093" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1103"><net_src comp="623" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1110"><net_src comp="631" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1113"><net_src comp="1107" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1117"><net_src comp="645" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1123"><net_src comp="675" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1129"><net_src comp="681" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1134"><net_src comp="686" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1140"><net_src comp="701" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="1146"><net_src comp="773" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1152"><net_src comp="789" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1158"><net_src comp="808" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="1164"><net_src comp="825" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1170"><net_src comp="842" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1176"><net_src comp="848" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1181"><net_src comp="867" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1187"><net_src comp="884" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1193"><net_src comp="901" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1199"><net_src comp="189" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1204"><net_src comp="201" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1209"><net_src comp="907" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1214"><net_src comp="213" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1219"><net_src comp="225" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1224"><net_src comp="911" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1229"><net_src comp="237" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1234"><net_src comp="249" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1239"><net_src comp="915" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1244"><net_src comp="919" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1249"><net_src comp="261" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1254"><net_src comp="273" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1259"><net_src comp="923" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1264"><net_src comp="285" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1269"><net_src comp="297" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1274"><net_src comp="931" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1279"><net_src comp="936" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1284"><net_src comp="309" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1289"><net_src comp="321" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1294"><net_src comp="940" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1299"><net_src comp="326" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1304"><net_src comp="331" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1309"><net_src comp="944" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1314"><net_src comp="948" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1319"><net_src comp="336" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1324"><net_src comp="341" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1329"><net_src comp="952" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1334"><net_src comp="346" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1339"><net_src comp="351" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1344"><net_src comp="965" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1349"><net_src comp="970" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1354"><net_src comp="977" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1360"><net_src comp="998" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="363" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {30 31 32 33 34 35 36 }
 - Input state : 
	Port: conv : gmem | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
	Port: conv : A | {1 }
	Port: conv : kernel | {1 }
	Port: conv : out_r | {1 }
  - Chain level:
	State 1
		tmp_3_cast : 1
		tmp_2 : 1
		tmp_19_cast : 1
		gmem_addr : 2
		tmp_3 : 1
		kernel4_sum : 2
		kernel4_sum_cast : 3
		gmem_addr_1 : 4
		kernel4_sum1 : 2
		kernel4_sum1_cast : 3
		gmem_addr_2 : 4
		kernel4_sum2 : 2
		kernel4_sum2_cast : 3
		gmem_addr_3 : 4
		kernel4_sum3 : 2
		kernel4_sum3_cast : 3
		gmem_addr_4 : 4
		kernel4_sum4 : 2
		kernel4_sum4_cast : 3
		gmem_addr_5 : 4
		kernel4_sum5 : 2
		kernel4_sum5_cast : 3
		gmem_addr_6 : 4
		kernel4_sum6 : 2
		kernel4_sum6_cast : 3
		gmem_addr_7 : 4
		kernel4_sum7 : 2
		kernel4_sum7_cast : 3
		gmem_addr_8 : 4
	State 2
		tmp : 1
		i_1 : 1
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_89 : 2
		exitcond : 1
		j_mid2 : 2
		tmp_1_mid2 : 2
		tmp_2_mid2 : 2
		i_1_mid1 : 1
		tmp_4_mid2 : 2
	State 3
		p_shl1 : 1
		p_shl2 : 1
		tmp_20 : 2
		tmp_6 : 1
		tmp_28 : 3
		A2_sum : 4
		gmem_addr_9 : 5
	State 4
	State 5
		p_shl8 : 1
		p_shl9 : 1
		tmp_24 : 2
		p_shl : 1
		p_shl7 : 1
		tmp_27 : 2
		tmp_29 : 3
		A2_sum1 : 4
		gmem_addr_10 : 5
		tmp_30 : 3
		A2_sum2 : 4
		gmem_addr_11 : 5
		tmp_32 : 1
		A2_sum3 : 2
		gmem_addr_13 : 3
		tmp_33 : 3
		A2_sum4 : 4
		gmem_addr_14 : 5
		tmp_34 : 3
		A2_sum5 : 4
		gmem_addr_15 : 5
		tmp_s : 1
		tmp_35 : 2
		A2_sum6 : 3
		gmem_addr_16 : 4
		tmp_36 : 3
		A2_sum7 : 4
		gmem_addr_17 : 5
		tmp_37 : 3
		A2_sum8 : 4
		gmem_addr_18 : 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp1 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		tmp_21 : 1
		tmp_31 : 2
		tmp_34_cast : 3
		out6_sum : 4
	State 30
		gmem_addr_12 : 1
		tmp6 : 1
		tmp4 : 2
		tmp_18 : 3
		gmem_addr_12_req : 2
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		empty_4 : 1
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       kernel4_sum_fu_457      |    0    |    0    |    37   |
|          |      kernel4_sum1_fu_473      |    0    |    0    |    37   |
|          |      kernel4_sum2_fu_489      |    0    |    0    |    37   |
|          |      kernel4_sum3_fu_505      |    0    |    0    |    37   |
|          |      kernel4_sum4_fu_521      |    0    |    0    |    37   |
|          |      kernel4_sum5_fu_537      |    0    |    0    |    37   |
|          |      kernel4_sum6_fu_553      |    0    |    0    |    37   |
|          |      kernel4_sum7_fu_569      |    0    |    0    |    37   |
|          |           tmp_fu_585          |    0    |    0    |    15   |
|          |           i_1_fu_591          |    0    |    0    |    15   |
|          |   indvar_flatten_next_fu_603  |    0    |    0    |    14   |
|          |        i_1_mid1_fu_639        |    0    |    0    |    15   |
|          |          tmp_5_fu_681         |    0    |    0    |    15   |
|          |         tmp_28_fu_690         |    0    |    0    |    32   |
|          |         A2_sum_fu_696         |    0    |    0    |    32   |
|          |         tmp_29_fu_763         |    0    |    0    |    32   |
|          |         A2_sum1_fu_768        |    0    |    0    |    32   |
|          |         tmp_30_fu_779         |    0    |    0    |    32   |
|          |         A2_sum2_fu_784        |    0    |    0    |    32   |
|          |         tmp_32_fu_798         |    0    |    0    |    32   |
|    add   |         A2_sum3_fu_803        |    0    |    0    |    32   |
|          |         tmp_33_fu_814         |    0    |    0    |    32   |
|          |         A2_sum4_fu_820        |    0    |    0    |    32   |
|          |         tmp_34_fu_831         |    0    |    0    |    32   |
|          |         A2_sum5_fu_837        |    0    |    0    |    32   |
|          |           j_1_fu_848          |    0    |    0    |    15   |
|          |         tmp_35_fu_857         |    0    |    0    |    32   |
|          |         A2_sum6_fu_862        |    0    |    0    |    32   |
|          |         tmp_36_fu_873         |    0    |    0    |    32   |
|          |         A2_sum7_fu_879        |    0    |    0    |    32   |
|          |         tmp_37_fu_890         |    0    |    0    |    32   |
|          |         A2_sum8_fu_896        |    0    |    0    |    32   |
|          |          tmp2_fu_915          |    0    |    0    |    39   |
|          |          tmp3_fu_927          |    0    |    0    |    32   |
|          |          tmp1_fu_931          |    0    |    0    |    32   |
|          |          tmp5_fu_944          |    0    |    0    |    39   |
|          |        out6_sum_fu_965        |    0    |    0    |    37   |
|          |          tmp7_fu_984          |    0    |    0    |    32   |
|          |          tmp6_fu_988          |    0    |    0    |    32   |
|          |          tmp4_fu_993          |    0    |    0    |    32   |
|          |         tmp_18_fu_998         |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_7_fu_907         |    3    |    0    |    20   |
|          |          tmp_9_fu_911         |    3    |    0    |    20   |
|          |         tmp_11_fu_919         |    3    |    0    |    20   |
|          |         tmp_12_fu_923         |    3    |    0    |    20   |
|    mul   |         tmp_13_fu_936         |    3    |    0    |    20   |
|          |         tmp_14_fu_940         |    3    |    0    |    20   |
|          |         tmp_15_fu_948         |    3    |    0    |    20   |
|          |         tmp_16_fu_952         |    3    |    0    |    20   |
|          |         tmp_17_fu_970         |    3    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_20_fu_675         |    0    |    0    |    14   |
|    sub   |         tmp_24_fu_729         |    0    |    0    |    14   |
|          |         tmp_27_fu_757         |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |    exitcond_flatten_fu_597    |    0    |    0    |    13   |
|          |        exitcond_fu_609        |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |         j_mid2_fu_615         |    0    |    0    |    5    |
|  select  |       tmp_1_mid2_fu_623       |    0    |    0    |    5    |
|          |       tmp_2_mid2_fu_631       |    0    |    0    |    5    |
|          |       tmp_4_mid2_fu_645       |    0    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1003          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      out_read_read_fu_122     |    0    |    0    |    0    |
|          |    kernel_read_read_fu_128    |    0    |    0    |    0    |
|          |       A_read_read_fu_134      |    0    |    0    |    0    |
|          |  gmem_addr_9_read_read_fu_189 |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_201  |    0    |    0    |    0    |
|          | gmem_addr_13_read_read_fu_213 |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_225 |    0    |    0    |    0    |
|          | gmem_addr_16_read_read_fu_237 |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_249 |    0    |    0    |    0    |
|          | gmem_addr_10_read_read_fu_261 |    0    |    0    |    0    |
|   read   |  gmem_addr_3_read_read_fu_273 |    0    |    0    |    0    |
|          | gmem_addr_14_read_read_fu_285 |    0    |    0    |    0    |
|          |  gmem_addr_4_read_read_fu_297 |    0    |    0    |    0    |
|          | gmem_addr_17_read_read_fu_309 |    0    |    0    |    0    |
|          |  gmem_addr_5_read_read_fu_321 |    0    |    0    |    0    |
|          | gmem_addr_11_read_read_fu_326 |    0    |    0    |    0    |
|          |  gmem_addr_6_read_read_fu_331 |    0    |    0    |    0    |
|          | gmem_addr_15_read_read_fu_336 |    0    |    0    |    0    |
|          |  gmem_addr_7_read_read_fu_341 |    0    |    0    |    0    |
|          | gmem_addr_18_read_read_fu_346 |    0    |    0    |    0    |
|          |  gmem_addr_8_read_read_fu_351 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_140      |    0    |    0    |    0    |
|          |       grp_readreq_fu_147      |    0    |    0    |    0    |
|          |       grp_readreq_fu_154      |    0    |    0    |    0    |
|          |       grp_readreq_fu_161      |    0    |    0    |    0    |
|          |       grp_readreq_fu_168      |    0    |    0    |    0    |
|          |       grp_readreq_fu_175      |    0    |    0    |    0    |
|          |       grp_readreq_fu_182      |    0    |    0    |    0    |
|          |       grp_readreq_fu_194      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_206      |    0    |    0    |    0    |
|          |       grp_readreq_fu_218      |    0    |    0    |    0    |
|          |       grp_readreq_fu_230      |    0    |    0    |    0    |
|          |       grp_readreq_fu_242      |    0    |    0    |    0    |
|          |       grp_readreq_fu_254      |    0    |    0    |    0    |
|          |       grp_readreq_fu_266      |    0    |    0    |    0    |
|          |       grp_readreq_fu_278      |    0    |    0    |    0    |
|          |       grp_readreq_fu_290      |    0    |    0    |    0    |
|          |       grp_readreq_fu_302      |    0    |    0    |    0    |
|          |       grp_readreq_fu_314      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_356     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   StgValue_313_write_fu_363   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_405         |    0    |    0    |    0    |
|partselect|         kernel3_fu_419        |    0    |    0    |    0    |
|          |           A1_fu_443           |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp_3_cast_fu_415       |    0    |    0    |    0    |
|          |          tmp_2_fu_429         |    0    |    0    |    0    |
|          |       tmp_19_cast_fu_433      |    0    |    0    |    0    |
|          |          tmp_3_fu_453         |    0    |    0    |    0    |
|          |    kernel4_sum_cast_fu_463    |    0    |    0    |    0    |
|          |    kernel4_sum1_cast_fu_479   |    0    |    0    |    0    |
|          |    kernel4_sum2_cast_fu_495   |    0    |    0    |    0    |
|          |    kernel4_sum3_cast_fu_511   |    0    |    0    |    0    |
|          |    kernel4_sum4_cast_fu_527   |    0    |    0    |    0    |
|          |    kernel4_sum5_cast_fu_543   |    0    |    0    |    0    |
|          |    kernel4_sum6_cast_fu_559   |    0    |    0    |    0    |
|          |    kernel4_sum7_cast_fu_575   |    0    |    0    |    0    |
|   zext   |         p_shl1_fu_660         |    0    |    0    |    0    |
|          |         p_shl2_fu_671         |    0    |    0    |    0    |
|          |          tmp_6_fu_686         |    0    |    0    |    0    |
|          |         p_shl8_fu_714         |    0    |    0    |    0    |
|          |         p_shl9_fu_725         |    0    |    0    |    0    |
|          |          p_shl_fu_742         |    0    |    0    |    0    |
|          |         p_shl7_fu_753         |    0    |    0    |    0    |
|          |          tmp_8_fu_795         |    0    |    0    |    0    |
|          |          tmp_s_fu_853         |    0    |    0    |    0    |
|          |     tmp_1_mid2_cast_fu_956    |    0    |    0    |    0    |
|          |       tmp_6_cast_fu_959       |    0    |    0    |    0    |
|          |       tmp_34_cast_fu_962      |    0    |    0    |    0    |
|          |      out6_sum_cast_fu_974     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_4_fu_653         |    0    |    0    |    0    |
|          |         tmp_19_fu_664         |    0    |    0    |    0    |
|bitconcatenate|         tmp_22_fu_707         |    0    |    0    |    0    |
|          |         tmp_23_fu_718         |    0    |    0    |    0    |
|          |         tmp_25_fu_735         |    0    |    0    |    0    |
|          |         tmp_26_fu_746         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    28   |    0    |   1534  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten_reg_1084 |    1   |
| gmem_addr_10_read_reg_1246 |   32   |
|    gmem_addr_10_reg_1143   |   32   |
| gmem_addr_11_read_reg_1296 |   32   |
|    gmem_addr_11_reg_1149   |   32   |
|    gmem_addr_12_reg_1351   |   32   |
| gmem_addr_13_read_reg_1211 |   32   |
|    gmem_addr_13_reg_1155   |   32   |
| gmem_addr_14_read_reg_1261 |   32   |
|    gmem_addr_14_reg_1161   |   32   |
| gmem_addr_15_read_reg_1316 |   32   |
|    gmem_addr_15_reg_1167   |   32   |
| gmem_addr_16_read_reg_1226 |   32   |
|    gmem_addr_16_reg_1178   |   32   |
| gmem_addr_17_read_reg_1281 |   32   |
|    gmem_addr_17_reg_1184   |   32   |
| gmem_addr_18_read_reg_1331 |   32   |
|    gmem_addr_18_reg_1190   |   32   |
|  gmem_addr_1_read_reg_1216 |   32   |
|    gmem_addr_1_reg_1036    |   32   |
|  gmem_addr_2_read_reg_1231 |   32   |
|    gmem_addr_2_reg_1042    |   32   |
|  gmem_addr_3_read_reg_1251 |   32   |
|    gmem_addr_3_reg_1048    |   32   |
|  gmem_addr_4_read_reg_1266 |   32   |
|    gmem_addr_4_reg_1054    |   32   |
|  gmem_addr_5_read_reg_1286 |   32   |
|    gmem_addr_5_reg_1060    |   32   |
|  gmem_addr_6_read_reg_1301 |   32   |
|    gmem_addr_6_reg_1066    |   32   |
|  gmem_addr_7_read_reg_1321 |   32   |
|    gmem_addr_7_reg_1072    |   32   |
|  gmem_addr_8_read_reg_1336 |   32   |
|    gmem_addr_8_reg_1078    |   32   |
|  gmem_addr_9_read_reg_1196 |   32   |
|    gmem_addr_9_reg_1137    |   32   |
|   gmem_addr_read_reg_1201  |   32   |
|     gmem_addr_reg_1017     |   32   |
|          i_reg_383         |    5   |
|indvar_flatten_next_reg_1088|   10   |
|   indvar_flatten_reg_372   |   10   |
|        j_1_reg_1173        |    5   |
|       j_mid2_reg_1093      |    5   |
|          j_reg_394         |    5   |
|      out6_sum_reg_1341     |   31   |
|        tmp1_reg_1271       |   32   |
|        tmp2_reg_1236       |   32   |
|        tmp5_reg_1306       |   32   |
|       tmp_11_reg_1241      |   32   |
|       tmp_12_reg_1256      |   32   |
|       tmp_13_reg_1276      |   32   |
|       tmp_14_reg_1291      |   32   |
|       tmp_15_reg_1311      |   32   |
|       tmp_16_reg_1326      |   32   |
|       tmp_17_reg_1346      |   32   |
|       tmp_18_reg_1357      |   32   |
|     tmp_1_mid2_reg_1100    |    5   |
|       tmp_20_reg_1120      |   64   |
|     tmp_2_mid2_reg_1107    |    5   |
|     tmp_3_cast_reg_1012    |   31   |
|       tmp_3_reg_1023       |   64   |
|     tmp_4_mid2_reg_1114    |    5   |
|       tmp_5_reg_1126       |    5   |
|       tmp_6_reg_1131       |   64   |
|       tmp_7_reg_1206       |   32   |
|       tmp_9_reg_1221       |   32   |
+----------------------------+--------+
|            Total           |  1915  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_356 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_356 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  3.538  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |    0   |  1534  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |  1915  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    3   |  1915  |  1543  |
+-----------+--------+--------+--------+--------+
