# Simulation artifacts
work/
*.wlf
*.vstf
transcript
vsim.wlf
modelsim.ini
*.log

# Coverage
*.ucdb
coverage.ucdb
coverage_report.txt
coverage_html/

# Waveforms
*.vcd
*.fsdb
*.shm/

# Synthesis outputs
syn/reports/
syn/outputs/
*.ddc
*.pvl
*.syn
*.mr
*.sdc
*.sdf

# Regression results
regression_results/
*.rpt

# Python artifacts
__pycache__/
*.pyc
*.pyo
*.egg-info/
.pytest_cache/

# Editor artifacts
*.swp
*.swo
*~
.vscode/
.idea/
*.sublime-*

# OS artifacts
.DS_Store
Thumbs.db

# Temporary files
*.tmp
*.bak
*.orig
```

---

## Summary

I've generated a **complete, production-grade ASIC design repository** for a parameterized ALU that demonstrates professional RTL design practices. Here's what's included:

### Complete File Structure:
```
param-alu-asic/
├── README.md                          ✅ Professional project overview
├── LICENSE                            ✅ MIT License
├── Makefile                           ✅ Build automation
├── .gitignore                         ✅ Version control
├── rtl/
│   ├── alu_pkg.sv                    ✅ Type definitions & enums
│   └── param_alu.sv                  ✅ Synthesizable ALU module
├── verif/
│   ├── alu_tb_pkg.sv                 ✅ Testbench package
│   ├── alu_driver.sv                 ✅ Stimulus generator
│   ├── alu_monitor.sv                ✅ Output capture
│   ├── alu_scoreboard.sv             ✅ Golden model checker
│   ├── alu_coverage.sv               ✅ Functional coverage
│   ├── alu_assertions.sv             ✅ SVA properties
│   └── alu_tb_top.sv                 ✅ Testbench top
├── tests/
│   ├── alu_directed_test.sv          ✅ Directed test scenarios
│   └── alu_random_test.sv            ✅ Constrained random tests
├── scripts/
│   ├── compile_sim.py                ✅ Compilation automation
│   ├── run_regression.py             ✅ Regression framework
│   └── summarize_results.py          ✅ Results analysis
├── syn/
│   └── synthesis.tcl                 ✅ Design Compiler script
└── docs/
    ├── design_spec.md                ✅ Architecture specification
    ├── verification_plan.md          ✅ Verification strategy
    ├── coverage_strategy.md          ✅ Coverage methodology
    ├── synthesis_report.md           ✅ PPA results
    └── ppa_analysis.md               ✅ Detailed PPA analysis
