ftableid dram_id
///////////////////////////////////////////////////////////
//set dram clock
//////		1066M		//////
//bit[9:0]
//800M:		0x21f
//1000M:	0x113
//1066M:	0x114
//1333M:	0x119

memw16 0x1ff81f68 0x1114
memw16 0x1ff81f68 0x114
udelay 500
///////////////////////////////////////////////////////////
//Dram CRC base addr (no use at dram initial)
memw32 0x1ff80c00 0x00000000

//start auto adjustment for 1/4t clock delay
memw32 0x1ff80c04 0x80000000

//set auto adj or manual delay
memw32 0x1ff80c08 0x00808080

//1/4t delay/TNI (bit 23 set to 1 if use ddr3 and lpddr3)
memw32 0x1ff80c0C 0x200be410

//memory type/burst length/data width
memw32 0x1ff80c10 0x1883626f

//1T command/MA type/rank1 disable/BA address select
memw32 0x1ff80c14 0x0911017b

//RR2WTARD??
memw32 0x1ff80c18 0x123f2280

//DRAM timing 
memw32 0x1ff80c1c 0x4808e10d

//DRAM timing 
memw32 0x1ff80c20 0x2233dc11

//bank interleave(8 bank)
memw32 0x1ff80c24 0x0000c2f7

//DRAM misc control
memw32 0x1ff80c28 0x04006521

//ODT delay
memw32 0x1ff80c2c 0x0000a018

//IO PAD driving
memw32 0x1ff80c30 0x00550000

//IO PAD driving
memw32 0x1ff80c34 0x00000862

//DRAM driving
memw32 0x1ff80c38 0x8a888f00

//DRAM driving
memw32 0x1ff80c3c 0x66664646

//QDM/CLK output duty control
memw32 0x1ff80c40 0x00000000

//DQ/DQS output duty control
memw32 0x1ff80c44 0x00000000

//ODT terminal toggle (bit27 0:read/write 1:stop toggle when read)
memw32 0x1ff80c50 0x08000000

//DQ&DQS per byte delay (write)
memw32 0x1ff80c58 0x1a1a1b1f

//DQ&DQS per byte delay (read)
memw32 0x1ff80c5c 0x00000000

//ZQCS configuration
memw32 0x1ff80c48 0x00000000

//unused
memw32 0x1ff80c4c 0x000f0000

//LPDDR2 configuration
memw32 0x1ff80c60 0x00000300

//LPDDR2 configuration
memw32 0x1ff80c64 0x00000e00

//bank swap configuration
memw32 0x1ff80c68 0x00110000

//suspend mode and dynamic clock
memw32 0x1ff80c70 0x00000000

//DIMM clock delay control
memw32 0x1ff80c78 0x00000001

//DQS delay 
memw32 0x1ff80c7c 0x1c1d1d17

///////////////////////////////////////////////////////////
//Set clock gating Register
///////////////////////////////////////////////////////////
//memory type/burst length/data width (Enable MEMCLK0 Output)
memw32 0x1ff80c10 0x1883626f

//DRAM timing (CKE low when dram idle)
memw32 0x1ff80c20 0x3233dc11

//disable multiple page mode
memw32 0x1ff80c24 0x0000c2f7

//set MRW command
memw32 0x1ff80c10 0x1b83626f

//MRW memory Reset
memw32 0x1ff80c04 0x80083f00

//clear request trigger bit
memw32 0x1ff80c04 0x80003f00

//minimun delay 1us
udelay 1

///////////////////////////////////////////////////////////
//Initial Rank 0
///////////////////////////////////////////////////////////
//set MA MAP for MRR/MRW mode
//1T command/MA type/rank1 disable/BA address select
memw32 0x1ff80c14 0x5911011b

//set MRR command
memw32 0x1ff80c10 0x1d83626f

//MRR MR0 DAI CMD
memw32 0x1ff80c04 0x80080000

//clear request trigger bit
memw32 0x1ff80c04 0x80000000

//wait MRR_RDY
memw32 0x1ff80c6c 0x00000000

//set MRW command
memw32 0x1ff80c10 0x1b83626f

//MRW MR10 calibration command after initialization
memw32 0x1ff80c04 0x80080aff

//clear request trigger bit
memw32 0x1ff80c04 0x80000aff

//minimun delay 1us
udelay 1

//MRW MR1 (BL8, WR=8)
memw32 0x1ff80c04 0x800801c3

//clear request trigger bit
memw32 0x1ff80c04 0x800001c3

//MRW MR2 (RL=8, WL=4)
memw32 0x1ff80c04 0x80080206

//clear request trigger bit
memw32 0x1ff80c04 0x80000206

//MRW MR3 I/O configuration	
memw32 0x1ff80c04 0x80080301

//clear request trigger bit
memw32 0x1ff80c04 0x80000301

//MRW MR11 ODT Control
memw32 0x1ff80c04 0x80080b03

//clear request trigger bit
memw32 0x1ff80c04 0x80000b03

///////////////////////////////////////////////////////////
//Initial Rank 1
///////////////////////////////////////////////////////////
//set MA MAP for MRR/MRW mode
//1T command/MA type/rank0 disable/BA address select
memw32 0x1ff80c14 0x5911016b

//set MRR command
memw32 0x1ff80c10 0x1d83626f

//MRR MR0 DAI CMD
memw32 0x1ff80c04 0x80080000

//clear request trigger bit
memw32 0x1ff80c04 0x80000000

//wait MRR_RDY
memw32 0x1ff80c6c 0x00000000

//set MRW command
memw32 0x1ff80c10 0x1b83626f

//MRW MR10 calibration command after initialization
memw32 0x1ff80c04 0x80080aff

//clear request trigger bit
memw32 0x1ff80c04 0x80000aff

//minimun delay 1us
udelay 1

//MRW MR1 (BL8, WR=8)
memw32 0x1ff80c04 0x800801c3

//clear request trigger bit
memw32 0x1ff80c04 0x800001c3

//MRW MR2 (RL=8, WL=4)
memw32 0x1ff80c04 0x80080206

//clear request trigger bit
memw32 0x1ff80c04 0x80000206

//MRW MR3 I/O configuration
memw32 0x1ff80c04 0x80080301

//clear request trigger bit
memw32 0x1ff80c04 0x80000301

//MRW MR11 ODT Control
memw32 0x1ff80c04 0x80080b03

//clear request trigger bit
memw32 0x1ff80c04 0x80000b03

///////////////////////////////////////////////////////////
//normal mode
///////////////////////////////////////////////////////////
//Operation mode change to normal mode
memw32 0x1ff80c10 0x9883626f
//Turn off LPDDR unused pin
clrbit32 0x1ff81f00 (0x1<<22)
setbit32 0x1ff81f00 (0x1<<22)

//set MR into normal function
memw32 0x1ff80c04 0x80000000

//DRAM Timing/disable dynamic CKE
//CKE always high when not in self-refresh
memw32 0x1ff80c20 0x2233dc11
//CKE low when dram idle
//memw32 0x1ff80c20 0x3233dc11

//bank interleave(8 bank), keep page active, enable multiple page
memw32 0x1ff80c24 0x0000c3f7

//DRAM misc control (enable auto self refresh)
memw32 0x1ff80c28 0x04007d21
///////////////////////////////////////////////////////////
//occupy timer configuration
//patch GEN1 TO by curry 20170508
memw32 0x1ff80c8c 0x18101001
//idle timer configuration
memw32 0x1ff80c94 0x00402001
//dram L1 mode clock gating configuration
//memw32 0x1ff80c9c 0x00000001
memw32 0x1ff80c9c 0x00000000
//dram_CRC module L2 mode clock gating configuration
//memw32 0x1ff80ca0 0x00000001
memw32 0x1ff80ca0 0x00000000

///////////////////////////////////////////////////////////

///////////////////////////////////////////////////////////
//1T command/MA type/BA address select
//enable 1 Rank
//4Gb
//memw32 0x1ff80c14 0x5923011b
//8Gb
//memw32 0x1ff80c14 0x5923021b
//enable 2 Rank, 4gb
memw32 0x1ff80c14 0x5923017b
//enable 2 Rank, 8gb
//memw32 0x1ff80c14 0x5923027b
///////////////////////////////////////////////////////////

//disable debug
memw32 0x1ff80054 0x00000000