// Seed: 3250467392
module module_0 ();
  assign module_1.id_1 = 0;
  wire id_1;
  assign id_1 = id_1;
  parameter id_2 = -1;
endmodule
module module_1 (
    input  supply0 id_0,
    input  supply0 id_1,
    output logic   id_2,
    output logic   id_3
);
  always begin : LABEL_0
    if (!1) begin : LABEL_1
      id_2 <= id_1;
      $signed(25);
      ;
      id_2 <= id_0;
    end else if ({1, 1}) id_3 = -1'd0;
  end
  module_0 modCall_1 ();
  generate
    genvar id_5;
  endgenerate
endmodule
module module_2 (
    output wor   id_0,
    output logic id_1,
    input  uwire id_2
);
  wire id_4;
  bit  id_5;
  module_0 modCall_1 ();
  always @(posedge id_5) begin : LABEL_0
    id_5 <= id_5 & -1;
  end
  always_comb @(posedge 1) begin : LABEL_1
    assume ((1));
    case (1)
      -1: id_1 = 1'd0;
      default: ;
    endcase
  end
endmodule
