CAPI=1
[main]
description = "Minimal mor1kx simulation environment"
depend =
 adv_debug_sys
 filetypes
 jtag_tap-1.13
 mor1kx
 paramtest
 wb_intercon-1.0

simulators = icarus modelsim

[verilog]
src_files =
 rtl/verilog/orpsoc_top.v
 rtl/verilog/wb_intercon.v
tb_private_src_files =
 bench/verilog/orpsoc_tb.v
include_files =
 rtl/verilog/wb_intercon.vh
 bench/verilog/include/test-defines.v

[fileset file_types]
files =
 vhdl_file.vhd[file_type=vhdlSource]
 sv_file.sv[file_type=systemVerilogSource]
 user_file[file_type=user]
 other_file[file_type=xdc]
usage = icarus

[icarus]
depend = elf-loader
iverilog_options = -DSIM

[isim]
isim_options = some isim options

[modelsim]
depend = elf-loader

[rivierapro]
depend = elf-loader

[verilator]
depend = verilator_tb_utils
verilator_options = -Wno-fatal --trace
tb_toplevel   = bench/verilator/tb.cpp
top_module    = orpsoc_top
cli_parser    = fusesoc

[xsim]
xsim_options = dummy options for xelab

[parameter clear_ram]
datatype    = bool
description = Preset RAM to a known value (0)
paramtype   = plusarg
scope       = private

[scripts]
pre_build_scripts = scripts/pre_build_script
pre_run_scripts = scripts/pre_run_script
post_run_scripts = scripts/post_run_script
