{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 20:35:09 2017 " "Info: Processing started: Tue Nov 28 20:35:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPUandROM -c CPUandROM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPUandROM -c CPUandROM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } } { "e:/q/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/q/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MyLED:inst3\|\\P1:Divider\[22\] register MyLED:inst3\|LED7S\[0\] 303.21 MHz 3.298 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 303.21 MHz between source register \"MyLED:inst3\|\\P1:Divider\[22\]\" and destination register \"MyLED:inst3\|LED7S\[0\]\" (period= 3.298 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.127 ns + Longest register register " "Info: + Longest register to register delay is 3.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MyLED:inst3\|\\P1:Divider\[22\] 1 REG LCFF_X26_Y19_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y19_N13; Fanout = 3; REG Node = 'MyLED:inst3\|\\P1:Divider\[22\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyLED:inst3|\P1:Divider[22] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.357 ns) 0.980 ns MyLED:inst3\|Equal0~1 2 COMB LCCOMB_X26_Y21_N0 1 " "Info: 2: + IC(0.623 ns) + CELL(0.357 ns) = 0.980 ns; Loc. = LCCOMB_X26_Y21_N0; Fanout = 1; COMB Node = 'MyLED:inst3\|Equal0~1'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { MyLED:inst3|\P1:Divider[22] MyLED:inst3|Equal0~1 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.225 ns) 1.758 ns MyLED:inst3\|Equal0~5 3 COMB LCCOMB_X25_Y20_N14 43 " "Info: 3: + IC(0.553 ns) + CELL(0.225 ns) = 1.758 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 43; COMB Node = 'MyLED:inst3\|Equal0~5'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { MyLED:inst3|Equal0~1 MyLED:inst3|Equal0~5 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.746 ns) 3.127 ns MyLED:inst3\|LED7S\[0\] 4 REG LCFF_X26_Y23_N1 1 " "Info: 4: + IC(0.623 ns) + CELL(0.746 ns) = 3.127 ns; Loc. = LCFF_X26_Y23_N1; Fanout = 1; REG Node = 'MyLED:inst3\|LED7S\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 42.47 % ) " "Info: Total cell delay = 1.328 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.799 ns ( 57.53 % ) " "Info: Total interconnect delay = 1.799 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { MyLED:inst3|\P1:Divider[22] MyLED:inst3|Equal0~1 MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { MyLED:inst3|\P1:Divider[22] {} MyLED:inst3|Equal0~1 {} MyLED:inst3|Equal0~5 {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.623ns 0.553ns 0.623ns } { 0.000ns 0.357ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.013 ns - Smallest " "Info: - Smallest clock skew is 0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.492 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns MyLED:inst3\|LED7S\[0\] 3 REG LCFF_X26_Y23_N1 1 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X26_Y23_N1; Fanout = 1; REG Node = 'MyLED:inst3\|LED7S\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns MyLED:inst3\|\\P1:Divider\[22\] 3 REG LCFF_X26_Y19_N13 3 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y19_N13; Fanout = 3; REG Node = 'MyLED:inst3\|\\P1:Divider\[22\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { CLK~clkctrl MyLED:inst3|\P1:Divider[22] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl MyLED:inst3|\P1:Divider[22] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|\P1:Divider[22] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl MyLED:inst3|\P1:Divider[22] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|\P1:Divider[22] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { MyLED:inst3|\P1:Divider[22] MyLED:inst3|Equal0~1 MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { MyLED:inst3|\P1:Divider[22] {} MyLED:inst3|Equal0~1 {} MyLED:inst3|Equal0~5 {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.623ns 0.553ns 0.623ns } { 0.000ns 0.357ns 0.225ns 0.746ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { CLK CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|LED7S[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl MyLED:inst3|\P1:Divider[22] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MyLED:inst3|\P1:Divider[22] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPURegister:inst5\|\\P1:PC\[0\] HLinput CLK 4.198 ns register " "Info: tsu for register \"CPURegister:inst5\|\\P1:PC\[0\]\" (data pin = \"HLinput\", clock pin = \"CLK\") is 4.198 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.609 ns + Longest pin register " "Info: + Longest pin to register delay is 6.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns HLinput 1 PIN PIN_Y3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y3; Fanout = 3; PIN Node = 'HLinput'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { HLinput } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 152 0 168 168 "HLinput" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.560 ns) + CELL(0.228 ns) 5.645 ns CPURegister:inst5\|\\P1:PC\[0\]~0 2 COMB LCCOMB_X39_Y24_N16 3 " "Info: 2: + IC(4.560 ns) + CELL(0.228 ns) = 5.645 ns; Loc. = LCCOMB_X39_Y24_N16; Fanout = 3; COMB Node = 'CPURegister:inst5\|\\P1:PC\[0\]~0'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { HLinput CPURegister:inst5|\P1:PC[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.746 ns) 6.609 ns CPURegister:inst5\|\\P1:PC\[0\] 3 REG LCFF_X39_Y24_N27 2 " "Info: 3: + IC(0.218 ns) + CELL(0.746 ns) = 6.609 ns; Loc. = LCFF_X39_Y24_N27; Fanout = 2; REG Node = 'CPURegister:inst5\|\\P1:PC\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { CPURegister:inst5|\P1:PC[0]~0 CPURegister:inst5|\P1:PC[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.831 ns ( 27.70 % ) " "Info: Total cell delay = 1.831 ns ( 27.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.778 ns ( 72.30 % ) " "Info: Total interconnect delay = 4.778 ns ( 72.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { HLinput CPURegister:inst5|\P1:PC[0]~0 CPURegister:inst5|\P1:PC[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { HLinput {} HLinput~combout {} CPURegister:inst5|\P1:PC[0]~0 {} CPURegister:inst5|\P1:PC[0] {} } { 0.000ns 0.000ns 4.560ns 0.218ns } { 0.000ns 0.857ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.501 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.618 ns) 2.501 ns CPURegister:inst5\|\\P1:PC\[0\] 3 REG LCFF_X39_Y24_N27 2 " "Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X39_Y24_N27; Fanout = 2; REG Node = 'CPURegister:inst5\|\\P1:PC\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { CLK~clkctrl CPURegister:inst5|\P1:PC[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.86 % ) " "Info: Total cell delay = 1.472 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.029 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { CLK CLK~clkctrl CPURegister:inst5|\P1:PC[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CPURegister:inst5|\P1:PC[0] {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { HLinput CPURegister:inst5|\P1:PC[0]~0 CPURegister:inst5|\P1:PC[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { HLinput {} HLinput~combout {} CPURegister:inst5|\P1:PC[0]~0 {} CPURegister:inst5|\P1:PC[0] {} } { 0.000ns 0.000ns 4.560ns 0.218ns } { 0.000ns 0.857ns 0.228ns 0.746ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { CLK CLK~clkctrl CPURegister:inst5|\P1:PC[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CPURegister:inst5|\P1:PC[0] {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q\[0\] lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\] 6.997 ns memory " "Info: tco from clock \"CLK\" to destination pin \"q\[0\]\" through memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\]\" is 6.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.350 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.472 ns) 2.350 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\] 3 MEM M4K_X32_Y24 2 " "Info: 3: + IC(0.681 ns) + CELL(0.472 ns) = 2.350 ns; Loc. = M4K_X32_Y24; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_sg61.tdf" "" { Text "E:/Computer Organization Experiment/Experiment7/db/altsyncram_sg61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.43 % ) " "Info: Total cell delay = 1.326 ns ( 56.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 43.57 % ) " "Info: Total interconnect delay = 1.024 ns ( 43.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { CLK CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_sg61.tdf" "" { Text "E:/Computer Organization Experiment/Experiment7/db/altsyncram_sg61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.511 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\] 1 MEM M4K_X32_Y24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y24; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_sg61:auto_generated\|q_a\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_sg61.tdf" "" { Text "E:/Computer Organization Experiment/Experiment7/db/altsyncram_sg61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.336 ns) + CELL(2.124 ns) 4.511 ns q\[0\] 2 PIN PIN_H18 0 " "Info: 2: + IC(2.336 ns) + CELL(2.124 ns) = 4.511 ns; Loc. = PIN_H18; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.175 ns ( 48.22 % ) " "Info: Total cell delay = 2.175 ns ( 48.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.336 ns ( 51.78 % ) " "Info: Total interconnect delay = 2.336 ns ( 51.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.511 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "4.511 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 2.336ns } { 0.051ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { CLK CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.511 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "4.511 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sg61:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 2.336ns } { 0.051ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPURegister:inst5\|\\P1:PC\[2\] addr\[2\] CLK -2.071 ns register " "Info: th for register \"CPURegister:inst5\|\\P1:PC\[2\]\" (data pin = \"addr\[2\]\", clock pin = \"CLK\") is -2.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.501 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.618 ns) 2.501 ns CPURegister:inst5\|\\P1:PC\[2\] 3 REG LCFF_X39_Y24_N19 2 " "Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X39_Y24_N19; Fanout = 2; REG Node = 'CPURegister:inst5\|\\P1:PC\[2\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { CLK~clkctrl CPURegister:inst5|\P1:PC[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.86 % ) " "Info: Total cell delay = 1.472 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.029 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { CLK CLK~clkctrl CPURegister:inst5|\P1:PC[2] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CPURegister:inst5|\P1:PC[2] {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.721 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns addr\[2\] 1 PIN PIN_D1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D1; Fanout = 2; PIN Node = 'addr\[2\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 184 0 168 200 "addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.683 ns) + CELL(0.053 ns) 4.566 ns CPURegister:inst5\|\\P1:PC\[2\]~feeder 2 COMB LCCOMB_X39_Y24_N18 1 " "Info: 2: + IC(3.683 ns) + CELL(0.053 ns) = 4.566 ns; Loc. = LCCOMB_X39_Y24_N18; Fanout = 1; COMB Node = 'CPURegister:inst5\|\\P1:PC\[2\]~feeder'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { addr[2] CPURegister:inst5|\P1:PC[2]~feeder } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.721 ns CPURegister:inst5\|\\P1:PC\[2\] 3 REG LCFF_X39_Y24_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.721 ns; Loc. = LCFF_X39_Y24_N19; Fanout = 2; REG Node = 'CPURegister:inst5\|\\P1:PC\[2\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { CPURegister:inst5|\P1:PC[2]~feeder CPURegister:inst5|\P1:PC[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 21.99 % ) " "Info: Total cell delay = 1.038 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.683 ns ( 78.01 % ) " "Info: Total interconnect delay = 3.683 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { addr[2] CPURegister:inst5|\P1:PC[2]~feeder CPURegister:inst5|\P1:PC[2] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { addr[2] {} addr[2]~combout {} CPURegister:inst5|\P1:PC[2]~feeder {} CPURegister:inst5|\P1:PC[2] {} } { 0.000ns 0.000ns 3.683ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { CLK CLK~clkctrl CPURegister:inst5|\P1:PC[2] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CPURegister:inst5|\P1:PC[2] {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { addr[2] CPURegister:inst5|\P1:PC[2]~feeder CPURegister:inst5|\P1:PC[2] } "NODE_NAME" } } { "e:/q/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/q/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { addr[2] {} addr[2]~combout {} CPURegister:inst5|\P1:PC[2]~feeder {} CPURegister:inst5|\P1:PC[2] {} } { 0.000ns 0.000ns 3.683ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 20:35:09 2017 " "Info: Processing ended: Tue Nov 28 20:35:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
