# Synthesis & STA Scripts (Cadence Genus)
Tcl scripts and SDC constraints used for logic synthesis.
Focus on Area/Power/Timing optimization steps.
