Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_2/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_2.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_2
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4795
Number of terminals:      108
Number of snets:          2
Number of nets:           1643

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 299.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 91804.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 17776.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 668.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 674.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1148 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 293 unique inst patterns.
[INFO DRT-0084]   Complete 1433 groups.
#scanned instances     = 4795
#unique  instances     = 299
#stdCellGenAp          = 9389
#stdCellValidPlanarAp  = 407
#stdCellValidViaAp     = 6832
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 6082
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:04, memory = 133.38 (MB), peak = 133.39 (MB)

Number of guides:     20166

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6396.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 5860.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3375.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 255.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 47.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 9818 vertical wires in 1 frboxes and 6115 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 808 vertical wires in 1 frboxes and 1867 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 156.69 (MB), peak = 176.64 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 157.92 (MB), peak = 176.64 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 198.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 273.42 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 298.08 (MB).
    Completing 40% with 422 violations.
    elapsed time = 00:00:01, memory = 315.62 (MB).
    Completing 50% with 422 violations.
    elapsed time = 00:00:02, memory = 358.30 (MB).
    Completing 60% with 847 violations.
    elapsed time = 00:00:03, memory = 365.75 (MB).
    Completing 70% with 847 violations.
    elapsed time = 00:00:04, memory = 414.06 (MB).
    Completing 80% with 847 violations.
    elapsed time = 00:00:06, memory = 415.28 (MB).
    Completing 90% with 1244 violations.
    elapsed time = 00:00:07, memory = 457.64 (MB).
    Completing 100% with 1705 violations.
    elapsed time = 00:00:08, memory = 453.86 (MB).
[INFO DRT-0199]   Number of violations = 2615.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      1      0      0      0      0      0
Metal Spacing        9      0    319      0     57      5      0
Min Hole             0      0      4      0      0      0      0
Recheck              0      0    650      0    244     15      1
Short                0      0   1185      1    124      0      0
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:09, memory = 458.08 (MB), peak = 692.70 (MB)
Total wire length = 105231 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 47949 um.
Total wire length on LAYER met2 = 48110 um.
Total wire length on LAYER met3 = 6810 um.
Total wire length on LAYER met4 = 2360 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18346.
Up-via summary (total 18346):.

------------------------
 FR_MASTERSLICE        0
            li1     7689
           met1    10078
           met2      490
           met3       89
           met4        0
------------------------
                   18346


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2615 violations.
    elapsed time = 00:00:00, memory = 471.42 (MB).
    Completing 20% with 2615 violations.
    elapsed time = 00:00:00, memory = 484.11 (MB).
    Completing 30% with 2615 violations.
    elapsed time = 00:00:01, memory = 498.58 (MB).
    Completing 40% with 2110 violations.
    elapsed time = 00:00:01, memory = 496.27 (MB).
    Completing 50% with 2110 violations.
    elapsed time = 00:00:02, memory = 506.62 (MB).
    Completing 60% with 1615 violations.
    elapsed time = 00:00:03, memory = 506.47 (MB).
    Completing 70% with 1615 violations.
    elapsed time = 00:00:04, memory = 517.03 (MB).
    Completing 80% with 1615 violations.
    elapsed time = 00:00:05, memory = 517.86 (MB).
    Completing 90% with 1069 violations.
    elapsed time = 00:00:06, memory = 525.31 (MB).
    Completing 100% with 555 violations.
    elapsed time = 00:00:07, memory = 525.80 (MB).
[INFO DRT-0199]   Number of violations = 577.
Viol/Layer        met1   met2   met3
Metal Spacing       85     29      0
Min Hole             2      0      0
Recheck             15      6      1
Short              418     21      0
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:07, memory = 536.19 (MB), peak = 764.44 (MB)
Total wire length = 104175 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 47620 um.
Total wire length on LAYER met2 = 47531 um.
Total wire length on LAYER met3 = 6653 um.
Total wire length on LAYER met4 = 2369 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18284.
Up-via summary (total 18284):.

------------------------
 FR_MASTERSLICE        0
            li1     7685
           met1     9995
           met2      515
           met3       89
           met4        0
------------------------
                   18284


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 577 violations.
    elapsed time = 00:00:00, memory = 536.19 (MB).
    Completing 20% with 577 violations.
    elapsed time = 00:00:00, memory = 536.19 (MB).
    Completing 30% with 577 violations.
    elapsed time = 00:00:01, memory = 539.17 (MB).
    Completing 40% with 557 violations.
    elapsed time = 00:00:01, memory = 539.17 (MB).
    Completing 50% with 557 violations.
    elapsed time = 00:00:02, memory = 553.72 (MB).
    Completing 60% with 529 violations.
    elapsed time = 00:00:03, memory = 553.53 (MB).
    Completing 70% with 529 violations.
    elapsed time = 00:00:03, memory = 553.55 (MB).
    Completing 80% with 529 violations.
    elapsed time = 00:00:05, memory = 553.55 (MB).
    Completing 90% with 521 violations.
    elapsed time = 00:00:06, memory = 554.31 (MB).
    Completing 100% with 477 violations.
    elapsed time = 00:00:06, memory = 554.34 (MB).
[INFO DRT-0199]   Number of violations = 488.
Viol/Layer        met1   met2
Metal Spacing       77     33
Recheck              8      3
Short              333     34
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:06, memory = 557.81 (MB), peak = 785.34 (MB)
Total wire length = 103793 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 47350 um.
Total wire length on LAYER met2 = 47257 um.
Total wire length on LAYER met3 = 6809 um.
Total wire length on LAYER met4 = 2375 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18207.
Up-via summary (total 18207):.

------------------------
 FR_MASTERSLICE        0
            li1     7685
           met1     9907
           met2      529
           met3       86
           met4        0
------------------------
                   18207


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 488 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 20% with 488 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 30% with 488 violations.
    elapsed time = 00:00:00, memory = 575.50 (MB).
    Completing 40% with 403 violations.
    elapsed time = 00:00:00, memory = 575.50 (MB).
    Completing 50% with 403 violations.
    elapsed time = 00:00:01, memory = 575.55 (MB).
    Completing 60% with 285 violations.
    elapsed time = 00:00:01, memory = 584.03 (MB).
    Completing 70% with 285 violations.
    elapsed time = 00:00:01, memory = 584.70 (MB).
    Completing 80% with 285 violations.
    elapsed time = 00:00:02, memory = 589.34 (MB).
    Completing 90% with 124 violations.
    elapsed time = 00:00:02, memory = 603.69 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:03, memory = 603.69 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1   met2
Metal Spacing        6      2
Min Hole             1      0
Short               10      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:03, memory = 606.69 (MB), peak = 832.38 (MB)
Total wire length = 103739 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 45777 um.
Total wire length on LAYER met2 = 47352 um.
Total wire length on LAYER met3 = 8239 um.
Total wire length on LAYER met4 = 2370 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18530.
Up-via summary (total 18530):.

------------------------
 FR_MASTERSLICE        0
            li1     7685
           met1     9957
           met2      800
           met3       88
           met4        0
------------------------
                   18530


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 606.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 617.28 (MB), peak = 843.81 (MB)
Total wire length = 103733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 45670 um.
Total wire length on LAYER met2 = 47315 um.
Total wire length on LAYER met3 = 8351 um.
Total wire length on LAYER met4 = 2396 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18547.
Up-via summary (total 18547):.

------------------------
 FR_MASTERSLICE        0
            li1     7685
           met1     9960
           met2      812
           met3       90
           met4        0
------------------------
                   18547


[INFO DRT-0198] Complete detail routing.
Total wire length = 103733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 45670 um.
Total wire length on LAYER met2 = 47315 um.
Total wire length on LAYER met3 = 8351 um.
Total wire length on LAYER met4 = 2396 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18547.
Up-via summary (total 18547):.

------------------------
 FR_MASTERSLICE        0
            li1     7685
           met1     9960
           met2      812
           met3       90
           met4        0
------------------------
                   18547


[INFO DRT-0267] cpu time = 00:01:43, elapsed time = 00:00:27, memory = 617.28 (MB), peak = 843.81 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ad_max/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.sdc'…
