{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767615915688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767615915703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 05 20:25:15 2026 " "Processing started: Mon Jan 05 20:25:15 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767615915703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615915703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIG_BOMB -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIG_BOMB -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615915703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767615916040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767615916040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/aa.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/aa.v" { { "Info" "ISGN_ENTITY_NAME" "1 AA " "Found entity 1: AA" {  } { { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924381 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767615924381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "AA/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "AA/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa/synthesis/submodules/aa_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aa/synthesis/submodules/aa_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AA_adc_mega_0 " "Found entity 1: AA_adc_mega_0" {  } { { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924413 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "explode top.v(84) " "Verilog HDL Implicit Net warning at top.v(84): created implicit net for \"explode\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_2004a_activated top.v(85) " "Verilog HDL Implicit Net warning at top.v(85): created implicit net for \"LCD_2004a_activated\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maze_btn_u top.v(434) " "Verilog HDL Implicit Net warning at top.v(434): created implicit net for \"maze_btn_u\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 434 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maze_btn_d top.v(439) " "Verilog HDL Implicit Net warning at top.v(439): created implicit net for \"maze_btn_d\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 439 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maze_btn_l top.v(444) " "Verilog HDL Implicit Net warning at top.v(444): created implicit net for \"maze_btn_l\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 444 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maze_btn_r top.v(449) " "Verilog HDL Implicit Net warning at top.v(449): created implicit net for \"maze_btn_r\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 449 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767615924524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.v 1 1 " "Using design file fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM\"" {  } { { "top.v" "FSM" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924540 ""}
{ "Warning" "WSGN_SEARCH_FILE" "center_timmer.v 1 1 " "Using design file center_timmer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Center_Timmer " "Found entity 1: Center_Timmer" {  } { { "center_timmer.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/center_timmer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Center_Timmer Center_Timmer:Center_Timmer_u " "Elaborating entity \"Center_Timmer\" for hierarchy \"Center_Timmer:Center_Timmer_u\"" {  } { { "top.v" "Center_Timmer_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_display_on_board.v 1 1 " "Using design file seven_display_on_board.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Display_on_Board " "Found entity 1: Seven_Display_on_Board" {  } { { "seven_display_on_board.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/seven_display_on_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Display_on_Board Seven_Display_on_Board:u_sevenseg " "Elaborating entity \"Seven_Display_on_Board\" for hierarchy \"Seven_Display_on_Board:u_sevenseg\"" {  } { { "top.v" "u_sevenseg" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tick_generator.v 1 1 " "Using design file tick_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tick_generator " "Found entity 1: tick_generator" {  } { { "tick_generator.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tick_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924572 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tick_generator tick_generator.v(37) " "Verilog HDL Parameter Declaration warning at tick_generator.v(37): Parameter Declaration in module \"tick_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tick_generator.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tick_generator.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615924572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_generator tick_generator:tick_gen_u " "Elaborating entity \"tick_generator\" for hierarchy \"tick_generator:tick_gen_u\"" {  } { { "top.v" "tick_gen_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "free_counter.v 1 1 " "Using design file free_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 free_counter " "Found entity 1: free_counter" {  } { { "free_counter.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/free_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924587 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "free_counter free_counter:fc_1 " "Elaborating entity \"free_counter\" for hierarchy \"free_counter:fc_1\"" {  } { { "top.v" "fc_1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "random_number.v 1 1 " "Using design file random_number.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 random_number " "Found entity 1: random_number" {  } { { "random_number.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/random_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number random_number:u_rng " "Elaborating entity \"random_number\" for hierarchy \"random_number:u_rng\"" {  } { { "top.v" "u_rng" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "random_serial_number.v 1 1 " "Using design file random_serial_number.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Serial_Number " "Found entity 1: Random_Serial_Number" {  } { { "random_serial_number.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/random_serial_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random_Serial_Number Random_Serial_Number:u_serial " "Elaborating entity \"Random_Serial_Number\" for hierarchy \"Random_Serial_Number:u_serial\"" {  } { { "top.v" "u_serial" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd1602a.v 1 1 " "Using design file lcd1602a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602A " "Found entity 1: LCD1602A" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602A LCD1602A:u_lcd_1602a " "Elaborating entity \"LCD1602A\" for hierarchy \"LCD1602A:u_lcd_1602a\"" {  } { { "top.v" "u_lcd_1602a" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(80) " "Verilog HDL assignment warning at lcd1602a.v(80): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924635 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(92) " "Verilog HDL assignment warning at lcd1602a.v(92): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924635 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(104) " "Verilog HDL assignment warning at lcd1602a.v(104): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924635 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(117) " "Verilog HDL assignment warning at lcd1602a.v(117): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924635 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(128) " "Verilog HDL assignment warning at lcd1602a.v(128): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924635 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(142) " "Verilog HDL assignment warning at lcd1602a.v(142): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924635 "|top|LCD1602A:u_lcd_1602a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602a.v(144) " "Verilog HDL assignment warning at lcd1602a.v(144): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924635 "|top|LCD1602A:u_lcd_1602a"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "activated ACTIVATED lcd2004a.v(36) " "Verilog HDL Declaration information at lcd2004a.v(36): object \"activated\" differs only in case from object \"ACTIVATED\" in the same scope" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615924652 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd2004a.v 1 1 " "Using design file lcd2004a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD2004A " "Found entity 1: LCD2004A" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924652 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(41) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(41): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615924652 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(42) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(42): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615924652 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(43) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(43): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615924652 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(44) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(44): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615924652 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(45) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(45): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615924652 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD2004A lcd2004a.v(46) " "Verilog HDL Parameter Declaration warning at lcd2004a.v(46): Parameter Declaration in module \"LCD2004A\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767615924652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD2004A LCD2004A:u_lcd " "Elaborating entity \"LCD2004A\" for hierarchy \"LCD2004A:u_lcd\"" {  } { { "top.v" "u_lcd" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(101) " "Verilog HDL assignment warning at lcd2004a.v(101): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(113) " "Verilog HDL assignment warning at lcd2004a.v(113): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(125) " "Verilog HDL assignment warning at lcd2004a.v(125): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(138) " "Verilog HDL assignment warning at lcd2004a.v(138): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(149) " "Verilog HDL assignment warning at lcd2004a.v(149): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(163) " "Verilog HDL assignment warning at lcd2004a.v(163): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 "|top|LCD2004A:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd2004a.v(165) " "Verilog HDL assignment warning at lcd2004a.v(165): truncated value with size 32 to match size of target (16)" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 "|top|LCD2004A:u_lcd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd2004a.v(316) " "Verilog HDL Case Statement information at lcd2004a.v(316): all case item expressions in this case statement are onehot" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 316 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 "|top|LCD2004A:u_lcd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd2004a.v(439) " "Verilog HDL Case Statement information at lcd2004a.v(439): all case item expressions in this case statement are onehot" {  } { { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 "|top|LCD2004A:u_lcd"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PAD60 pad60 talking.v(91) " "Verilog HDL Declaration information at talking.v(91): object \"PAD60\" differs only in case from object \"pad60\" in the same scope" {  } { { "talking.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615924667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "talking.v 1 1 " "Using design file talking.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 talking " "Found entity 1: talking" {  } { { "talking.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "talking talking:talking_u " "Elaborating entity \"talking\" for hierarchy \"talking:talking_u\"" {  } { { "top.v" "talking_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 talking.v(126) " "Verilog HDL assignment warning at talking.v(126): truncated value with size 8 to match size of target (3)" {  } { { "talking.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615924683 "|top|talking:talking_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AA AA:adc_u " "Elaborating entity \"AA\" for hierarchy \"AA:adc_u\"" {  } { { "top.v" "adc_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AA_adc_mega_0 AA:adc_u\|AA_adc_mega_0:adc_mega_0 " "Elaborating entity \"AA_adc_mega_0\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\"" {  } { { "AA/synthesis/AA.v" "adc_mega_0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "AA/synthesis/submodules/AA_adc_mega_0.v" "ADC_CTRL" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924715 ""}  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615924715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/max10_adc_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767615924778 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924794 ""}  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615924794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615924952 ""}  } { { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615924952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615924984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615924984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615924984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615925000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615925016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615925053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615925095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615925128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615925191 ""}  } { { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615925191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615925239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925239 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer.v 1 1 " "Using design file buzzer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:bebe_u " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:bebe_u\"" {  } { { "top.v" "bebe_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "booooom.v 1 1 " "Using design file booooom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BOOOOOM " "Found entity 1: BOOOOOM" {  } { { "booooom.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/booooom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOOOOOM BOOOOOM:u_boooom " "Elaborating entity \"BOOOOOM\" for hierarchy \"BOOOOOM:u_boooom\"" {  } { { "top.v" "u_boooom" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925271 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "booooom.v(68) " "Verilog HDL Case Statement information at booooom.v(68): all case item expressions in this case statement are onehot" {  } { { "booooom.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/booooom.v" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767615925271 "|top|BOOOOOM:u_boooom"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "activated ACTIVATED memorys.v(10) " "Verilog HDL Declaration information at memorys.v(10): object \"activated\" differs only in case from object \"ACTIVATED\" in the same scope" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615925287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "get_num_state GET_NUM_STATE memorys.v(43) " "Verilog HDL Declaration information at memorys.v(43): object \"get_num_state\" differs only in case from object \"GET_NUM_STATE\" in the same scope" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615925287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memorys.v 1 1 " "Using design file memorys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Memorys " "Found entity 1: Memorys" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925287 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memorys Memorys:memorys_u " "Elaborating entity \"Memorys\" for hierarchy \"Memorys:memorys_u\"" {  } { { "top.v" "memorys_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925287 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnd_reg memorys.v(40) " "Verilog HDL or VHDL warning at memorys.v(40): object \"rnd_reg\" assigned a value but never read" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767615925287 "|top|Memorys:memorys_u"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memorys.v(69) " "Verilog HDL Case Statement warning at memorys.v(69): incomplete case statement has no default case item" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 69 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1767615925287 "|top|Memorys:memorys_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 memorys.v(131) " "Verilog HDL assignment warning at memorys.v(131): truncated value with size 32 to match size of target (3)" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925287 "|top|Memorys:memorys_u"}
{ "Warning" "WSGN_SEARCH_FILE" "deboucing.v 1 1 " "Using design file deboucing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 deboucing " "Found entity 1: deboucing" {  } { { "deboucing.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/deboucing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deboucing Memorys:memorys_u\|deboucing:d1 " "Elaborating entity \"deboucing\" for hierarchy \"Memorys:memorys_u\|deboucing:d1\"" {  } { { "memorys.v" "d1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tm1637_driver.v 1 1 " "Using design file tm1637_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tm1637_driver " "Found entity 1: tm1637_driver" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tm1637_driver Memorys:memorys_u\|tm1637_driver:tm " "Elaborating entity \"tm1637_driver\" for hierarchy \"Memorys:memorys_u\|tm1637_driver:tm\"" {  } { { "memorys.v" "tm" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tm1637_driver.v(37) " "Verilog HDL assignment warning at tm1637_driver.v(37): truncated value with size 32 to match size of target (10)" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925318 "|top|Memorys:memorys_u|tm1637_driver:tm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tm1637_driver.v(85) " "Verilog HDL assignment warning at tm1637_driver.v(85): truncated value with size 32 to match size of target (4)" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925318 "|top|Memorys:memorys_u|tm1637_driver:tm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tm1637_driver.v(109) " "Verilog HDL assignment warning at tm1637_driver.v(109): truncated value with size 32 to match size of target (4)" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925318 "|top|Memorys:memorys_u|tm1637_driver:tm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tm1637_driver.v(143) " "Verilog HDL assignment warning at tm1637_driver.v(143): truncated value with size 32 to match size of target (4)" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925318 "|top|Memorys:memorys_u|tm1637_driver:tm"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_digit_driver.v 1 1 " "Using design file seven_digit_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_digit_driver " "Found entity 1: seven_digit_driver" {  } { { "seven_digit_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/seven_digit_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925334 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_digit_driver Memorys:memorys_u\|seven_digit_driver:sd " "Elaborating entity \"seven_digit_driver\" for hierarchy \"Memorys:memorys_u\|seven_digit_driver:sd\"" {  } { { "memorys.v" "sd" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dfc.v 1 1 " "Using design file dfc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dfc " "Found entity 1: dfc" {  } { { "dfc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dfc dfc:dfc_u " "Elaborating entity \"dfc\" for hierarchy \"dfc:dfc_u\"" {  } { { "top.v" "dfc_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adc_to_digital.v 1 1 " "Using design file adc_to_digital.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adc_to_digital " "Found entity 1: adc_to_digital" {  } { { "adc_to_digital.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/adc_to_digital.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_to_digital adc_to_digital:adc_to_digital_u_1 " "Elaborating entity \"adc_to_digital\" for hierarchy \"adc_to_digital:adc_to_digital_u_1\"" {  } { { "top.v" "adc_to_digital_u_1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "morse_code.v 1 1 " "Using design file morse_code.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Morse_Code " "Found entity 1: Morse_Code" {  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Morse_Code Morse_Code:Morse_Code_u " "Elaborating entity \"Morse_Code\" for hierarchy \"Morse_Code:Morse_Code_u\"" {  } { { "top.v" "Morse_Code_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 morse_code.v(65) " "Verilog HDL assignment warning at morse_code.v(65): truncated value with size 32 to match size of target (8)" {  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925382 "|top|Morse_Code:Morse_Code_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 morse_code.v(66) " "Verilog HDL assignment warning at morse_code.v(66): truncated value with size 32 to match size of target (8)" {  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925382 "|top|Morse_Code:Morse_Code_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 morse_code.v(67) " "Verilog HDL assignment warning at morse_code.v(67): truncated value with size 32 to match size of target (8)" {  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925382 "|top|Morse_Code:Morse_Code_u"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "activated ACTIVATED mazes.v(10) " "Verilog HDL Declaration information at mazes.v(10): object \"activated\" differs only in case from object \"ACTIVATED\" in the same scope" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615925398 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mazes.v 1 1 " "Using design file mazes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mazes " "Found entity 1: Mazes" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "now mazes.v(149) " "Verilog HDL Implicit Net warning at mazes.v(149): created implicit net for \"now\"" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mazes Mazes:u_maze " "Elaborating entity \"Mazes\" for hierarchy \"Mazes:u_maze\"" {  } { { "top.v" "u_maze" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "now mazes.v(149) " "Verilog HDL or VHDL warning at mazes.v(149): object \"now\" assigned a value but never read" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 initial_pos.mem(5) " "Verilog HDL assignment warning at initial_pos.mem(5): truncated value with size 8 to match size of target (6)" {  } { { "initial_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/initial_pos.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 initial_pos.mem(8) " "Verilog HDL assignment warning at initial_pos.mem(8): truncated value with size 8 to match size of target (6)" {  } { { "initial_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/initial_pos.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 initial_pos.mem(11) " "Verilog HDL assignment warning at initial_pos.mem(11): truncated value with size 8 to match size of target (6)" {  } { { "initial_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/initial_pos.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 initial_pos.mem(14) " "Verilog HDL assignment warning at initial_pos.mem(14): truncated value with size 8 to match size of target (6)" {  } { { "initial_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/initial_pos.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 initial_pos.mem(17) " "Verilog HDL assignment warning at initial_pos.mem(17): truncated value with size 8 to match size of target (6)" {  } { { "initial_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/initial_pos.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 initial_pos.mem(20) " "Verilog HDL assignment warning at initial_pos.mem(20): truncated value with size 8 to match size of target (6)" {  } { { "initial_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/initial_pos.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 initial_pos.mem(23) " "Verilog HDL assignment warning at initial_pos.mem(23): truncated value with size 8 to match size of target (6)" {  } { { "initial_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/initial_pos.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 initial_pos.mem(26) " "Verilog HDL assignment warning at initial_pos.mem(26): truncated value with size 8 to match size of target (6)" {  } { { "initial_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/initial_pos.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 initial_pos.mem(29) " "Verilog HDL assignment warning at initial_pos.mem(29): truncated value with size 8 to match size of target (6)" {  } { { "initial_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/initial_pos.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_pos.mem(5) " "Verilog HDL assignment warning at final_pos.mem(5): truncated value with size 8 to match size of target (6)" {  } { { "final_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/final_pos.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_pos.mem(8) " "Verilog HDL assignment warning at final_pos.mem(8): truncated value with size 8 to match size of target (6)" {  } { { "final_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/final_pos.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_pos.mem(11) " "Verilog HDL assignment warning at final_pos.mem(11): truncated value with size 8 to match size of target (6)" {  } { { "final_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/final_pos.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_pos.mem(14) " "Verilog HDL assignment warning at final_pos.mem(14): truncated value with size 8 to match size of target (6)" {  } { { "final_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/final_pos.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_pos.mem(17) " "Verilog HDL assignment warning at final_pos.mem(17): truncated value with size 8 to match size of target (6)" {  } { { "final_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/final_pos.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_pos.mem(20) " "Verilog HDL assignment warning at final_pos.mem(20): truncated value with size 8 to match size of target (6)" {  } { { "final_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/final_pos.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_pos.mem(23) " "Verilog HDL assignment warning at final_pos.mem(23): truncated value with size 8 to match size of target (6)" {  } { { "final_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/final_pos.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_pos.mem(26) " "Verilog HDL assignment warning at final_pos.mem(26): truncated value with size 8 to match size of target (6)" {  } { { "final_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/final_pos.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_pos.mem(29) " "Verilog HDL assignment warning at final_pos.mem(29): truncated value with size 8 to match size of target (6)" {  } { { "final_pos.mem" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/final_pos.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 mazes.v(149) " "Verilog HDL assignment warning at mazes.v(149): truncated value with size 3 to match size of target (1)" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_mazes.data_a 0 mazes.v(21) " "Net \"all_mazes.data_a\" at mazes.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_mazes.waddr_a 0 mazes.v(21) " "Net \"all_mazes.waddr_a\" at mazes.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_ini.data_a 0 mazes.v(22) " "Net \"all_ini.data_a\" at mazes.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_ini.waddr_a 0 mazes.v(22) " "Net \"all_ini.waddr_a\" at mazes.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_final.data_a 0 mazes.v(23) " "Net \"all_final.data_a\" at mazes.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_final.waddr_a 0 mazes.v(23) " "Net \"all_final.waddr_a\" at mazes.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_mazes.we_a 0 mazes.v(21) " "Net \"all_mazes.we_a\" at mazes.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_ini.we_a 0 mazes.v(22) " "Net \"all_ini.we_a\" at mazes.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_final.we_a 0 mazes.v(23) " "Net \"all_final.we_a\" at mazes.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767615925414 "|top|Mazes:u_maze"}
{ "Warning" "WSGN_SEARCH_FILE" "display_mazes.v 1 1 " "Using design file display_mazes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_mazes " "Found entity 1: display_mazes" {  } { { "display_mazes.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/display_mazes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925430 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_mazes Mazes:u_maze\|display_mazes:dis1 " "Elaborating entity \"display_mazes\" for hierarchy \"Mazes:u_maze\|display_mazes:dis1\"" {  } { { "mazes.v" "dis1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ws2812_driver.v 1 1 " "Using design file ws2812_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_driver " "Found entity 1: ws2812_driver" {  } { { "ws2812_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/ws2812_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_driver Mazes:u_maze\|display_mazes:dis1\|ws2812_driver:w1 " "Elaborating entity \"ws2812_driver\" for hierarchy \"Mazes:u_maze\|display_mazes:dis1\|ws2812_driver:w1\"" {  } { { "display_mazes.v" "w1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/display_mazes.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "activated ACTIVATED passwords.v(10) " "Verilog HDL Declaration information at passwords.v(10): object \"activated\" differs only in case from object \"ACTIVATED\" in the same scope" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767615925478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "passwords.v 1 1 " "Using design file passwords.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Passwords " "Found entity 1: Passwords" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Passwords Passwords:u_password " "Elaborating entity \"Passwords\" for hierarchy \"Passwords:u_password\"" {  } { { "top.v" "u_password" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conflict_found passwords.v(288) " "Verilog HDL or VHDL warning at passwords.v(288): object \"conflict_found\" assigned a value but never read" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767615925494 "|top|Passwords:u_password"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regen_position passwords.v(289) " "Verilog HDL or VHDL warning at passwords.v(289): object \"regen_position\" assigned a value but never read" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767615925494 "|top|Passwords:u_password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 passwords.v(294) " "Verilog HDL assignment warning at passwords.v(294): truncated value with size 32 to match size of target (6)" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925494 "|top|Passwords:u_password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 passwords.v(295) " "Verilog HDL assignment warning at passwords.v(295): truncated value with size 32 to match size of target (6)" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925494 "|top|Passwords:u_password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 passwords.v(296) " "Verilog HDL assignment warning at passwords.v(296): truncated value with size 32 to match size of target (6)" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925494 "|top|Passwords:u_password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 passwords.v(297) " "Verilog HDL assignment warning at passwords.v(297): truncated value with size 32 to match size of target (6)" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925494 "|top|Passwords:u_password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 passwords.v(298) " "Verilog HDL assignment warning at passwords.v(298): truncated value with size 32 to match size of target (6)" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925494 "|top|Passwords:u_password"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 passwords.v(453) " "Verilog HDL assignment warning at passwords.v(453): truncated value with size 32 to match size of target (6)" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767615925494 "|top|Passwords:u_password"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "passwords.v(539) " "Verilog HDL Case Statement information at passwords.v(539): all case item expressions in this case statement are onehot" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 539 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767615925494 "|top|Passwords:u_password"}
{ "Warning" "WSGN_SEARCH_FILE" "wire_debounce.v 1 1 " "Using design file wire_debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wire_debounce " "Found entity 1: wire_debounce" {  } { { "wire_debounce.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/wire_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925510 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_debounce wire_debounce:u_wire_filter " "Elaborating entity \"wire_debounce\" for hierarchy \"wire_debounce:u_wire_filter\"" {  } { { "top.v" "u_wire_filter" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wires.v 1 1 " "Using design file wires.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Wires " "Found entity 1: Wires" {  } { { "wires.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/wires.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615925525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767615925525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wires Wires:wires_u " "Elaborating entity \"Wires\" for hierarchy \"Wires:wires_u\"" {  } { { "top.v" "wires_u" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615925525 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wires.v(85) " "Verilog HDL Case Statement information at wires.v(85): all case item expressions in this case statement are onehot" {  } { { "wires.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/wires.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767615925525 "|top|Wires:wires_u"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767615925717 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_v5s1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615925859 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_v5s1.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615925859 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_v5s1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615925859 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_v5s1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615925859 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1767615925859 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1767615925859 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926511 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1767615926511 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1767615926511 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"AA:adc_u\|AA_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "AA/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "AA/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "AA/synthesis/submodules/AA_adc_mega_0.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/AA_adc_mega_0.v" 58 0 0 } } { "AA/synthesis/AA.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/AA.v" 41 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615926733 "|top|AA:adc_u|AA_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1767615926733 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1767615926733 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 576 D:/intelFPGA_lite/18.1/BIG_BOMB/db/top.ram0_Mazes_5145f06.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (576) in the Memory Initialization File \"D:/intelFPGA_lite/18.1/BIG_BOMB/db/top.ram0_Mazes_5145f06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1767615927178 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 D:/intelFPGA_lite/18.1/BIG_BOMB/db/top.ram1_Mazes_5145f06.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"D:/intelFPGA_lite/18.1/BIG_BOMB/db/top.ram1_Mazes_5145f06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1767615927178 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 D:/intelFPGA_lite/18.1/BIG_BOMB/db/top.ram2_Mazes_5145f06.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"D:/intelFPGA_lite/18.1/BIG_BOMB/db/top.ram2_Mazes_5145f06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1767615927178 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Mazes:u_maze\|all_mazes " "RAM logic \"Mazes:u_maze\|all_mazes\" is uninferred because MIF is not supported for the selected family" {  } { { "mazes.v" "all_mazes" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 21 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1767615927226 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Morse_Code:Morse_Code_u\|Ram0 " "RAM logic \"Morse_Code:Morse_Code_u\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "morse_code.v" "Ram0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 154 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1767615927226 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Mazes:u_maze\|all_ini " "RAM logic \"Mazes:u_maze\|all_ini\" is uninferred because MIF is not supported for the selected family" {  } { { "mazes.v" "all_ini" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 22 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1767615927226 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Mazes:u_maze\|all_final " "RAM logic \"Mazes:u_maze\|all_final\" is uninferred because MIF is not supported for the selected family" {  } { { "mazes.v" "all_final" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/mazes.v" 23 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1767615927226 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Random_Serial_Number:u_serial\|Ram0 " "RAM logic \"Random_Serial_Number:u_serial\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "random_serial_number.v" "Ram0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/random_serial_number.v" 33 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1767615927226 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1767615927226 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "64 " "Inferred 64 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dfc:dfc_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dfc:dfc_u\|Mult0\"" {  } { { "dfc.v" "Mult0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Morse_Code:Morse_Code_u\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Morse_Code:Morse_Code_u\|Div0\"" {  } { { "morse_code.v" "Div0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Morse_Code:Morse_Code_u\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Morse_Code:Morse_Code_u\|Mod1\"" {  } { { "morse_code.v" "Mod1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Morse_Code:Morse_Code_u\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Morse_Code:Morse_Code_u\|Mod0\"" {  } { { "morse_code.v" "Mod0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Morse_Code:Morse_Code_u\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Morse_Code:Morse_Code_u\|Div1\"" {  } { { "morse_code.v" "Div1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Memorys:memorys_u\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Memorys:memorys_u\|Mod0\"" {  } { { "memorys.v" "Mod0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod8\"" {  } { { "passwords.v" "Mod8" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod0\"" {  } { { "passwords.v" "Mod0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 293 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod1\"" {  } { { "passwords.v" "Mod1" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod2\"" {  } { { "passwords.v" "Mod2" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod3\"" {  } { { "passwords.v" "Mod3" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod4\"" {  } { { "passwords.v" "Mod4" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 297 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod9\"" {  } { { "passwords.v" "Mod9" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod7\"" {  } { { "passwords.v" "Mod7" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod10\"" {  } { { "passwords.v" "Mod10" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod5\"" {  } { { "passwords.v" "Mod5" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 298 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod34\"" {  } { { "passwords.v" "Mod34" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod33\"" {  } { { "passwords.v" "Mod33" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod32\"" {  } { { "passwords.v" "Mod32" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod35\"" {  } { { "passwords.v" "Mod35" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod11\"" {  } { { "passwords.v" "Mod11" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod36\"" {  } { { "passwords.v" "Mod36" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod13\"" {  } { { "passwords.v" "Mod13" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod14\"" {  } { { "passwords.v" "Mod14" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod12\"" {  } { { "passwords.v" "Mod12" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod15\"" {  } { { "passwords.v" "Mod15" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod39\"" {  } { { "passwords.v" "Mod39" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod38\"" {  } { { "passwords.v" "Mod38" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod37\"" {  } { { "passwords.v" "Mod37" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod40\"" {  } { { "passwords.v" "Mod40" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod16\"" {  } { { "passwords.v" "Mod16" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod41\"" {  } { { "passwords.v" "Mod41" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod18\"" {  } { { "passwords.v" "Mod18" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod19\"" {  } { { "passwords.v" "Mod19" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod17\"" {  } { { "passwords.v" "Mod17" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod20\"" {  } { { "passwords.v" "Mod20" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod44\"" {  } { { "passwords.v" "Mod44" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod43\"" {  } { { "passwords.v" "Mod43" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod42\"" {  } { { "passwords.v" "Mod42" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod45\"" {  } { { "passwords.v" "Mod45" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod21\"" {  } { { "passwords.v" "Mod21" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod46 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod46\"" {  } { { "passwords.v" "Mod46" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod23\"" {  } { { "passwords.v" "Mod23" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod24\"" {  } { { "passwords.v" "Mod24" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod22\"" {  } { { "passwords.v" "Mod22" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod25\"" {  } { { "passwords.v" "Mod25" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod49 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod49\"" {  } { { "passwords.v" "Mod49" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod48 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod48\"" {  } { { "passwords.v" "Mod48" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod47\"" {  } { { "passwords.v" "Mod47" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod50 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod50\"" {  } { { "passwords.v" "Mod50" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod26\"" {  } { { "passwords.v" "Mod26" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod51 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod51\"" {  } { { "passwords.v" "Mod51" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod28\"" {  } { { "passwords.v" "Mod28" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod29\"" {  } { { "passwords.v" "Mod29" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod27\"" {  } { { "passwords.v" "Mod27" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod30\"" {  } { { "passwords.v" "Mod30" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod54 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod54\"" {  } { { "passwords.v" "Mod54" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod53 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod53\"" {  } { { "passwords.v" "Mod53" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod52 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod52\"" {  } { { "passwords.v" "Mod52" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod55 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod55\"" {  } { { "passwords.v" "Mod55" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod31\"" {  } { { "passwords.v" "Mod31" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod56 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod56\"" {  } { { "passwords.v" "Mod56" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "talking:talking_u\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"talking:talking_u\|Mod0\"" {  } { { "talking.v" "Mod0" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Passwords:u_password\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Passwords:u_password\|Mod6\"" {  } { { "passwords.v" "Mod6" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 453 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767615930087 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767615930087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dfc:dfc_u\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\"" {  } { { "dfc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dfc:dfc_u\|lpm_mult:Mult0 " "Instantiated megafunction \"dfc:dfc_u\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930134 ""}  } { { "dfc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615930134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core dfc:dfc_u\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "dfc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder dfc:dfc_u\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "dfc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dfc:dfc_u\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "dfc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add dfc:dfc_u\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "dfc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] dfc:dfc_u\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "dfc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dfc:dfc_u\|lpm_mult:Mult0\|altshift:external_latency_ffs dfc:dfc_u\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dfc:dfc_u\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "dfc.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/dfc.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Morse_Code:Morse_Code_u\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Morse_Code:Morse_Code_u\|lpm_divide:Div0\"" {  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Morse_Code:Morse_Code_u\|lpm_divide:Div0 " "Instantiated megafunction \"Morse_Code:Morse_Code_u\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930388 ""}  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615930388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bsl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bsl " "Found entity 1: lpm_divide_bsl" {  } { { "db/lpm_divide_bsl.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/lpm_divide_bsl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4fe " "Found entity 1: alt_u_div_4fe" {  } { { "db/alt_u_div_4fe.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/alt_u_div_4fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Morse_Code:Morse_Code_u\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Morse_Code:Morse_Code_u\|lpm_divide:Mod1\"" {  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Morse_Code:Morse_Code_u\|lpm_divide:Mod1 " "Instantiated megafunction \"Morse_Code:Morse_Code_u\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930546 ""}  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615930546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkl " "Found entity 1: lpm_divide_dkl" {  } { { "db/lpm_divide_dkl.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/lpm_divide_dkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_vee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_vee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_vee " "Found entity 1: alt_u_div_vee" {  } { { "db/alt_u_div_vee.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/alt_u_div_vee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Morse_Code:Morse_Code_u\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Morse_Code:Morse_Code_u\|lpm_divide:Mod0\"" {  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Morse_Code:Morse_Code_u\|lpm_divide:Mod0 " "Instantiated megafunction \"Morse_Code:Morse_Code_u\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930626 ""}  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615930626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekl " "Found entity 1: lpm_divide_ekl" {  } { { "db/lpm_divide_ekl.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/lpm_divide_ekl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Morse_Code:Morse_Code_u\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Morse_Code:Morse_Code_u\|lpm_divide:Div1\"" {  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Morse_Code:Morse_Code_u\|lpm_divide:Div1 " "Instantiated megafunction \"Morse_Code:Morse_Code_u\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930690 ""}  } { { "morse_code.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/morse_code.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615930690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/lpm_divide_8sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memorys:memorys_u\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Memorys:memorys_u\|lpm_divide:Mod0\"" {  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memorys:memorys_u\|lpm_divide:Mod0 " "Instantiated megafunction \"Memorys:memorys_u\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930753 ""}  } { { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615930753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/lpm_divide_akl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/alt_u_div_see.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Passwords:u_password\|lpm_divide:Mod8 " "Elaborated megafunction instantiation \"Passwords:u_password\|lpm_divide:Mod8\"" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Passwords:u_password\|lpm_divide:Mod8 " "Instantiated megafunction \"Passwords:u_password\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930833 ""}  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 271 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615930833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Passwords:u_password\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Passwords:u_password\|lpm_divide:Mod0\"" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 293 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Passwords:u_password\|lpm_divide:Mod0 " "Instantiated megafunction \"Passwords:u_password\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930861 ""}  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 293 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615930861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8kl " "Found entity 1: lpm_divide_8kl" {  } { { "db/lpm_divide_8kl.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/lpm_divide_8kl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/alt_u_div_oee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Passwords:u_password\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Passwords:u_password\|lpm_divide:Mod1\"" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 294 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615930944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Passwords:u_password\|lpm_divide:Mod1 " "Instantiated megafunction \"Passwords:u_password\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615930944 ""}  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 294 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615930944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkl " "Found entity 1: lpm_divide_fkl" {  } { { "db/lpm_divide_fkl.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/lpm_divide_fkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615930991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615930991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tee " "Found entity 1: alt_u_div_tee" {  } { { "db/alt_u_div_tee.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/alt_u_div_tee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615931007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615931007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "talking:talking_u\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"talking:talking_u\|lpm_divide:Mod0\"" {  } { { "talking.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615932181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "talking:talking_u\|lpm_divide:Mod0 " "Instantiated megafunction \"talking:talking_u\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615932181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615932181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615932181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615932181 ""}  } { { "talking.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615932181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/lpm_divide_bkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615932213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615932213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615932229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615932229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/alt_u_div_uee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615932245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615932245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Passwords:u_password\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"Passwords:u_password\|lpm_divide:Mod6\"" {  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 453 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615932262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Passwords:u_password\|lpm_divide:Mod6 " "Instantiated megafunction \"Passwords:u_password\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615932262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615932262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615932262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767615932262 ""}  } { { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 453 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767615932262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/lpm_divide_ckl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615932293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615932293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615932309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615932309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/db/alt_u_div_0fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767615932325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615932325 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1767615933225 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 15 -1 0 } } { "memorys.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/memorys.v" 115 -1 0 } } { "passwords.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/passwords.v" 419 -1 0 } } { "talking.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/talking.v" 133 -1 0 } } { "lcd2004a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd2004a.v" 306 -1 0 } } { "random_number.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/random_number.v" 42 -1 0 } } { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 20 -1 0 } } { "tm1637_driver.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/tm1637_driver.v" 21 -1 0 } } { "lcd1602a.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/lcd1602a.v" 244 -1 0 } } { "random_serial_number.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/random_serial_number.v" 102 -1 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 55 -1 0 } } { "AA/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/AA/synthesis/submodules/altera_modular_adc_control_fsm.v" 737 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1767615933322 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1767615933322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "T_DP\[0\] VCC " "Pin \"T_DP\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|T_DP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T_DP\[1\] VCC " "Pin \"T_DP\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|T_DP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T_DP\[2\] GND " "Pin \"T_DP\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|T_DP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T_DP\[3\] VCC " "Pin \"T_DP\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|T_DP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T_DP\[4\] GND " "Pin \"T_DP\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|T_DP[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T_DP\[5\] VCC " "Pin \"T_DP\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|T_DP[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_seven_digit\[0\] GND " "Pin \"mem_seven_digit\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|mem_seven_digit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_seven_digit\[1\] GND " "Pin \"mem_seven_digit\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|mem_seven_digit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_seven_digit\[2\] GND " "Pin \"mem_seven_digit\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|mem_seven_digit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_seven_digit\[3\] GND " "Pin \"mem_seven_digit\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|mem_seven_digit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_seven_digit\[4\] GND " "Pin \"mem_seven_digit\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|mem_seven_digit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_seven_digit\[5\] GND " "Pin \"mem_seven_digit\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|mem_seven_digit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_seven_digit\[6\] GND " "Pin \"mem_seven_digit\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|mem_seven_digit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_seven_digit\[7\] GND " "Pin \"mem_seven_digit\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/18.1/BIG_BOMB/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767615936959 "|top|mem_seven_digit[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767615936959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767615937150 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767615943965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/BIG_BOMB/output_files/top.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/BIG_BOMB/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615944155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767615944568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767615944568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6498 " "Implemented 6498 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767615944934 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767615944934 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1767615944934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6374 " "Implemented 6374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767615944934 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1767615944934 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1767615944934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767615944934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767615944981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 05 20:25:44 2026 " "Processing ended: Mon Jan 05 20:25:44 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767615944981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767615944981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767615944981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767615944981 ""}
