{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715595953688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715595953688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 12:25:53 2024 " "Processing started: Mon May 13 12:25:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715595953688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595953688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL " "Command: quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595953688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715595953987 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1715595953987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_display " "Found entity 1: debug_display" {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/control.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 PI " "Found entity 1: PI" {  } { { "../blocks/control.v" "" { Text "C:/FPGA/Projects/blocks/control.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961302 ""} { "Info" "ISGN_ENTITY_NAME" "2 saturation " "Found entity 2: saturation" {  } { { "../blocks/control.v" "" { Text "C:/FPGA/Projects/blocks/control.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/trigonometry.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry_deg " "Found entity 1: trigonometry_deg" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961310 ""} { "Info" "ISGN_ENTITY_NAME" "2 trigonometry_rad " "Found entity 2: trigonometry_rad" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_core " "Found entity 1: regularization_core" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961311 ""} { "Info" "ISGN_ENTITY_NAME" "2 regularization " "Found entity 2: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/rectifier_sensing.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/rectifier_sensing.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensing_Ibat " "Found entity 1: sensing_Ibat" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961312 ""} { "Info" "ISGN_ENTITY_NAME" "2 sensing_Vbat " "Found entity 2: sensing_Vbat" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../blocks/PLL.v" "" { Text "C:/FPGA/Projects/blocks/PLL.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/manual_value_control.v 4 4 " "Found 4 design units, including 4 entities, in source file /fpga/projects/blocks/manual_value_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 value_control " "Found entity 1: value_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961315 ""} { "Info" "ISGN_ENTITY_NAME" "2 theta_control " "Found entity 2: theta_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961315 ""} { "Info" "ISGN_ENTITY_NAME" "3 phi_control " "Found entity 3: phi_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961315 ""} { "Info" "ISGN_ENTITY_NAME" "4 angle_control_theta_phi " "Found entity 4: angle_control_theta_phi" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi " "Found entity 1: hybrid_control_theta_phi" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_theta.v(103) " "Verilog HDL information at hybrid_control_theta.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715595961317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta " "Found entity 1: hybrid_control_theta" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_phi.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/hybrid_control_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_phi_x " "Found entity 1: hybrid_control_phi_x" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961319 ""} { "Info" "ISGN_ENTITY_NAME" "2 hybrid_control_phi " "Found entity 2: hybrid_control_phi" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_mixed.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_mixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_mixed " "Found entity 1: hybrid_control_mixed" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/frequency_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/frequency_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_control " "Found entity 1: frequency_control" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961321 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(190) " "Verilog HDL warning at display_7seg.v(190): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715595961323 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(309) " "Verilog HDL warning at display_7seg.v(309): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 309 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715595961324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/display_7seg.v 5 5 " "Found 5 design units, including 5 entities, in source file /fpga/projects/blocks/display_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961324 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec2hex " "Found entity 2: dec2hex" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961324 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2seg " "Found entity 3: dec2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961324 ""} { "Info" "ISGN_ENTITY_NAME" "4 num2seg " "Found entity 4: num2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961324 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex2seg_couple " "Found entity 5: hex2seg_couple" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_core " "Found entity 1: debounce_core" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961325 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_core " "Found entity 1: dead_time_core" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961326 ""} { "Info" "ISGN_ENTITY_NAME" "2 dead_time " "Found entity 2: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_up " "Found entity 1: counter_up" {  } { { "../blocks/counter.v" "" { Text "C:/FPGA/Projects/blocks/counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABS " "Found entity 1: ABS" {  } { { "../blocks/ABS.v" "" { Text "C:/FPGA/Projects/blocks/ABS.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/hybridcontrol_theta_phi_ol/pll_theta_phi_ol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/hybridcontrol_theta_phi_ol/pll_theta_phi_ol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_theta_phi_OL " "Found entity 1: PLL_theta_phi_OL" {  } { { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715595961330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 hybrid_control_mixed.v(87) " "Verilog HDL Implicit Net warning at hybrid_control_mixed.v(87): created implicit net for \"C0\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG0_reg debug.v(34) " "Verilog HDL error at debug.v(34): object \"SEG0_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG1_reg debug.v(35) " "Verilog HDL error at debug.v(35): object \"SEG1_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG0_reg debug.v(38) " "Verilog HDL error at debug.v(38): object \"SEG0_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG1_reg debug.v(39) " "Verilog HDL error at debug.v(39): object \"SEG1_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG0_reg debug.v(42) " "Verilog HDL error at debug.v(42): object \"SEG0_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG1_reg debug.v(43) " "Verilog HDL error at debug.v(43): object \"SEG1_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG0_reg debug.v(46) " "Verilog HDL error at debug.v(46): object \"SEG0_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG1_reg debug.v(47) " "Verilog HDL error at debug.v(47): object \"SEG1_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG0_reg debug.v(50) " "Verilog HDL error at debug.v(50): object \"SEG0_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG1_reg debug.v(51) " "Verilog HDL error at debug.v(51): object \"SEG1_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG0_reg debug.v(54) " "Verilog HDL error at debug.v(54): object \"SEG0_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG1_reg debug.v(55) " "Verilog HDL error at debug.v(55): object \"SEG1_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG0_reg debug.v(58) " "Verilog HDL error at debug.v(58): object \"SEG0_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SEG1_reg debug.v(59) " "Verilog HDL error at debug.v(59): object \"SEG1_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715595961330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961344 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715595961407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 13 12:26:01 2024 " "Processing ended: Mon May 13 12:26:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715595961407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715595961407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715595961407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595961407 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715595962050 ""}
