\begin{table}[!h]
\centering
\begin{tabular}{|c|c|c|}
\hline
Interface & Type & Usage \\ \hline
reset & in & reset signal \\ \hline
instruction\_i & in & \multirow{2}{*}{instruction} \\ \cline{1-2}
instruction\_o & out &  \\ \hline
operator & out & operator \\ \hline
category & out & sub-category of the operator \\ \hline
operand\_a & out & \multirow{2}{*}{operands} \\ \cline{1-2}
operand\_b & out &  \\ \hline
register\_read\_enable\_a & out & \multirow{3}{*}{read port A of the register file} \\ \cline{1-2}
register\_read\_address\_a & out &  \\ \cline{1-2}
register\_read\_data\_a & in &  \\ \hline
register\_read\_enable\_b & out & \multirow{3}{*}{read port B of the register file} \\ \cline{1-2}
register\_read\_address\_b & out &  \\ \cline{1-2}
register\_read\_data\_b & in &  \\ \hline
register\_write\_enable & out & \multirow{3}{*}{write port of the register file} \\ \cline{1-2}
register\_write\_address & out &  \\ \cline{1-2}
register\_write\_data & out &  \\ \hline
register\_pc\_read\_data & in & \multirow{3}{*}{register PC} \\ \cline{1-2}
register\_pc\_write\_enable & out &  \\ \cline{1-2}
register\_pc\_write\_data & out &  \\ \hline
ex\_operator & in & \multirow{4}{*}{data forwarding from the stage EX} \\ \cline{1-2}
ex\_register\_write\_enable & in &  \\ \cline{1-2}
ex\_register\_write\_address & in &  \\ \cline{1-2}
ex\_register\_write\_data & in &  \\ \hline
mem\_register\_write\_enable & in & \multirow{3}{*}{data forwarding from the stage MEM} \\ \cline{1-2}
mem\_register\_write\_address & in &  \\ \cline{1-2}
mem\_register\_write\_data & in &  \\ \hline
stall\_request & out & whether or not is to request stall \\ \hline
\end{tabular}
\caption{the interfaces of the stage ID}
\end{table}
