{"vcs1":{"timestamp_begin":1730979226.652185660, "rt":1.40, "ut":0.31, "st":0.23}}
{"vcselab":{"timestamp_begin":1730979228.123588013, "rt":1.03, "ut":0.28, "st":0.21}}
{"link":{"timestamp_begin":1730979229.229887195, "rt":0.34, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730979226.069147802}
{"VCS_COMP_START_TIME": 1730979226.069147802}
{"VCS_COMP_END_TIME": 1730979236.443160648}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330404}}
{"stitch_vcselab": {"peak_mem": 231540}}
