read_verilog ../top.v
proc
 sat -verify -prove x 1 -tempinduct middle
