# Asynchronous_FIFO


Implemented the following [Article](https://github.com/ujjawalece/Asynchronous_FIFO/blob/main/FIFO%20implementation.pdf) to simulate an Asynchronous FIFO.
Please go through the above paper to understand complete implementation.

All verilog files are [here](https://github.com/ujjawalece/Asynchronous_FIFO/tree/main/Verilog%20Codes).

Also added a basic [Test_bench](https://github.com/ujjawalece/Asynchronous_FIFO/blob/main/Verilog%20Codes/testbench.v).
