* Z:\mnt\design.r\spice\examples\1522.asc
C1 N002 N001 .22µ
V1 IN 0 3
C2 OUT 0 10µ
Rload OUT 0 200
? Missing component
.tran 1m startup
.lib LTC1522.sub
.backanno
.end
