Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep  8 15:49:14 2025
| Host         : intern-ThinkStation-P330 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.413        0.000                      0                  168        0.165        0.000                      0                  168        9.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.413        0.000                      0                  168        0.165        0.000                      0                  168        9.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.413ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_head_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.246ns (30.400%)  route 2.853ns (69.600%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.653     9.323    dut_sim/state__1[0]
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_head_reg[0]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X4Y6           FDCE (Setup_fdce_C_CE)      -0.412    24.736    dut_sim/fifo_head_reg[0]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 15.413    

Slack (MET) :             15.413ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_head_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.246ns (30.400%)  route 2.853ns (69.600%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.653     9.323    dut_sim/state__1[0]
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_head_reg[1]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X4Y6           FDCE (Setup_fdce_C_CE)      -0.412    24.736    dut_sim/fifo_head_reg[1]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 15.413    

Slack (MET) :             15.413ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_head_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.246ns (30.400%)  route 2.853ns (69.600%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.653     9.323    dut_sim/state__1[0]
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_head_reg[2]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X4Y6           FDCE (Setup_fdce_C_CE)      -0.412    24.736    dut_sim/fifo_head_reg[2]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 15.413    

Slack (MET) :             15.413ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_peek_val_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.246ns (30.400%)  route 2.853ns (69.600%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.653     9.323    dut_sim/state__1[0]
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[2]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X4Y6           FDCE (Setup_fdce_C_CE)      -0.412    24.736    dut_sim/fifo_peek_val_reg[2]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 15.413    

Slack (MET) :             15.413ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_peek_val_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.246ns (30.400%)  route 2.853ns (69.600%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.653     9.323    dut_sim/state__1[0]
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[3]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X4Y6           FDCE (Setup_fdce_C_CE)      -0.412    24.736    dut_sim/fifo_peek_val_reg[3]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 15.413    

Slack (MET) :             15.413ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_peek_val_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.246ns (30.400%)  route 2.853ns (69.600%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.653     9.323    dut_sim/state__1[0]
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[6]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X4Y6           FDCE (Setup_fdce_C_CE)      -0.412    24.736    dut_sim/fifo_peek_val_reg[6]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 15.413    

Slack (MET) :             15.413ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_peek_val_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.246ns (30.400%)  route 2.853ns (69.600%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.653     9.323    dut_sim/state__1[0]
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[7]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X4Y6           FDCE (Setup_fdce_C_CE)      -0.412    24.736    dut_sim/fifo_peek_val_reg[7]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 15.413    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_peek_val_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.246ns (30.468%)  route 2.844ns (69.532%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.643     9.314    dut_sim/state__1[0]
    SLICE_X6Y4           FDCE                                         r  dut_sim/fifo_peek_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X6Y4           FDCE                                         r  dut_sim/fifo_peek_val_reg[0]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X6Y4           FDCE (Setup_fdce_C_CE)      -0.376    24.772    dut_sim/fifo_peek_val_reg[0]
  -------------------------------------------------------------------
                         required time                         24.772    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_peek_val_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.246ns (30.468%)  route 2.844ns (69.532%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.643     9.314    dut_sim/state__1[0]
    SLICE_X6Y4           FDCE                                         r  dut_sim/fifo_peek_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X6Y4           FDCE                                         r  dut_sim/fifo_peek_val_reg[1]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X6Y4           FDCE (Setup_fdce_C_CE)      -0.376    24.772    dut_sim/fifo_peek_val_reg[1]
  -------------------------------------------------------------------
                         required time                         24.772    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 dut_coord/at_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_peek_val_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.246ns (30.468%)  route 2.844ns (69.532%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.638     5.225    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456     5.681 r  dut_coord/at_reg[1]/Q
                         net (fo=5, routed)           1.028     6.709    dut_coord/at[1]
    SLICE_X2Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.833 r  dut_coord/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.833    dut_sim/S[0]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.346 r  dut_sim/state2_carry/CO[3]
                         net (fo=5, routed)           1.172     8.518    dut_sim/CO[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.671 r  dut_sim/fifo_head[2]_i_1/O
                         net (fo=12, routed)          0.643     9.314    dut_sim/state__1[0]
    SLICE_X6Y4           FDCE                                         r  dut_sim/fifo_peek_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517    24.924    dut_sim/CLK
    SLICE_X6Y4           FDCE                                         r  dut_sim/fifo_peek_val_reg[4]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.148    
    SLICE_X6Y4           FDCE (Setup_fdce_C_CE)      -0.376    24.772    dut_sim/fifo_peek_val_reg[4]
  -------------------------------------------------------------------
                         required time                         24.772    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                 15.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dut_sim/fifo_x_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/fifo_peek_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.190ns (66.661%)  route 0.095ns (33.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.539    dut_sim/CLK
    SLICE_X5Y6           FDRE                                         r  dut_sim/fifo_x_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  dut_sim/fifo_x_reg[4][7]/Q
                         net (fo=1, routed)           0.095     1.775    dut_sim/fifo_x_reg[4][7]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.049     1.824 r  dut_sim/fifo_peek_val[7]_i_1/O
                         net (fo=1, routed)           0.000     1.824    dut_sim/fifo_peek_val[7]_i_1_n_0
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.864     2.056    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[7]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.107     1.659    dut_sim/fifo_peek_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dut_sim/fifo_peek_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.539    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.680 r  dut_sim/fifo_peek_val_reg[2]/Q
                         net (fo=1, routed)           0.119     1.799    dut_sim/fifo_peek_val[2]
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.863     2.055    dut_sim/CLK
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[2]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X4Y7           FDCE (Hold_fdce_C_D)         0.070     1.624    dut_sim/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dut_coord/star_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/tL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.619%)  route 0.155ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.596     1.542    dut_coord/CLK
    SLICE_X0Y2           FDCE                                         r  dut_coord/star_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.683 r  dut_coord/star_reg[3]/Q
                         net (fo=9, routed)           0.155     1.838    dut_sim/tL_reg[7]_1[3]
    SLICE_X1Y1           FDCE                                         r  dut_sim/tL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.867     2.059    dut_sim/CLK
    SLICE_X1Y1           FDCE                                         r  dut_sim/tL_reg[3]/C
                         clock pessimism             -0.501     1.558    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.072     1.630    dut_sim/tL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dut_coord/star_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/tL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.605%)  route 0.142ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.596     1.542    dut_coord/CLK
    SLICE_X2Y2           FDCE                                         r  dut_coord/star_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.164     1.706 r  dut_coord/star_reg[0]/Q
                         net (fo=14, routed)          0.142     1.848    dut_sim/tL_reg[7]_1[0]
    SLICE_X1Y1           FDCE                                         r  dut_sim/tL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.867     2.059    dut_sim/CLK
    SLICE_X1Y1           FDCE                                         r  dut_sim/tL_reg[0]/C
                         clock pessimism             -0.501     1.558    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.070     1.628    dut_sim/tL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dut_sim/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/cycle_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.682%)  route 0.157ns (45.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.595     1.541    dut_sim/CLK
    SLICE_X1Y4           FDCE                                         r  dut_sim/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     1.682 r  dut_sim/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.157     1.839    dut_sim/state__0[1]
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.048     1.887 r  dut_sim/cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    dut_sim/cycle_count[1]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  dut_sim/cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_sim/CLK
    SLICE_X0Y4           FDCE                                         r  dut_sim/cycle_count_reg[1]/C
                         clock pessimism             -0.504     1.554    
    SLICE_X0Y4           FDCE (Hold_fdce_C_D)         0.107     1.661    dut_sim/cycle_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dut_sim/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.805%)  route 0.147ns (44.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.595     1.541    dut_sim/CLK
    SLICE_X0Y4           FDCE                                         r  dut_sim/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     1.682 r  dut_sim/cycle_count_reg[0]/Q
                         net (fo=7, routed)           0.147     1.829    dut_sim/cycle_count_reg_n_0_[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  dut_sim/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    dut_sim/FSM_sequential_state[0]_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  dut_sim/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_sim/CLK
    SLICE_X1Y4           FDCE                                         r  dut_sim/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.504     1.554    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.092     1.646    dut_sim/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dut_sim/fifo_peek_val_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.890%)  route 0.173ns (55.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.539    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.680 r  dut_sim/fifo_peek_val_reg[6]/Q
                         net (fo=1, routed)           0.173     1.853    dut_sim/fifo_peek_val[6]
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.863     2.055    dut_sim/CLK
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[6]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X4Y7           FDCE (Hold_fdce_C_D)         0.070     1.624    dut_sim/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dut_coord/star_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/done_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.381%)  route 0.156ns (45.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.596     1.542    dut_coord/CLK
    SLICE_X0Y2           FDCE                                         r  dut_coord/star_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.683 r  dut_coord/star_reg[4]/Q
                         net (fo=6, routed)           0.156     1.839    dut_coord/Q[4]
    SLICE_X0Y3           LUT4 (Prop_lut4_I3_O)        0.045     1.884 r  dut_coord/done[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    dut_sim/done_reg[7]_1[4]
    SLICE_X0Y3           FDCE                                         r  dut_sim/done_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_sim/CLK
    SLICE_X0Y3           FDCE                                         r  dut_sim/done_reg[4]/C
                         clock pessimism             -0.501     1.557    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.091     1.648    dut_sim/done_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dut_sim/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/cycle_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.285%)  route 0.157ns (45.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.595     1.541    dut_sim/CLK
    SLICE_X1Y4           FDCE                                         r  dut_sim/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     1.682 r  dut_sim/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.157     1.839    dut_sim/state__0[1]
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.045     1.884 r  dut_sim/cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    dut_sim/cycle_count[0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  dut_sim/cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_sim/CLK
    SLICE_X0Y4           FDCE                                         r  dut_sim/cycle_count_reg[0]/C
                         clock pessimism             -0.504     1.554    
    SLICE_X0Y4           FDCE (Hold_fdce_C_D)         0.091     1.645    dut_sim/cycle_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dut_sim/fifo_peek_val_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_sim/y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.539    dut_sim/CLK
    SLICE_X4Y6           FDCE                                         r  dut_sim/fifo_peek_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.128     1.667 r  dut_sim/fifo_peek_val_reg[3]/Q
                         net (fo=1, routed)           0.148     1.815    dut_sim/fifo_peek_val[3]
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.863     2.055    dut_sim/CLK
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[3]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X4Y7           FDCE (Hold_fdce_C_D)         0.013     1.567    dut_sim/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y2     dut_coord/at_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y3     dut_coord/at_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y3     dut_coord/at_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y2     dut_coord/at_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y3     dut_coord/at_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y2     dut_coord/at_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y3     dut_coord/at_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y3     dut_coord/at_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y1     dut_coord/received_done_I_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     dut_coord/at_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     dut_coord/at_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y3     dut_coord/at_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y3     dut_coord/at_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y3     dut_coord/at_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y3     dut_coord/at_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     dut_coord/at_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     dut_coord/at_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y3     dut_coord/at_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y3     dut_coord/at_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     dut_coord/at_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     dut_coord/at_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y3     dut_coord/at_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y3     dut_coord/at_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y3     dut_coord/at_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y3     dut_coord/at_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     dut_coord/at_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     dut_coord/at_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y3     dut_coord/at_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y3     dut_coord/at_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_sim/done_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done_out_tb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 4.095ns (44.956%)  route 5.013ns (55.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.639     5.226    dut_sim/CLK
    SLICE_X0Y1           FDCE                                         r  dut_sim/done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     5.645 r  dut_sim/done_reg[0]/Q
                         net (fo=3, routed)           5.013    10.658    done_out_tb_OBUF[0]
    K5                   OBUF (Prop_obuf_I_O)         3.676    14.334 r  done_out_tb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.334    done_out_tb[0]
    K5                                                                r  done_out_tb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.013ns  (logic 4.059ns (45.038%)  route 4.954ns (54.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634     5.221    dut_sim/CLK
    SLICE_X6Y7           FDCE                                         r  dut_sim/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.739 r  dut_sim/y_reg[0]/Q
                         net (fo=1, routed)           4.954    10.693    y_out_tb_OBUF[0]
    J3                   OBUF (Prop_obuf_I_O)         3.541    14.234 r  y_out_tb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.234    y_out_tb[0]
    J3                                                                r  y_out_tb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.753ns  (logic 4.062ns (46.404%)  route 4.691ns (53.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634     5.221    dut_sim/CLK
    SLICE_X6Y7           FDCE                                         r  dut_sim/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.739 r  dut_sim/y_reg[1]/Q
                         net (fo=1, routed)           4.691    10.430    y_out_tb_OBUF[1]
    H3                   OBUF (Prop_obuf_I_O)         3.544    13.974 r  y_out_tb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.974    y_out_tb[1]
    H3                                                                r  y_out_tb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 3.963ns (45.429%)  route 4.761ns (54.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634     5.221    dut_sim/CLK
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456     5.677 r  dut_sim/y_reg[6]/Q
                         net (fo=1, routed)           4.761    10.438    y_out_tb_OBUF[6]
    K3                   OBUF (Prop_obuf_I_O)         3.507    13.945 r  y_out_tb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.945    y_out_tb[6]
    K3                                                                r  y_out_tb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.047ns (46.548%)  route 4.647ns (53.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634     5.221    dut_sim/CLK
    SLICE_X6Y7           FDCE                                         r  dut_sim/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.739 r  dut_sim/y_reg[4]/Q
                         net (fo=1, routed)           4.647    10.386    y_out_tb_OBUF[4]
    L3                   OBUF (Prop_obuf_I_O)         3.529    13.915 r  y_out_tb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.915    y_out_tb[4]
    L3                                                                r  y_out_tb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 3.985ns (45.881%)  route 4.700ns (54.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634     5.221    dut_sim/CLK
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456     5.677 r  dut_sim/y_reg[2]/Q
                         net (fo=1, routed)           4.700    10.377    y_out_tb_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.529    13.905 r  y_out_tb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.905    y_out_tb[2]
    J1                                                                r  y_out_tb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 3.990ns (45.978%)  route 4.688ns (54.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634     5.221    dut_sim/CLK
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456     5.677 r  dut_sim/y_reg[3]/Q
                         net (fo=1, routed)           4.688    10.364    y_out_tb_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         3.534    13.898 r  y_out_tb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.898    y_out_tb[3]
    K1                                                                r  y_out_tb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 3.974ns (46.948%)  route 4.491ns (53.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634     5.221    dut_sim/CLK
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.456     5.677 r  dut_sim/y_reg[7]/Q
                         net (fo=1, routed)           4.491    10.168    y_out_tb_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.686 r  y_out_tb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.686    y_out_tb[7]
    K2                                                                r  y_out_tb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.049ns (48.858%)  route 4.239ns (51.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.634     5.221    dut_sim/CLK
    SLICE_X6Y7           FDCE                                         r  dut_sim/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.739 r  dut_sim/y_reg[5]/Q
                         net (fo=1, routed)           4.239     9.977    y_out_tb_OBUF[5]
    L2                   OBUF (Prop_obuf_I_O)         3.531    13.509 r  y_out_tb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.509    y_out_tb[5]
    L2                                                                r  y_out_tb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/done_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done_out_tb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 4.156ns (68.985%)  route 1.868ns (31.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.490    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.639     5.226    dut_sim/CLK
    SLICE_X0Y1           FDCE                                         r  dut_sim/done_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     5.645 r  dut_sim/done_reg[1]/Q
                         net (fo=3, routed)           1.868     7.513    done_out_tb_OBUF[1]
    P6                   OBUF (Prop_obuf_I_O)         3.737    11.250 r  done_out_tb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.250    done_out_tb[1]
    P6                                                                r  done_out_tb[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_sim/done_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done_out_tb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.406ns (80.571%)  route 0.339ns (19.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.595     1.541    dut_sim/CLK
    SLICE_X0Y3           FDCE                                         r  dut_sim/done_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.682 r  dut_sim/done_reg[5]/Q
                         net (fo=3, routed)           0.339     2.021    done_out_tb_OBUF[5]
    R5                   OBUF (Prop_obuf_I_O)         1.265     3.286 r  done_out_tb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.286    done_out_tb[5]
    R5                                                                r  done_out_tb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/done_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done_out_tb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.409ns (79.961%)  route 0.353ns (20.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.595     1.541    dut_sim/CLK
    SLICE_X0Y3           FDCE                                         r  dut_sim/done_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.682 r  dut_sim/done_reg[4]/Q
                         net (fo=3, routed)           0.353     2.035    done_out_tb_OBUF[4]
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.303 r  done_out_tb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.303    done_out_tb[4]
    T5                                                                r  done_out_tb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/done_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done_out_tb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.409ns (79.315%)  route 0.368ns (20.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.595     1.541    dut_sim/CLK
    SLICE_X0Y3           FDCE                                         r  dut_sim/done_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.682 r  dut_sim/done_reg[7]/Q
                         net (fo=3, routed)           0.368     2.050    done_out_tb_OBUF[7]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.318 r  done_out_tb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.318    done_out_tb[7]
    T9                                                                r  done_out_tb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/done_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done_out_tb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.420ns (79.526%)  route 0.366ns (20.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.596     1.542    dut_sim/CLK
    SLICE_X0Y1           FDCE                                         r  dut_sim/done_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.683 r  dut_sim/done_reg[2]/Q
                         net (fo=3, routed)           0.366     2.049    done_out_tb_OBUF[2]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.328 r  done_out_tb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.328    done_out_tb[2]
    R7                                                                r  done_out_tb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/done_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done_out_tb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.449ns (77.945%)  route 0.410ns (22.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.595     1.541    dut_sim/CLK
    SLICE_X0Y3           FDCE                                         r  dut_sim/done_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.128     1.669 r  dut_sim/done_reg[6]/Q
                         net (fo=3, routed)           0.410     2.079    done_out_tb_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.321     3.400 r  done_out_tb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.400    done_out_tb[6]
    T10                                                               r  done_out_tb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/done_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done_out_tb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.420ns (75.913%)  route 0.451ns (24.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.596     1.542    dut_sim/CLK
    SLICE_X0Y1           FDCE                                         r  dut_sim/done_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.683 r  dut_sim/done_reg[3]/Q
                         net (fo=3, routed)           0.451     2.134    done_out_tb_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.413 r  done_out_tb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.413    done_out_tb[3]
    R6                                                                r  done_out_tb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/done_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done_out_tb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.446ns (76.943%)  route 0.433ns (23.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.596     1.542    dut_sim/CLK
    SLICE_X0Y1           FDCE                                         r  dut_sim/done_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     1.670 r  dut_sim/done_reg[1]/Q
                         net (fo=3, routed)           0.433     2.103    done_out_tb_OBUF[1]
    P6                   OBUF (Prop_obuf_I_O)         1.318     3.422 r  done_out_tb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.422    done_out_tb[1]
    P6                                                                r  done_out_tb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.976ns  (logic 1.396ns (46.917%)  route 1.580ns (53.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.538    dut_sim/CLK
    SLICE_X6Y7           FDCE                                         r  dut_sim/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164     1.702 r  dut_sim/y_reg[5]/Q
                         net (fo=1, routed)           1.580     3.282    y_out_tb_OBUF[5]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.514 r  y_out_tb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.514    y_out_tb[5]
    L2                                                                r  y_out_tb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.082ns  (logic 1.360ns (44.147%)  route 1.721ns (55.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.538    dut_sim/CLK
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141     1.679 r  dut_sim/y_reg[7]/Q
                         net (fo=1, routed)           1.721     3.400    y_out_tb_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.620 r  y_out_tb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.620    y_out_tb[7]
    K2                                                                r  y_out_tb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_sim/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y_out_tb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.350ns (41.944%)  route 1.868ns (58.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.920    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.538    dut_sim/CLK
    SLICE_X4Y7           FDCE                                         r  dut_sim/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141     1.679 r  dut_sim/y_reg[6]/Q
                         net (fo=1, routed)           1.868     3.547    y_out_tb_OBUF[6]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.755 r  y_out_tb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.755    y_out_tb[6]
    K3                                                                r  y_out_tb[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.026ns  (logic 1.980ns (21.933%)  route 7.046ns (78.067%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.450     7.857    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.981 r  dut_sim/fifo_x[2][7]_i_1/O
                         net (fo=8, routed)           1.045     9.026    dut_sim/fifo_x[2][7]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  dut_sim/fifo_x_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X6Y3           FDRE                                         r  dut_sim/fifo_x_reg[2][1]/C

Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.026ns  (logic 1.980ns (21.933%)  route 7.046ns (78.067%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.450     7.857    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.981 r  dut_sim/fifo_x[2][7]_i_1/O
                         net (fo=8, routed)           1.045     9.026    dut_sim/fifo_x[2][7]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  dut_sim/fifo_x_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X6Y3           FDRE                                         r  dut_sim/fifo_x_reg[2][4]/C

Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.974ns (22.468%)  route 6.811ns (77.532%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.585     7.991    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I4_O)        0.118     8.109 r  dut_sim/fifo_x[3][7]_i_1/O
                         net (fo=8, routed)           0.675     8.784    dut_sim/fifo_x[3][7]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][0]/C

Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[3][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.974ns (22.468%)  route 6.811ns (77.532%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.585     7.991    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I4_O)        0.118     8.109 r  dut_sim/fifo_x[3][7]_i_1/O
                         net (fo=8, routed)           0.675     8.784    dut_sim/fifo_x[3][7]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][2]/C

Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[3][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.974ns (22.468%)  route 6.811ns (77.532%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.585     7.991    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I4_O)        0.118     8.109 r  dut_sim/fifo_x[3][7]_i_1/O
                         net (fo=8, routed)           0.675     8.784    dut_sim/fifo_x[3][7]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][3]/C

Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[3][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.974ns (22.468%)  route 6.811ns (77.532%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.585     7.991    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I4_O)        0.118     8.109 r  dut_sim/fifo_x[3][7]_i_1/O
                         net (fo=8, routed)           0.675     8.784    dut_sim/fifo_x[3][7]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][6]/C

Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[3][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.974ns (22.468%)  route 6.811ns (77.532%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.585     7.991    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I4_O)        0.118     8.109 r  dut_sim/fifo_x[3][7]_i_1/O
                         net (fo=8, routed)           0.675     8.784    dut_sim/fifo_x[3][7]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X5Y4           FDRE                                         r  dut_sim/fifo_x_reg[3][7]/C

Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.980ns (22.697%)  route 6.743ns (77.303%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.585     7.991    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I4_O)        0.124     8.115 r  dut_sim/fifo_x[1][7]_i_1/O
                         net (fo=8, routed)           0.607     8.722    dut_sim/fifo_x[1][7]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  dut_sim/fifo_x_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X4Y5           FDRE                                         r  dut_sim/fifo_x_reg[1][2]/C

Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.980ns (22.697%)  route 6.743ns (77.303%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.585     7.991    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I4_O)        0.124     8.115 r  dut_sim/fifo_x[1][7]_i_1/O
                         net (fo=8, routed)           0.607     8.722    dut_sim/fifo_x[1][7]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  dut_sim/fifo_x_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X4Y5           FDRE                                         r  dut_sim/fifo_x_reg[1][3]/C

Slack:                    inf
  Source:                 x_in_tb[3]
                            (input port)
  Destination:            dut_sim/fifo_x_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.980ns (22.697%)  route 6.743ns (77.303%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  x_in_tb[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in_tb[3]
    M2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  x_in_tb_IBUF[3]_inst/O
                         net (fo=6, routed)           4.540     6.024    dut_sim/D[3]
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.148 r  dut_sim/fifo_empty_i_4/O
                         net (fo=1, routed)           0.669     6.817    dut_sim/fifo_empty_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  dut_sim/fifo_empty_i_2/O
                         net (fo=3, routed)           0.342     7.282    dut_sim/fifo_tail0
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.124     7.406 r  dut_sim/fifo_tail[2]_i_2/O
                         net (fo=8, routed)           0.585     7.991    dut_sim/fifo_tail[2]_i_2_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I4_O)        0.124     8.115 r  dut_sim/fifo_x[1][7]_i_1/O
                         net (fo=8, routed)           0.607     8.722    dut_sim/fifo_x[1][7]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  dut_sim/fifo_x_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.316    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.407 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.924    dut_sim/CLK
    SLICE_X4Y5           FDRE                                         r  dut_sim/fifo_x_reg[1][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_sim/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.226ns (19.736%)  route 0.920ns (80.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.920     1.146    dut_sim/rst_IBUF
    SLICE_X1Y4           FDCE                                         f  dut_sim/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_sim/CLK
    SLICE_X1Y4           FDCE                                         r  dut_sim/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_sim/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.226ns (19.736%)  route 0.920ns (80.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.920     1.146    dut_sim/rst_IBUF
    SLICE_X1Y4           FDCE                                         f  dut_sim/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_sim/CLK
    SLICE_X1Y4           FDCE                                         r  dut_sim/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_sim/cycle_count_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.226ns (19.661%)  route 0.924ns (80.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.924     1.151    dut_sim/rst_IBUF
    SLICE_X0Y4           FDCE                                         f  dut_sim/cycle_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_sim/CLK
    SLICE_X0Y4           FDCE                                         r  dut_sim/cycle_count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_sim/cycle_count_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.226ns (19.661%)  route 0.924ns (80.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.924     1.151    dut_sim/rst_IBUF
    SLICE_X0Y4           FDCE                                         f  dut_sim/cycle_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_sim/CLK
    SLICE_X0Y4           FDCE                                         r  dut_sim/cycle_count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_coord/at_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.226ns (18.870%)  route 0.973ns (81.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.973     1.199    dut_coord/rst_IBUF
    SLICE_X3Y3           FDCE                                         f  dut_coord/at_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_coord/CLK
    SLICE_X3Y3           FDCE                                         r  dut_coord/at_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_coord/at_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.226ns (18.870%)  route 0.973ns (81.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.973     1.199    dut_coord/rst_IBUF
    SLICE_X2Y3           FDCE                                         f  dut_coord/at_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_coord/CLK
    SLICE_X2Y3           FDCE                                         r  dut_coord/at_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_coord/at_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.226ns (18.870%)  route 0.973ns (81.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.973     1.199    dut_coord/rst_IBUF
    SLICE_X2Y3           FDCE                                         f  dut_coord/at_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_coord/CLK
    SLICE_X2Y3           FDCE                                         r  dut_coord/at_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_coord/at_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.226ns (18.870%)  route 0.973ns (81.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.973     1.199    dut_coord/rst_IBUF
    SLICE_X2Y3           FDCE                                         f  dut_coord/at_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_coord/CLK
    SLICE_X2Y3           FDCE                                         r  dut_coord/at_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_coord/at_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.226ns (18.870%)  route 0.973ns (81.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.973     1.199    dut_coord/rst_IBUF
    SLICE_X2Y3           FDCE                                         f  dut_coord/at_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_coord/CLK
    SLICE_X2Y3           FDCE                                         r  dut_coord/at_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_sim/tL_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.226ns (18.696%)  route 0.984ns (81.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  rst_IBUF_inst/O
                         net (fo=74, routed)          0.984     1.210    dut_sim/rst_IBUF
    SLICE_X1Y3           FDCE                                         f  dut_sim/tL_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.163    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.866     2.058    dut_sim/CLK
    SLICE_X1Y3           FDCE                                         r  dut_sim/tL_reg[4]/C





