Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1495
design__instance__area,23701.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00010547512647463009
power__switching__total,0.000021778281734441407
power__leakage__total,0.0000024326097900484456
power__total,0.00012968602823093534
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.836565396190314
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.336565451701467
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11901258093664856
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.555075778829801
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.119013
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.304268
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.9550928096514797
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.455092865162633
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6410712142587279
timing__setup__ws__corner:nom_slow_1p08V_125C,12.88793197530109
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.641071
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.212831
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.8810125101044175
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.3810125656155705
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3087336307324841
timing__setup__ws__corner:nom_typ_1p20V_25C,13.931851622241275
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.308734
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.535213
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,3.9550928096514797
clock__skew__worst_setup,4.336565451701467
timing__hold__ws,0.11901258093664856
timing__setup__ws,12.88793197530109
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119013
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.212831
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1495
design__instance__area__stdcell,23701.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.394307
design__instance__utilization__stdcell,0.394307
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,8
design__instance__area__class:buffer,67.1328
design__instance__count__class:inverter,39
design__instance__area__class:inverter,212.285
design__instance__count__class:sequential_cell,229
design__instance__area__class:sequential_cell,10802.9
design__instance__count__class:multi_input_combinational_cell,1006
design__instance__area__class:multi_input_combinational_cell,10492.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,197
design__instance__area__class:timing_repair_buffer,2021.24
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,40131.2
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,26
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,8
design__instance__count__class:antenna_cell,8
design__instance__area__class:antenna_cell,43.5456
route__net,1732
route__net__special,2
route__drc_errors__iter:0,893
route__wirelength__iter:0,44621
route__drc_errors__iter:1,539
route__wirelength__iter:1,44281
route__drc_errors__iter:2,467
route__wirelength__iter:2,44167
route__drc_errors__iter:3,116
route__wirelength__iter:3,44032
route__drc_errors__iter:4,34
route__wirelength__iter:4,44009
route__drc_errors__iter:5,9
route__wirelength__iter:5,43985
route__drc_errors__iter:6,0
route__wirelength__iter:6,43981
route__drc_errors,0
route__wirelength,43981
route__vias,9956
route__vias__singlecut,9956
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,254.995
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,217
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,217
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,217
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,217
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000047274
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000529085
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,7.28913E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000529085
design_powergrid__voltage__worst,0.00000529085
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000529085
design_powergrid__drop__worst__net:VPWR,0.0000047274
design_powergrid__voltage__worst__net:VGND,0.00000529085
design_powergrid__drop__worst__net:VGND,0.00000529085
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,7.800000000000000494068219496213156816111222724430263042449951171875E-7
ir__drop__worst,0.0000047299999999999996059640676449031815309353987686336040496826171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
