
*** Running vivado
    with args -log uart_receiver.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uart_receiver.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart_receiver.tcl -notrace
Command: open_checkpoint /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1354.078 ; gain = 0.000 ; free physical = 5978 ; free virtual = 51309
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1915.562 ; gain = 0.000 ; free physical = 5246 ; free virtual = 50572
Restored from archive | CPU: 0.120000 secs | Memory: 0.990219 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1915.562 ; gain = 0.000 ; free physical = 5246 ; free virtual = 50572
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1915.562 ; gain = 0.000 ; free physical = 5246 ; free virtual = 50572
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1915.562 ; gain = 561.484 ; free physical = 5246 ; free virtual = 50572
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2000.594 ; gain = 85.031 ; free physical = 5167 ; free virtual = 50503

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17ef47b15

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2079.594 ; gain = 79.000 ; free physical = 5089 ; free virtual = 50425

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17ef47b15

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5111 ; free virtual = 50455
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17ef47b15

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5111 ; free virtual = 50455
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bc683fb7

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5111 ; free virtual = 50455
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bc683fb7

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5111 ; free virtual = 50455
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1fea32735

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5107 ; free virtual = 50459
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fea32735

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5107 ; free virtual = 50459
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5107 ; free virtual = 50459
Ending Logic Optimization Task | Checksum: 1fea32735

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5107 ; free virtual = 50460

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fea32735

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5105 ; free virtual = 50461

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fea32735

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5105 ; free virtual = 50461

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5105 ; free virtual = 50461
Ending Netlist Obfuscation Task | Checksum: 1fea32735

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5105 ; free virtual = 50461
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.594 ; gain = 0.000 ; free physical = 5105 ; free virtual = 50461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2171.609 ; gain = 0.000 ; free physical = 5105 ; free virtual = 50464
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.609 ; gain = 0.000 ; free physical = 5103 ; free virtual = 50463
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_receiver_drc_opted.rpt -pb uart_receiver_drc_opted.pb -rpx uart_receiver_drc_opted.rpx
Command: report_drc -file uart_receiver_drc_opted.rpt -pb uart_receiver_drc_opted.pb -rpx uart_receiver_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.629 ; gain = 0.000 ; free physical = 5131 ; free virtual = 50453
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1702f2685

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2211.629 ; gain = 0.000 ; free physical = 5131 ; free virtual = 50453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.629 ; gain = 0.000 ; free physical = 5131 ; free virtual = 50453

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 52726bf9

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2234.637 ; gain = 23.008 ; free physical = 5116 ; free virtual = 50441

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ddf23e90

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2274.285 ; gain = 62.656 ; free physical = 5123 ; free virtual = 50449

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ddf23e90

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2274.285 ; gain = 62.656 ; free physical = 5123 ; free virtual = 50449
Phase 1 Placer Initialization | Checksum: ddf23e90

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2274.285 ; gain = 62.656 ; free physical = 5123 ; free virtual = 50449

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d02ef8d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2274.285 ; gain = 62.656 ; free physical = 5121 ; free virtual = 50447

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.289 ; gain = 0.000 ; free physical = 5116 ; free virtual = 50439

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 8034a3df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5116 ; free virtual = 50439
Phase 2 Global Placement | Checksum: 90984120

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5115 ; free virtual = 50438

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 90984120

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5115 ; free virtual = 50438

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15a804508

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5114 ; free virtual = 50438

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14bbf4fc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5114 ; free virtual = 50438

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14bbf4fc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5114 ; free virtual = 50438

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14f4d551c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5112 ; free virtual = 50436

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 123a74343

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5112 ; free virtual = 50436

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 123a74343

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5112 ; free virtual = 50436
Phase 3 Detail Placement | Checksum: 123a74343

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5112 ; free virtual = 50436

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 138239b9c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 138239b9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5111 ; free virtual = 50435
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.915. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b0286cd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5111 ; free virtual = 50435
Phase 4.1 Post Commit Optimization | Checksum: b0286cd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5111 ; free virtual = 50435

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b0286cd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5111 ; free virtual = 50435

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b0286cd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5111 ; free virtual = 50435

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.289 ; gain = 0.000 ; free physical = 5111 ; free virtual = 50435
Phase 4.4 Final Placement Cleanup | Checksum: 11eb2cb44

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5111 ; free virtual = 50435
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11eb2cb44

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5111 ; free virtual = 50435
Ending Placer Task | Checksum: d244882e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2282.289 ; gain = 70.660 ; free physical = 5120 ; free virtual = 50444
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.289 ; gain = 0.000 ; free physical = 5120 ; free virtual = 50444
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2282.289 ; gain = 0.000 ; free physical = 5124 ; free virtual = 50449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.289 ; gain = 0.000 ; free physical = 5131 ; free virtual = 50456
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file uart_receiver_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2282.289 ; gain = 0.000 ; free physical = 5125 ; free virtual = 50449
INFO: [runtcl-4] Executing : report_utilization -file uart_receiver_utilization_placed.rpt -pb uart_receiver_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uart_receiver_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2282.289 ; gain = 0.000 ; free physical = 5136 ; free virtual = 50461
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 226c33c6 ConstDB: 0 ShapeSum: afd85468 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11414a1aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2389.949 ; gain = 106.660 ; free physical = 4992 ; free virtual = 50302
Post Restoration Checksum: NetGraph: 475a5cf8 NumContArr: ccba44b2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11414a1aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2411.945 ; gain = 128.656 ; free physical = 4962 ; free virtual = 50273

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11414a1aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2442.945 ; gain = 159.656 ; free physical = 4932 ; free virtual = 50243

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11414a1aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2442.945 ; gain = 159.656 ; free physical = 4932 ; free virtual = 50243
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1aeab2b40

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2461.234 ; gain = 177.945 ; free physical = 4917 ; free virtual = 50227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.932  | TNS=0.000  | WHS=-0.097 | THS=-0.906 |

Phase 2 Router Initialization | Checksum: 198f94836

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2461.234 ; gain = 177.945 ; free physical = 4916 ; free virtual = 50227

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19d7f24ad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4918 ; free virtual = 50228

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.080  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1577ceb2f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50228
Phase 4 Rip-up And Reroute | Checksum: 1577ceb2f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50228

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ad479f0a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50228
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.176  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ad479f0a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50228

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ad479f0a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50228
Phase 5 Delay and Skew Optimization | Checksum: 1ad479f0a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50228

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ac0f303f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50228
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.176  | TNS=0.000  | WHS=0.204  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d60d84f9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50228
Phase 6 Post Hold Fix | Checksum: 1d60d84f9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50228

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0128824 %
  Global Horizontal Routing Utilization  = 0.00944871 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d1fa0870

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4917 ; free virtual = 50227

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d1fa0870

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4916 ; free virtual = 50226

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2499123af

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4916 ; free virtual = 50226

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.176  | TNS=0.000  | WHS=0.204  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2499123af

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4916 ; free virtual = 50226
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2465.082 ; gain = 181.793 ; free physical = 4952 ; free virtual = 50263

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2465.082 ; gain = 182.793 ; free physical = 4952 ; free virtual = 50263
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2465.082 ; gain = 0.000 ; free physical = 4952 ; free virtual = 50262
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.082 ; gain = 0.000 ; free physical = 4949 ; free virtual = 50261
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2465.082 ; gain = 0.000 ; free physical = 4946 ; free virtual = 50257
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_receiver_drc_routed.rpt -pb uart_receiver_drc_routed.pb -rpx uart_receiver_drc_routed.rpx
Command: report_drc -file uart_receiver_drc_routed.rpt -pb uart_receiver_drc_routed.pb -rpx uart_receiver_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uart_receiver_methodology_drc_routed.rpt -pb uart_receiver_methodology_drc_routed.pb -rpx uart_receiver_methodology_drc_routed.rpx
Command: report_methodology -file uart_receiver_methodology_drc_routed.rpt -pb uart_receiver_methodology_drc_routed.pb -rpx uart_receiver_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uart_receiver_power_routed.rpt -pb uart_receiver_power_summary_routed.pb -rpx uart_receiver_power_routed.rpx
Command: report_power -file uart_receiver_power_routed.rpt -pb uart_receiver_power_summary_routed.pb -rpx uart_receiver_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uart_receiver_route_status.rpt -pb uart_receiver_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file uart_receiver_timing_summary_routed.rpt -pb uart_receiver_timing_summary_routed.pb -rpx uart_receiver_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file uart_receiver_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uart_receiver_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uart_receiver_bus_skew_routed.rpt -pb uart_receiver_bus_skew_routed.pb -rpx uart_receiver_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 11:45:42 2023...
