#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000028f7afe3de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028f7b00b140 .scope module, "top_level" "top_level" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "sw";
    .port_info 1 /INPUT 1 "clk_100mhz";
    .port_info 2 /INPUT 1 "uart_rxd";
    .port_info 3 /INPUT 4 "btn";
    .port_info 4 /OUTPUT 1 "uart_txd";
    .port_info 5 /OUTPUT 16 "led";
L_0000028f7b018f90 .functor BUFZ 1, v0000028f7b084ca0_0, C4<0>, C4<0>, C4<0>;
L_0000028f7b018580 .functor BUFZ 1, v0000028f7b087a40_0, C4<0>, C4<0>, C4<0>;
v0000028f7b0839e0_0 .net *"_ivl_21", 0 0, v0000028f7b084de0_0;  1 drivers
v0000028f7b083da0_0 .net *"_ivl_25", 0 0, v0000028f7b086280_0;  1 drivers
v0000028f7b083e40_0 .net *"_ivl_29", 1 0, L_0000028f7b087e00;  1 drivers
v0000028f7b084980_0 .net *"_ivl_33", 0 0, L_0000028f7b018f90;  1 drivers
v0000028f7b083ee0_0 .net *"_ivl_37", 0 0, L_0000028f7b018580;  1 drivers
o0000028f7b02c008 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028f7b0840c0_0 name=_ivl_48
v0000028f7b084d40_0 .net *"_ivl_5", 0 0, v0000028f7b084f20_0;  1 drivers
o0000028f7b02c068 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000028f7b083260_0 .net "btn", 3 0, o0000028f7b02c068;  0 drivers
v0000028f7b084de0_0 .var "btn_edge", 0 0;
v0000028f7b084a20_0 .net "btn_pulse", 0 0, L_0000028f7b0187b0;  1 drivers
o0000028f7b02b1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028f7b084160_0 .net "clk_100mhz", 0 0, o0000028f7b02b1c8;  0 drivers
v0000028f7b084200_0 .var "counter", 3 0;
v0000028f7b084b60_0 .var "data_i", 7 0;
v0000028f7b0842a0_0 .net "done_o", 0 0, v0000028f7b084ca0_0;  1 drivers
v0000028f7b084f20_0 .var "full_image_received", 0 0;
v0000028f7b083080_0 .net "led", 15 0, L_0000028f7b086e60;  1 drivers
v0000028f7b0831c0_0 .var "old_btn_pulse", 0 0;
v0000028f7b083300_0 .var "old_done_o", 0 0;
v0000028f7b0833a0_0 .var "old_valid_o", 0 0;
v0000028f7b0834e0_0 .var "pixel_addr", 13 0;
v0000028f7b087b80_0 .net "pixel_out", 7 0, L_0000028f7b018660;  1 drivers
v0000028f7b087d60_0 .var "read_pixel_addr", 13 0;
v0000028f7b087220_0 .net "rx_data", 7 0, v0000028f7b083a80_0;  1 drivers
v0000028f7b087a40_0 .var "send_pixel", 0 0;
v0000028f7b086280_0 .var "sending_img", 0 0;
o0000028f7b02c218 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000028f7b086320_0 .net "sw", 15 0, o0000028f7b02c218;  0 drivers
v0000028f7b087360_0 .net "sys_rst", 0 0, L_0000028f7b087ae0;  1 drivers
o0000028f7b02bb88 .functor BUFZ 1, C4<z>; HiZ drive
v0000028f7b087c20_0 .net "uart_rxd", 0 0, o0000028f7b02bb88;  0 drivers
v0000028f7b0865a0_0 .net "uart_txd", 0 0, v0000028f7b083440_0;  1 drivers
v0000028f7b087ea0_0 .net "valid_o", 0 0, v0000028f7b084840_0;  1 drivers
v0000028f7b0872c0_0 .var "valid_o_edge", 0 0;
L_0000028f7b087ae0 .part o0000028f7b02c068, 0, 1;
L_0000028f7b0863c0 .part o0000028f7b02c068, 1, 1;
L_0000028f7b087e00 .part v0000028f7b084200_0, 0, 2;
LS_0000028f7b086e60_0_0 .concat [ 1 1 1 2], v0000028f7b084f20_0, v0000028f7b084de0_0, v0000028f7b086280_0, L_0000028f7b087e00;
LS_0000028f7b086e60_0_4 .concat [ 1 1 9 0], L_0000028f7b018f90, L_0000028f7b018580, o0000028f7b02c008;
L_0000028f7b086e60 .concat [ 5 11 0 0], LS_0000028f7b086e60_0_0, LS_0000028f7b086e60_0_4;
S_0000028f7b00b2d0 .scope module, "btn1_db" "debouncer" 3 92, 4 6 0, S_0000028f7b00b140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "dirty_in";
    .port_info 3 /OUTPUT 1 "clean_out";
P_0000028f7afe3f70 .param/l "CLK_PERIOD_NS" 0 4 6, +C4<00000000000000000000000000001010>;
P_0000028f7afe3fa8 .param/l "COUNTER_MAX" 0 4 13, +C4<00000000000001111010000100100000>;
P_0000028f7afe3fe0 .param/l "COUNTER_SIZE" 0 4 14, +C4<00000000000000000000000000010011>;
P_0000028f7afe4018 .param/l "DEBOUNCE_TIME_MS" 0 4 7, +C4<00000000000000000000000000000101>;
L_0000028f7b0187b0 .functor BUFZ 1, v0000028f7b023fc0_0, C4<0>, C4<0>, C4<0>;
v0000028f7b0241a0_0 .net "clean_out", 0 0, L_0000028f7b0187b0;  alias, 1 drivers
v0000028f7b023b60_0 .net "clk_in", 0 0, o0000028f7b02b1c8;  alias, 0 drivers
v0000028f7b0242e0_0 .var "counter", 18 0;
v0000028f7b023fc0_0 .var "current", 0 0;
v0000028f7b023e80_0 .net "dirty_in", 0 0, L_0000028f7b0863c0;  1 drivers
v0000028f7b024880_0 .var "old_dirty_in", 0 0;
v0000028f7b024740_0 .net "rst_in", 0 0, L_0000028f7b087ae0;  alias, 1 drivers
E_0000028f7b01c570 .event posedge, v0000028f7b023b60_0;
S_0000028f7aff7140 .scope module, "rx_img" "xilinx_true_dual_port_read_first_2_clock_ram" 3 62, 5 10 0, S_0000028f7b00b140;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 14 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000028f7aff72d0 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000028f7aff7308 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000100000000000000>;
P_0000028f7aff7340 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000028f7aff7378 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000028f7b024100 .array "BRAM", 0 16383, 7 0;
v0000028f7b024240_0 .net "addra", 13 0, v0000028f7b0834e0_0;  1 drivers
v0000028f7b024600_0 .net "addrb", 13 0, v0000028f7b087d60_0;  1 drivers
v0000028f7b023c00_0 .net "clka", 0 0, o0000028f7b02b1c8;  alias, 0 drivers
v0000028f7b023ca0_0 .net "clkb", 0 0, o0000028f7b02b1c8;  alias, 0 drivers
v0000028f7b024560_0 .net "dina", 7 0, v0000028f7b083a80_0;  alias, 1 drivers
o0000028f7b02b528 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000028f7b024380_0 .net "dinb", 7 0, o0000028f7b02b528;  0 drivers
v0000028f7b023d40_0 .net "douta", 7 0, L_0000028f7b0189e0;  1 drivers
v0000028f7b0246a0_0 .net "doutb", 7 0, L_0000028f7b018660;  alias, 1 drivers
L_0000028f7b160160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028f7b023de0_0 .net "ena", 0 0, L_0000028f7b160160;  1 drivers
L_0000028f7b1601a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028f7b083580_0 .net "enb", 0 0, L_0000028f7b1601a8;  1 drivers
v0000028f7b084480_0 .var/i "idx", 31 0;
v0000028f7b084ac0_0 .var "ram_data_a", 7 0;
v0000028f7b084520_0 .var "ram_data_b", 7 0;
L_0000028f7b1601f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028f7b0847a0_0 .net "regcea", 0 0, L_0000028f7b1601f0;  1 drivers
L_0000028f7b160238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028f7b083620_0 .net "regceb", 0 0, L_0000028f7b160238;  1 drivers
v0000028f7b0838a0_0 .net "rsta", 0 0, L_0000028f7b087ae0;  alias, 1 drivers
v0000028f7b083940_0 .net "rstb", 0 0, L_0000028f7b087ae0;  alias, 1 drivers
v0000028f7b084340_0 .net "wea", 0 0, v0000028f7b084840_0;  alias, 1 drivers
L_0000028f7b160118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028f7b0836c0_0 .net "web", 0 0, L_0000028f7b160118;  1 drivers
S_0000028f7b007e40 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0000028f7aff7140;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000028f7b007e40
v0000028f7b024420_0 .var/i "depth", 31 0;
TD_top_level.rx_img.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000028f7b024420_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000028f7b024420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028f7b024420_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000028f7b007fd0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_0000028f7aff7140;
 .timescale -9 -12;
v0000028f7b0244c0_0 .var/i "ram_index", 31 0;
S_0000028f7afb2830 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0000028f7aff7140;
 .timescale -9 -12;
L_0000028f7b0189e0 .functor BUFZ 8, v0000028f7b024060_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028f7b018660 .functor BUFZ 8, v0000028f7b023980_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028f7b024060_0 .var "douta_reg", 7 0;
v0000028f7b023980_0 .var "doutb_reg", 7 0;
S_0000028f7afb29c0 .scope module, "urx" "uart_rx" 3 34, 6 7 0, S_0000028f7b00b140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /OUTPUT 8 "data_o";
    .port_info 3 /OUTPUT 1 "valid_o";
P_0000028f7aff74d0 .param/l "BIT_ZERO" 1 6 17, +C4<00000000000000000000000000000001>;
P_0000028f7aff7508 .param/l "CLOCKS_PER_BAUD" 0 6 15, +C4<00000000000000000000000000110010>;
P_0000028f7aff7540 .param/l "IDLE" 1 6 16, +C4<00000000000000000000000000000000>;
P_0000028f7aff7578 .param/l "STOP_BIT" 1 6 18, +C4<00000000000000000000000000001001>;
v0000028f7b083d00_0 .net *"_ivl_0", 31 0, L_0000028f7b0860a0;  1 drivers
L_0000028f7b160088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7b084e80_0 .net *"_ivl_3", 15 0, L_0000028f7b160088;  1 drivers
L_0000028f7b1600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f7b083b20_0 .net/2u *"_ivl_4", 31 0, L_0000028f7b1600d0;  1 drivers
v0000028f7b083f80_0 .var "baud_counter", 15 0;
v0000028f7b083bc0_0 .var "ck_uart", 0 0;
v0000028f7b083c60_0 .net "clk", 0 0, o0000028f7b02b1c8;  alias, 0 drivers
v0000028f7b083a80_0 .var "data_o", 7 0;
v0000028f7b083120_0 .var "q_uart", 0 0;
v0000028f7b084660_0 .net "rx", 0 0, o0000028f7b02bb88;  alias, 0 drivers
v0000028f7b0843e0_0 .var "state", 3 0;
v0000028f7b084840_0 .var "valid_o", 0 0;
v0000028f7b083760_0 .net "zero_baud_counter", 0 0, L_0000028f7b087f40;  1 drivers
L_0000028f7b0860a0 .concat [ 16 16 0 0], v0000028f7b083f80_0, L_0000028f7b160088;
L_0000028f7b087f40 .cmp/eq 32, L_0000028f7b0860a0, L_0000028f7b1600d0;
S_0000028f7afb2b50 .scope module, "utx" "uart_tx" 3 162, 7 4 0, S_0000028f7b00b140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0000028f7b01c6f0 .param/l "CLOCKS_PER_BAUD" 0 7 14, +C4<00000000000000000000000000110010>;
v0000028f7b084020_0 .var "baud_counter", 5 0;
v0000028f7b0845c0_0 .var "bit_index", 3 0;
v0000028f7b083800_0 .var "buffer", 8 0;
v0000028f7b084c00_0 .net "clk", 0 0, o0000028f7b02b1c8;  alias, 0 drivers
v0000028f7b0848e0_0 .net "data_i", 7 0, v0000028f7b084b60_0;  1 drivers
v0000028f7b084ca0_0 .var "done_o", 0 0;
v0000028f7b084700_0 .net "start_i", 0 0, v0000028f7b087a40_0;  1 drivers
v0000028f7b083440_0 .var "tx", 0 0;
    .scope S_0000028f7afb29c0;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028f7b0843e0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028f7b083f80_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f7b083bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f7b083120_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0000028f7afb29c0;
T_2 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b083120_0;
    %load/vec4 v0000028f7b084660_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000028f7b083120_0, 0;
    %assign/vec4 v0000028f7b083bc0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028f7afb29c0;
T_3 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b0843e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7b0843e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028f7b083f80_0, 0;
    %load/vec4 v0000028f7b083bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f7b0843e0_0, 0;
    %pushi/vec4 74, 0, 16;
    %assign/vec4 v0000028f7b083f80_0, 0;
T_3.2 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028f7b083760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000028f7b0843e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028f7b0843e0_0, 0;
    %pushi/vec4 49, 0, 16;
    %assign/vec4 v0000028f7b083f80_0, 0;
    %load/vec4 v0000028f7b0843e0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7b0843e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028f7b083f80_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000028f7b083f80_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000028f7b083f80_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028f7afb29c0;
T_4 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b083760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000028f7b0843e0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000028f7b083bc0_0;
    %load/vec4 v0000028f7b083a80_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028f7b083a80_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028f7afb29c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7b084840_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000028f7afb29c0;
T_6 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b083760_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0000028f7b0843e0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.0;
    %assign/vec4 v0000028f7b084840_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028f7b007fd0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7b0244c0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000028f7b0244c0_0;
    %pad/s 64;
    %cmpi/s 16384, 0, 64;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000028f7b0244c0_0;
    %store/vec4a v0000028f7b024100, 4, 0;
    %load/vec4 v0000028f7b0244c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f7b0244c0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0000028f7afb2830;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028f7b024060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028f7b023980_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_0000028f7afb2830;
T_9 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b0838a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028f7b024060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028f7b0847a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000028f7b084ac0_0;
    %assign/vec4 v0000028f7b024060_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028f7afb2830;
T_10 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b083940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028f7b023980_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028f7b083620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000028f7b084520_0;
    %assign/vec4 v0000028f7b023980_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028f7aff7140;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028f7b084ac0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028f7b084520_0, 0, 8;
    %end;
    .thread T_11, $init;
    .scope S_0000028f7aff7140;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7b084480_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000028f7b084480_0;
    %pad/s 64;
    %cmpi/s 16384, 0, 64;
    %jmp/0xz T_12.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000028f7b024100, v0000028f7b084480_0 > {0 0 0};
    %load/vec4 v0000028f7b084480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f7b084480_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0000028f7aff7140;
T_13 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b023de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000028f7b084340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000028f7b024560_0;
    %load/vec4 v0000028f7b024240_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7b024100, 0, 4;
T_13.2 ;
    %load/vec4 v0000028f7b024240_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0000028f7b024100, 4;
    %assign/vec4 v0000028f7b084ac0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000028f7aff7140;
T_14 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b083580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000028f7b0836c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000028f7b024380_0;
    %load/vec4 v0000028f7b024600_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f7b024100, 0, 4;
T_14.2 ;
    %load/vec4 v0000028f7b024600_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0000028f7b024100, 4;
    %assign/vec4 v0000028f7b084520_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000028f7b00b2d0;
T_15 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b024740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000028f7b0242e0_0, 0;
    %load/vec4 v0000028f7b023e80_0;
    %assign/vec4 v0000028f7b023fc0_0, 0;
    %load/vec4 v0000028f7b023e80_0;
    %assign/vec4 v0000028f7b024880_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028f7b0242e0_0;
    %pad/u 32;
    %cmpi/e 499999, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0000028f7b024880_0;
    %assign/vec4 v0000028f7b023fc0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000028f7b0242e0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000028f7b023e80_0;
    %load/vec4 v0000028f7b024880_0;
    %cmp/e;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0000028f7b0242e0_0;
    %addi 1, 0, 19;
    %assign/vec4 v0000028f7b0242e0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000028f7b0242e0_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %load/vec4 v0000028f7b023e80_0;
    %assign/vec4 v0000028f7b024880_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000028f7afb2b50;
T_16 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000028f7b084020_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000028f7b083800_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028f7b0845c0_0, 0, 4;
    %end;
    .thread T_16, $init;
    .scope S_0000028f7afb2b50;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f7b084ca0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000028f7afb2b50;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f7b083440_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0000028f7afb2b50;
T_19 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b084700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0000028f7b084ca0_0;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v0000028f7b084020_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000028f7b0848e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028f7b083800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7b0845c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b084ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b083440_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000028f7b084ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %load/vec4 v0000028f7b084020_0;
    %subi 1, 0, 6;
    %assign/vec4 v0000028f7b084020_0, 0;
    %load/vec4 v0000028f7b084020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_19.5, 4;
    %load/vec4 v0000028f7b0845c0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.5;
    %assign/vec4 v0000028f7b084ca0_0, 0;
    %load/vec4 v0000028f7b084020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.6, 4;
    %pushi/vec4 49, 0, 6;
    %assign/vec4 v0000028f7b084020_0, 0;
    %load/vec4 v0000028f7b0845c0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_19.8, 5;
    %load/vec4 v0000028f7b083800_0;
    %load/vec4 v0000028f7b0845c0_0;
    %part/u 1;
    %assign/vec4 v0000028f7b083440_0, 0;
    %load/vec4 v0000028f7b0845c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028f7b0845c0_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0000028f7b084700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000028f7b0848e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028f7b083800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7b0845c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b083440_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7b084ca0_0, 0;
T_19.11 ;
T_19.9 ;
T_19.6 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000028f7b00b140;
T_20 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b087ea0_0;
    %load/vec4 v0000028f7b0833a0_0;
    %cmp/e;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b0872c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000028f7b087ea0_0;
    %assign/vec4 v0000028f7b0833a0_0, 0;
    %load/vec4 v0000028f7b087ea0_0;
    %assign/vec4 v0000028f7b0872c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000028f7b00b140;
T_21 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b087360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000028f7b0834e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b084f20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000028f7b0872c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000028f7b0834e0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000028f7b0834e0_0, 0;
    %load/vec4 v0000028f7b0834e0_0;
    %cmpi/e 16383, 0, 14;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7b084f20_0, 0;
T_21.4 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000028f7b00b140;
T_22 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b084a20_0;
    %load/vec4 v0000028f7b0831c0_0;
    %cmp/e;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b084de0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000028f7b084a20_0;
    %assign/vec4 v0000028f7b0831c0_0, 0;
    %load/vec4 v0000028f7b084a20_0;
    %assign/vec4 v0000028f7b084de0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000028f7b00b140;
T_23 ;
    %wait E_0000028f7b01c570;
    %load/vec4 v0000028f7b0842a0_0;
    %assign/vec4 v0000028f7b083300_0, 0;
    %load/vec4 v0000028f7b087360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000028f7b087d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b086280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7b084200_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000028f7b087d60_0;
    %cmpi/e 16383, 0, 14;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b084f20_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000028f7b084f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0000028f7b084de0_0;
    %load/vec4 v0000028f7b086280_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7b086280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7b084200_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000028f7b087d60_0, 0;
T_23.6 ;
    %load/vec4 v0000028f7b086280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0000028f7b0842a0_0;
    %load/vec4 v0000028f7b083300_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f7b084200_0, 0;
    %load/vec4 v0000028f7b087d60_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000028f7b087d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b087a40_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0000028f7b084200_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_23.12, 4;
    %load/vec4 v0000028f7b087b80_0;
    %assign/vec4 v0000028f7b084b60_0, 0;
    %load/vec4 v0000028f7b084200_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028f7b084200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f7b087a40_0, 0;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0000028f7b084200_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_23.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7b087a40_0, 0;
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0000028f7b084200_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028f7b084200_0, 0;
T_23.15 ;
T_23.13 ;
T_23.11 ;
T_23.8 ;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "hdl\top_level.sv";
    "hdl\debouncer.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl\uart_rx.sv";
    "hdl\uart_tx.v";
