#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[110].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n867.in[3] (.names)                                                                   1.338    10.793
$abc$9566$new_n867.out[0] (.names)                                                                  0.235    11.028
$abc$9566$new_n1422.in[4] (.names)                                                                  1.338    12.366
$abc$9566$new_n1422.out[0] (.names)                                                                 0.261    12.627
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[110].in[4] (.names)                        1.338    13.965
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[110].out[0] (.names)                       0.261    14.226
rx[110].D[0] (dffr)                                                                                 1.338    15.564
data arrival time                                                                                            15.564

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[110].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.564
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.292


#Path 2
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[111].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n872.in[3] (.names)                                                                   1.338    10.793
$abc$9566$new_n872.out[0] (.names)                                                                  0.235    11.028
$abc$9566$new_n1235.in[4] (.names)                                                                  1.338    12.366
$abc$9566$new_n1235.out[0] (.names)                                                                 0.235    12.601
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[111].in[1] (.names)                        1.338    13.939
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[111].out[0] (.names)                       0.261    14.200
rx[111].D[0] (dffr)                                                                                 1.338    15.538
data arrival time                                                                                            15.538

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[111].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.538
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.266


#Path 3
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[125].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n783.in[3] (.names)                                                                   1.338    10.793
$abc$9566$new_n783.out[0] (.names)                                                                  0.235    11.028
$abc$9566$new_n1424.in[2] (.names)                                                                  1.338    12.366
$abc$9566$new_n1424.out[0] (.names)                                                                 0.235    12.601
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125].in[0] (.names)                        1.338    13.939
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125].out[0] (.names)                       0.261    14.200
rx[125].D[0] (dffr)                                                                                 1.338    15.538
data arrival time                                                                                            15.538

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[125].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.538
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.266


#Path 4
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[124].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1275.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n1275.out[0] (.names)                                                                 0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[124].in[1] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[124].out[0] (.names)                       0.261    14.186
rx[124].D[0] (dffr)                                                                                 1.338    15.524
data arrival time                                                                                            15.524

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[124].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.524
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.252


#Path 5
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[32].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n877.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n877.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n911.in[5] (.names)                                                                  1.338    12.326
$abc$9566$new_n911.out[0] (.names)                                                                 0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[32].in[0] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[32].out[0] (.names)                       0.261    14.186
rx[32].D[0] (dffr)                                                                                 1.338    15.524
data arrival time                                                                                           15.524

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[32].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.524
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.252


#Path 6
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[116].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1248.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n1248.out[0] (.names)                                                                 0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116].in[1] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116].out[0] (.names)                       0.261    14.186
rx[116].D[0] (dffr)                                                                                 1.338    15.524
data arrival time                                                                                            15.524

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[116].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.524
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.252


#Path 7
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[64].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1090.in[5] (.names)                                                                 1.338    12.326
$abc$9566$new_n1090.out[0] (.names)                                                                0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[64].in[0] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[64].out[0] (.names)                       0.261    14.186
rx[64].D[0] (dffr)                                                                                 1.338    15.524
data arrival time                                                                                           15.524

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[64].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.524
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.252


#Path 8
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[108].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1225.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n1225.out[0] (.names)                                                                 0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[108].in[1] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[108].out[0] (.names)                       0.261    14.186
rx[108].D[0] (dffr)                                                                                 1.338    15.524
data arrival time                                                                                            15.524

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[108].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.524
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.252


#Path 9
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[100].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1201.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n1201.out[0] (.names)                                                                 0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100].in[1] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100].out[0] (.names)                       0.261    14.186
rx[100].D[0] (dffr)                                                                                 1.338    15.524
data arrival time                                                                                            15.524

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[100].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.524
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.252


#Path 10
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[47].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n872.in[3] (.names)                                                                  1.338    10.793
$abc$9566$new_n872.out[0] (.names)                                                                 0.235    11.028
$abc$9566$new_n1000.in[4] (.names)                                                                 1.338    12.366
$abc$9566$new_n1000.out[0] (.names)                                                                0.235    12.601
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[47].in[4] (.names)                        1.338    13.939
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[47].out[0] (.names)                       0.235    14.174
rx[47].D[0] (dffr)                                                                                 1.338    15.512
data arrival time                                                                                           15.512

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[47].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.512
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.240


#Path 11
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[46].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n867.in[3] (.names)                                                                  1.338    10.793
$abc$9566$new_n867.out[0] (.names)                                                                 0.235    11.028
$abc$9566$new_n996.in[4] (.names)                                                                  1.338    12.366
$abc$9566$new_n996.out[0] (.names)                                                                 0.235    12.601
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[46].in[4] (.names)                        1.338    13.939
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[46].out[0] (.names)                       0.235    14.174
rx[46].D[0] (dffr)                                                                                 1.338    15.512
data arrival time                                                                                           15.512

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[46].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.512
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.240


#Path 12
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[86].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n789.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n789.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1416.in[2] (.names)                                                                 1.338    12.326
$abc$9566$new_n1416.out[0] (.names)                                                                0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[86].in[2] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[86].out[0] (.names)                       0.235    14.160
rx[86].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[86].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 13
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[35].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n929.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n929.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35].out[0] (.names)                       0.261    14.160
rx[35].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[35].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 14
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[33].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n915.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n915.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[33].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[33].out[0] (.names)                       0.261    14.160
rx[33].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[33].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 15
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[97].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n915.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n915.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[97].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[97].out[0] (.names)                       0.261    14.160
rx[97].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[97].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 16
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[3].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
char_len[3].C[0] (dffr)                                                                           1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                         0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                 1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                 1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                 1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                 1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                 1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                 1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                0.195    10.988
$abc$9566$new_n889.in[1] (.names)                                                                 1.338    12.326
$abc$9566$new_n889.out[0] (.names)                                                                0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3].out[0] (.names)                       0.261    14.160
rx[3].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                          15.498

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[3].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                 0.000     1.338
cell setup time                                                                                  -0.066     1.272
data required time                                                                                          1.272
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.272
data arrival time                                                                                         -15.498
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -14.226


#Path 17
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[67].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n889.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n889.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67].out[0] (.names)                       0.261    14.160
rx[67].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[67].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 18
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[8].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
char_len[3].C[0] (dffr)                                                                           1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                         0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                 1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                 1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                 1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                 1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                 1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                 1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                0.195    10.988
$abc$9566$new_n1375.in[4] (.names)                                                                1.338    12.326
$abc$9566$new_n1375.out[0] (.names)                                                               0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[8].in[2] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[8].out[0] (.names)                       0.235    14.160
rx[8].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                          15.498

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[8].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                 0.000     1.338
cell setup time                                                                                  -0.066     1.272
data required time                                                                                          1.272
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.272
data arrival time                                                                                         -15.498
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -14.226


#Path 19
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[98].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n922.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n922.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[98].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[98].out[0] (.names)                       0.261    14.160
rx[98].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[98].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 20
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[34].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n922.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n922.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[34].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[34].out[0] (.names)                       0.261    14.160
rx[34].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[34].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 21
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[99].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n929.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n929.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99].out[0] (.names)                       0.261    14.160
rx[99].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[99].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 22
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[112].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1237.in[4] (.names)                                                                  1.338    12.326
$abc$9566$new_n1237.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[112].in[1] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[112].out[0] (.names)                       0.261    14.160
rx[112].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                            15.498

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[112].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.498
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.226


#Path 23
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[36].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n936.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n936.out[0] (.names)                                                                 0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[36].in[4] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[36].out[0] (.names)                       0.235    14.160
rx[36].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[36].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 24
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[43].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n978.in[3] (.names)                                                                  1.338    12.326
$abc$9566$new_n978.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43].out[0] (.names)                       0.261    14.160
rx[43].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[43].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 25
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[107].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n978.in[3] (.names)                                                                   1.338    12.326
$abc$9566$new_n978.out[0] (.names)                                                                  0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107].out[0] (.names)                       0.261    14.160
rx[107].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                            15.498

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[107].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.498
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.226


#Path 26
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[42].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n971.in[3] (.names)                                                                  1.338    12.326
$abc$9566$new_n971.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[42].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[42].out[0] (.names)                       0.261    14.160
rx[42].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[42].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 27
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[106].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n971.in[3] (.names)                                                                   1.338    12.326
$abc$9566$new_n971.out[0] (.names)                                                                  0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[106].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[106].out[0] (.names)                       0.261    14.160
rx[106].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                            15.498

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[106].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.498
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.226


#Path 28
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[41].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n964.in[3] (.names)                                                                  1.338    12.326
$abc$9566$new_n964.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[41].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[41].out[0] (.names)                       0.261    14.160
rx[41].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[41].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 29
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[105].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n964.in[3] (.names)                                                                   1.338    12.326
$abc$9566$new_n964.out[0] (.names)                                                                  0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105].out[0] (.names)                       0.261    14.160
rx[105].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                            15.498

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[105].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.498
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.226


#Path 30
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[115].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1022.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n1022.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[115].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[115].out[0] (.names)                       0.261    14.160
rx[115].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                            15.498

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[115].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.498
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.226


#Path 31
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[12].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n856.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n856.out[0] (.names)                                                                 0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12].in[0] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12].out[0] (.names)                       0.235    14.160
rx[12].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[12].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 32
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[49].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1008.in[0] (.names)                                                                 1.338    12.326
$abc$9566$new_n1008.out[0] (.names)                                                                0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49].out[0] (.names)                       0.261    14.160
rx[49].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[49].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 33
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[113].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1008.in[0] (.names)                                                                  1.338    12.326
$abc$9566$new_n1008.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[113].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[113].out[0] (.names)                       0.261    14.160
rx[113].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                            15.498

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[113].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.498
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.226


#Path 34
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[50].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1015.in[1] (.names)                                                                 1.338    12.326
$abc$9566$new_n1015.out[0] (.names)                                                                0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[50].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[50].out[0] (.names)                       0.261    14.160
rx[50].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[50].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 35
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[114].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1015.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n1015.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[114].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[114].out[0] (.names)                       0.261    14.160
rx[114].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                            15.498

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[114].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.498
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.226


#Path 36
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[51].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1022.in[1] (.names)                                                                 1.338    12.326
$abc$9566$new_n1022.out[0] (.names)                                                                0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51].out[0] (.names)                       0.261    14.160
rx[51].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[51].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 37
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[24].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1369.in[4] (.names)                                                                 1.338    12.326
$abc$9566$new_n1369.out[0] (.names)                                                                0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[24].in[2] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[24].out[0] (.names)                       0.235    14.160
rx[24].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[24].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 38
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[52].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1029.in[1] (.names)                                                                 1.338    12.326
$abc$9566$new_n1029.out[0] (.names)                                                                0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[52].in[4] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[52].out[0] (.names)                       0.235    14.160
rx[52].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[52].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 39
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[60].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1071.in[1] (.names)                                                                 1.338    12.326
$abc$9566$new_n1071.out[0] (.names)                                                                0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[60].in[4] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[60].out[0] (.names)                       0.235    14.160
rx[60].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[60].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 40
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[88].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1166.in[2] (.names)                                                                 1.338    12.326
$abc$9566$new_n1166.out[0] (.names)                                                                0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88].in[0] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88].out[0] (.names)                       0.261    14.160
rx[88].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[88].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 41
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[104].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1213.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n1213.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[104].in[1] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[104].out[0] (.names)                       0.261    14.160
rx[104].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                            15.498

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[104].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.498
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.226


#Path 42
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[71].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n795.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n795.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1400.in[2] (.names)                                                                 1.338    12.326
$abc$9566$new_n1400.out[0] (.names)                                                                0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[71].in[2] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[71].out[0] (.names)                       0.235    14.160
rx[71].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                           15.498

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[71].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.498
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.226


#Path 43
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[120].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1260.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n1260.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[120].in[1] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[120].out[0] (.names)                       0.261    14.160
rx[120].D[0] (dffr)                                                                                 1.338    15.498
data arrival time                                                                                            15.498

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[120].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.498
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.226


#Path 44
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[93].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             1.338     1.338
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n669.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n669.out[0] (.names)                                                                 0.235     3.035
$abc$9566$new_n668.in[4] (.names)                                                                  1.338     4.372
$abc$9566$new_n668.out[0] (.names)                                                                 0.261     4.633
$abc$9566$new_n1371.in[3] (.names)                                                                 1.338     5.971
$abc$9566$new_n1371.out[0] (.names)                                                                0.261     6.232
$abc$9566$new_n1372.in[3] (.names)                                                                 1.338     7.570
$abc$9566$new_n1372.out[0] (.names)                                                                0.261     7.831
$abc$9566$new_n662.in[1] (.names)                                                                  1.338     9.169
$abc$9566$new_n662.out[0] (.names)                                                                 0.195     9.364
$abc$9566$new_n1181.in[2] (.names)                                                                 1.338    10.701
$abc$9566$new_n1181.out[0] (.names)                                                                0.235    10.936
$abc$9566$new_n1180.in[1] (.names)                                                                 1.338    12.274
$abc$9566$new_n1180.out[0] (.names)                                                                0.261    12.535
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93].in[5] (.names)                        1.338    13.873
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93].out[0] (.names)                       0.261    14.134
rx[93].D[0] (dffr)                                                                                 1.338    15.472
data arrival time                                                                                           15.472

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[93].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.472
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.200


#Path 45
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[90].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             1.338     1.338
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n669.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n669.out[0] (.names)                                                                 0.235     3.035
$abc$9566$new_n668.in[4] (.names)                                                                  1.338     4.372
$abc$9566$new_n668.out[0] (.names)                                                                 0.261     4.633
$abc$9566$new_n1371.in[3] (.names)                                                                 1.338     5.971
$abc$9566$new_n1371.out[0] (.names)                                                                0.261     6.232
$abc$9566$new_n1372.in[3] (.names)                                                                 1.338     7.570
$abc$9566$new_n1372.out[0] (.names)                                                                0.261     7.831
$abc$9566$new_n662.in[1] (.names)                                                                  1.338     9.169
$abc$9566$new_n662.out[0] (.names)                                                                 0.195     9.364
$abc$9566$new_n1173.in[2] (.names)                                                                 1.338    10.701
$abc$9566$new_n1173.out[0] (.names)                                                                0.235    10.936
$abc$9566$new_n1172.in[1] (.names)                                                                 1.338    12.274
$abc$9566$new_n1172.out[0] (.names)                                                                0.261    12.535
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[90].in[5] (.names)                        1.338    13.873
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[90].out[0] (.names)                       0.261    14.134
rx[90].D[0] (dffr)                                                                                 1.338    15.472
data arrival time                                                                                           15.472

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[90].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.472
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.200


#Path 46
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[56].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1054.in[2] (.names)                                                                 1.338    12.326
$abc$9566$new_n1054.out[0] (.names)                                                                0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56].out[0] (.names)                       0.235    14.134
rx[56].D[0] (dffr)                                                                                 1.338    15.472
data arrival time                                                                                           15.472

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[56].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.472
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.200


#Path 47
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[66].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n884.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n884.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[66].in[3] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[66].out[0] (.names)                       0.235    14.134
rx[66].D[0] (dffr)                                                                                 1.338    15.472
data arrival time                                                                                           15.472

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[66].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.472
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.200


#Path 48
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[65].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n879.in[0] (.names)                                                                  1.338    12.326
$abc$9566$new_n879.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[65].in[3] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[65].out[0] (.names)                       0.235    14.134
rx[65].D[0] (dffr)                                                                                 1.338    15.472
data arrival time                                                                                           15.472

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[65].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.472
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.200


#Path 49
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[48].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1004.in[4] (.names)                                                                 1.338    12.326
$abc$9566$new_n1004.out[0] (.names)                                                                0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[48].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[48].out[0] (.names)                       0.235    14.134
rx[48].D[0] (dffr)                                                                                 1.338    15.472
data arrival time                                                                                           15.472

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[48].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.472
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.200


#Path 50
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[61].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n783.in[3] (.names)                                                                  1.338    10.793
$abc$9566$new_n783.out[0] (.names)                                                                 0.235    11.028
$abc$9566$new_n1075.in[1] (.names)                                                                 1.338    12.366
$abc$9566$new_n1075.out[0] (.names)                                                                0.195    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61].out[0] (.names)                       0.235    14.134
rx[61].D[0] (dffr)                                                                                 1.338    15.472
data arrival time                                                                                           15.472

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[61].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.472
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.200


#Path 51
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[40].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n959.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n959.out[0] (.names)                                                                 0.235    12.561
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[40].in[4] (.names)                        1.338    13.899
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[40].out[0] (.names)                       0.235    14.134
rx[40].D[0] (dffr)                                                                                 1.338    15.472
data arrival time                                                                                           15.472

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[40].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.472
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.200


#Path 52
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[82].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n809.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n809.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82].in[3] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82].out[0] (.names)                       0.261    14.120
rx[82].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[82].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 53
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[37].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n940.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n940.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[37].in[5] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[37].out[0] (.names)                       0.261    14.120
rx[37].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[37].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 54
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[17].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n804.in[0] (.names)                                                                  1.338    12.326
$abc$9566$new_n804.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[17].in[1] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[17].out[0] (.names)                       0.261    14.120
rx[17].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[17].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 55
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[81].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n804.in[0] (.names)                                                                  1.338    12.326
$abc$9566$new_n804.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81].in[3] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81].out[0] (.names)                       0.261    14.120
rx[81].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[81].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 56
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[28].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n777.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n777.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[28].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[28].out[0] (.names)                       0.261    14.120
rx[28].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[28].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 57
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[92].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n777.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n777.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[92].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[92].out[0] (.names)                       0.261    14.120
rx[92].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[92].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 58
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[72].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1403.in[4] (.names)                                                                 1.338    12.326
$abc$9566$new_n1403.out[0] (.names)                                                                0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72].in[1] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72].out[0] (.names)                       0.195    14.120
rx[72].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[72].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 59
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[38].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n789.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n789.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n946.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n946.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[38].in[5] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[38].out[0] (.names)                       0.261    14.120
rx[38].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[38].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 60
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[55].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n795.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n795.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1047.in[0] (.names)                                                                 1.338    12.326
$abc$9566$new_n1047.out[0] (.names)                                                                0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[55].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[55].out[0] (.names)                       0.261    14.120
rx[55].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[55].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 61
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[119].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n795.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n795.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1047.in[0] (.names)                                                                  1.338    12.326
$abc$9566$new_n1047.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119].out[0] (.names)                       0.261    14.120
rx[119].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                            15.458

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[119].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.458
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.186


#Path 62
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[45].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n989.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n989.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[45].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[45].out[0] (.names)                       0.261    14.120
rx[45].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[45].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 63
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[127].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n795.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n795.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1085.in[3] (.names)                                                                  1.338    12.326
$abc$9566$new_n1085.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[127].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[127].out[0] (.names)                       0.261    14.120
rx[127].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                            15.458

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[127].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.458
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.186


#Path 64
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[31].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n795.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n795.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n794.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n794.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31].out[0] (.names)                       0.261    14.120
rx[31].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[31].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 65
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[109].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n989.in[2] (.names)                                                                   1.338    12.326
$abc$9566$new_n989.out[0] (.names)                                                                  0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109].out[0] (.names)                       0.261    14.120
rx[109].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                            15.458

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[109].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.458
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.186


#Path 66
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[23].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n795.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n795.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n833.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n833.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23].out[0] (.names)                       0.261    14.120
rx[23].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[23].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 67
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[103].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n795.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n795.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n952.in[1] (.names)                                                                   1.338    12.326
$abc$9566$new_n952.out[0] (.names)                                                                  0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103].out[0] (.names)                       0.261    14.120
rx[103].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                            15.458

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[103].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.458
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.186


#Path 68
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[76].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1131.in[1] (.names)                                                                 1.338    12.326
$abc$9566$new_n1131.out[0] (.names)                                                                0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[76].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[76].out[0] (.names)                       0.261    14.120
rx[76].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[76].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 69
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[39].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n795.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n795.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n952.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n952.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[39].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[39].out[0] (.names)                       0.261    14.120
rx[39].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[39].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 70
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[53].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1033.in[0] (.names)                                                                 1.338    12.326
$abc$9566$new_n1033.out[0] (.names)                                                                0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[53].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[53].out[0] (.names)                       0.261    14.120
rx[53].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[53].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 71
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[117].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1033.in[0] (.names)                                                                  1.338    12.326
$abc$9566$new_n1033.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[117].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[117].out[0] (.names)                       0.261    14.120
rx[117].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                            15.458

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[117].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.458
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.186


#Path 72
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[69].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1397.in[3] (.names)                                                                 1.338    12.326
$abc$9566$new_n1397.out[0] (.names)                                                                0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[69].in[1] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[69].out[0] (.names)                       0.195    14.120
rx[69].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[69].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 73
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[77].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1409.in[3] (.names)                                                                 1.338    12.326
$abc$9566$new_n1409.out[0] (.names)                                                                0.261    12.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[77].in[1] (.names)                        1.338    13.925
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[77].out[0] (.names)                       0.195    14.120
rx[77].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[77].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 74
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[85].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n824.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n824.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85].out[0] (.names)                       0.261    14.120
rx[85].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[85].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 75
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[21].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n824.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n824.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21].out[0] (.names)                       0.261    14.120
rx[21].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[21].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 76
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[101].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n825.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n825.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n940.in[1] (.names)                                                                   1.338    12.326
$abc$9566$new_n940.out[0] (.names)                                                                  0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[101].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[101].out[0] (.names)                       0.261    14.120
rx[101].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                            15.458

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[101].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.458
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.186


#Path 77
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[102].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n789.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n789.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n946.in[1] (.names)                                                                   1.338    12.326
$abc$9566$new_n946.out[0] (.names)                                                                  0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[102].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[102].out[0] (.names)                       0.261    14.120
rx[102].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                            15.458

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[102].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.458
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.186


#Path 78
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[126].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n789.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n789.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1080.in[3] (.names)                                                                  1.338    12.326
$abc$9566$new_n1080.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126].out[0] (.names)                       0.261    14.120
rx[126].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                            15.458

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[126].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.458
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.186


#Path 79
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[94].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n789.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n789.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n788.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n788.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[94].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[94].out[0] (.names)                       0.261    14.120
rx[94].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[94].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 80
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[30].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n789.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n789.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n788.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n788.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30].out[0] (.names)                       0.261    14.120
rx[30].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[30].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 81
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[4].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
char_len[3].C[0] (dffr)                                                                           1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                         0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                 1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                 1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                 1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                 1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                 1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                 1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                0.195    10.988
$abc$9566$new_n893.in[1] (.names)                                                                 1.338    12.326
$abc$9566$new_n893.out[0] (.names)                                                                0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[4].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[4].out[0] (.names)                       0.261    14.120
rx[4].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                          15.458

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[4].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                 0.000     1.338
cell setup time                                                                                  -0.066     1.272
data required time                                                                                          1.272
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.272
data arrival time                                                                                         -15.458
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -14.186


#Path 82
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[68].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n893.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n893.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[68].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[68].out[0] (.names)                       0.261    14.120
rx[68].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[68].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 83
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[6].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
char_len[3].C[0] (dffr)                                                                           1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                         0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                 1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                 1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                 1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                 1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                 1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                0.261     9.456
$abc$9566$new_n789.in[1] (.names)                                                                 1.338    10.793
$abc$9566$new_n789.out[0] (.names)                                                                0.195    10.988
$abc$9566$new_n903.in[0] (.names)                                                                 1.338    12.326
$abc$9566$new_n903.out[0] (.names)                                                                0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[6].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[6].out[0] (.names)                       0.261    14.120
rx[6].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                          15.458

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[6].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                 0.000     1.338
cell setup time                                                                                  -0.066     1.272
data required time                                                                                          1.272
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.272
data arrival time                                                                                         -15.458
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -14.186


#Path 84
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[118].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
char_len[3].C[0] (dffr)                                                                             1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                   1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                  0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                   1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                  0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                   1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                  0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                   1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                  0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                   1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     9.456
$abc$9566$new_n789.in[1] (.names)                                                                   1.338    10.793
$abc$9566$new_n789.out[0] (.names)                                                                  0.195    10.988
$abc$9566$new_n1040.in[0] (.names)                                                                  1.338    12.326
$abc$9566$new_n1040.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118].out[0] (.names)                       0.261    14.120
rx[118].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                            15.458

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[118].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                   0.000     1.338
cell setup time                                                                                    -0.066     1.272
data required time                                                                                            1.272
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.272
data arrival time                                                                                           -15.458
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.186


#Path 85
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[18].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n809.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n809.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18].in[1] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18].out[0] (.names)                       0.261    14.120
rx[18].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[18].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 86
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[54].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n789.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n789.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1040.in[0] (.names)                                                                 1.338    12.326
$abc$9566$new_n1040.out[0] (.names)                                                                0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[54].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[54].out[0] (.names)                       0.261    14.120
rx[54].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[54].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 87
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[11].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n851.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n851.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11].in[1] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11].out[0] (.names)                       0.261    14.120
rx[11].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[11].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 88
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[75].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n851.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n851.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75].in[1] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75].out[0] (.names)                       0.261    14.120
rx[75].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[75].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 89
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[10].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n846.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n846.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[10].in[1] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[10].out[0] (.names)                       0.261    14.120
rx[10].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[10].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 90
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[74].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n846.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n846.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74].in[3] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74].out[0] (.names)                       0.261    14.120
rx[74].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[74].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 91
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[9].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
char_len[3].C[0] (dffr)                                                                           1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                         0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                 1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                 1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                 1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                 1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                 1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                 1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                0.195    10.988
$abc$9566$new_n841.in[2] (.names)                                                                 1.338    12.326
$abc$9566$new_n841.out[0] (.names)                                                                0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[9].in[1] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[9].out[0] (.names)                       0.261    14.120
rx[9].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                          15.458

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[9].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                 0.000     1.338
cell setup time                                                                                  -0.066     1.272
data required time                                                                                          1.272
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.272
data arrival time                                                                                         -15.458
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -14.186


#Path 92
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[73].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n841.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n841.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[73].in[3] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[73].out[0] (.names)                       0.261    14.120
rx[73].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[73].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 93
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[20].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n819.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n819.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[20].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[20].out[0] (.names)                       0.261    14.120
rx[20].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[20].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 94
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[84].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n819.in[2] (.names)                                                                  1.338    12.326
$abc$9566$new_n819.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84].out[0] (.names)                       0.261    14.120
rx[84].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[84].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 95
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[96].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n877.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n877.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n1190.in[3] (.names)                                                                 1.338    12.326
$abc$9566$new_n1190.out[0] (.names)                                                                0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[96].in[4] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[96].out[0] (.names)                       0.261    14.120
rx[96].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[96].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 96
Startpoint: char_len[3].Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[83].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
char_len[3].C[0] (dffr)                                                                            1.338     1.338
char_len[3].Q[0] (dffr) [clock-to-output]                                                          0.124     1.462
$abc$9566$new_n682.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n682.out[0] (.names)                                                                 0.261     3.061
$abc$9566$new_n680.in[1] (.names)                                                                  1.338     4.398
$abc$9566$new_n680.out[0] (.names)                                                                 0.261     4.659
$abc$9566$new_n740.in[0] (.names)                                                                  1.338     5.997
$abc$9566$new_n740.out[0] (.names)                                                                 0.261     6.258
$abc$9566$new_n739.in[3] (.names)                                                                  1.338     7.596
$abc$9566$new_n739.out[0] (.names)                                                                 0.261     7.857
$abc$9566$new_n694.in[2] (.names)                                                                  1.338     9.195
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     9.456
$abc$9566$new_n692.in[1] (.names)                                                                  1.338    10.793
$abc$9566$new_n692.out[0] (.names)                                                                 0.195    10.988
$abc$9566$new_n814.in[1] (.names)                                                                  1.338    12.326
$abc$9566$new_n814.out[0] (.names)                                                                 0.195    12.521
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[83].in[3] (.names)                        1.338    13.859
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[83].out[0] (.names)                       0.261    14.120
rx[83].D[0] (dffr)                                                                                 1.338    15.458
data arrival time                                                                                           15.458

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[83].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.458
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.186


#Path 97
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[91].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             1.338     1.338
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n669.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n669.out[0] (.names)                                                                 0.235     3.035
$abc$9566$new_n668.in[4] (.names)                                                                  1.338     4.372
$abc$9566$new_n668.out[0] (.names)                                                                 0.261     4.633
$abc$9566$new_n1371.in[3] (.names)                                                                 1.338     5.971
$abc$9566$new_n1371.out[0] (.names)                                                                0.261     6.232
$abc$9566$new_n1372.in[3] (.names)                                                                 1.338     7.570
$abc$9566$new_n1372.out[0] (.names)                                                                0.261     7.831
$abc$9566$new_n662.in[1] (.names)                                                                  1.338     9.169
$abc$9566$new_n662.out[0] (.names)                                                                 0.195     9.364
$abc$9566$new_n1094.in[1] (.names)                                                                 1.338    10.701
$abc$9566$new_n1094.out[0] (.names)                                                                0.195    10.896
$abc$9566$new_n1175.in[4] (.names)                                                                 1.338    12.234
$abc$9566$new_n1175.out[0] (.names)                                                                0.261    12.495
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91].in[1] (.names)                        1.338    13.833
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91].out[0] (.names)                       0.261    14.094
rx[91].D[0] (dffr)                                                                                 1.338    15.432
data arrival time                                                                                           15.432

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[91].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.432
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.160


#Path 98
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[78].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             1.338     1.338
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n669.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n669.out[0] (.names)                                                                 0.235     3.035
$abc$9566$new_n668.in[4] (.names)                                                                  1.338     4.372
$abc$9566$new_n668.out[0] (.names)                                                                 0.261     4.633
$abc$9566$new_n1371.in[3] (.names)                                                                 1.338     5.971
$abc$9566$new_n1371.out[0] (.names)                                                                0.261     6.232
$abc$9566$new_n1372.in[3] (.names)                                                                 1.338     7.570
$abc$9566$new_n1372.out[0] (.names)                                                                0.261     7.831
$abc$9566$new_n662.in[1] (.names)                                                                  1.338     9.169
$abc$9566$new_n662.out[0] (.names)                                                                 0.195     9.364
$abc$9566$new_n1094.in[1] (.names)                                                                 1.338    10.701
$abc$9566$new_n1094.out[0] (.names)                                                                0.195    10.896
$abc$9566$new_n1140.in[4] (.names)                                                                 1.338    12.234
$abc$9566$new_n1140.out[0] (.names)                                                                0.261    12.495
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[78].in[1] (.names)                        1.338    13.833
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[78].out[0] (.names)                       0.261    14.094
rx[78].D[0] (dffr)                                                                                 1.338    15.432
data arrival time                                                                                           15.432

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[78].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.432
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.160


#Path 99
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[79].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             1.338     1.338
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n669.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n669.out[0] (.names)                                                                 0.235     3.035
$abc$9566$new_n668.in[4] (.names)                                                                  1.338     4.372
$abc$9566$new_n668.out[0] (.names)                                                                 0.261     4.633
$abc$9566$new_n1371.in[3] (.names)                                                                 1.338     5.971
$abc$9566$new_n1371.out[0] (.names)                                                                0.261     6.232
$abc$9566$new_n1372.in[3] (.names)                                                                 1.338     7.570
$abc$9566$new_n1372.out[0] (.names)                                                                0.261     7.831
$abc$9566$new_n662.in[1] (.names)                                                                  1.338     9.169
$abc$9566$new_n662.out[0] (.names)                                                                 0.195     9.364
$abc$9566$new_n1094.in[1] (.names)                                                                 1.338    10.701
$abc$9566$new_n1094.out[0] (.names)                                                                0.195    10.896
$abc$9566$new_n1142.in[5] (.names)                                                                 1.338    12.234
$abc$9566$new_n1142.out[0] (.names)                                                                0.261    12.495
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[79].in[5] (.names)                        1.338    13.833
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[79].out[0] (.names)                       0.261    14.094
rx[79].D[0] (dffr)                                                                                 1.338    15.432
data arrival time                                                                                           15.432

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[79].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.432
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.160


#Path 100
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[89].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             1.338     1.338
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     1.462
$abc$9566$new_n669.in[0] (.names)                                                                  1.338     2.800
$abc$9566$new_n669.out[0] (.names)                                                                 0.235     3.035
$abc$9566$new_n668.in[4] (.names)                                                                  1.338     4.372
$abc$9566$new_n668.out[0] (.names)                                                                 0.261     4.633
$abc$9566$new_n1371.in[3] (.names)                                                                 1.338     5.971
$abc$9566$new_n1371.out[0] (.names)                                                                0.261     6.232
$abc$9566$new_n1372.in[3] (.names)                                                                 1.338     7.570
$abc$9566$new_n1372.out[0] (.names)                                                                0.261     7.831
$abc$9566$new_n662.in[1] (.names)                                                                  1.338     9.169
$abc$9566$new_n662.out[0] (.names)                                                                 0.195     9.364
$abc$9566$new_n1094.in[1] (.names)                                                                 1.338    10.701
$abc$9566$new_n1094.out[0] (.names)                                                                0.195    10.896
$abc$9566$new_n1169.in[5] (.names)                                                                 1.338    12.234
$abc$9566$new_n1169.out[0] (.names)                                                                0.261    12.495
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89].in[5] (.names)                        1.338    13.833
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89].out[0] (.names)                       0.261    14.094
rx[89].D[0] (dffr)                                                                                 1.338    15.432
data arrival time                                                                                           15.432

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[89].C[0] (dffr)                                                                                 1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                          -15.432
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -14.160


#End of timing report
