{
  "pdf": "rm0399-stm32h745755-and-stm32h747757-advanced-armbased-32bit-mcus-stmicroelectronics.pdf",
  "page_count": 3556,
  "outline_count": 4007,
  "outline": [
    {
      "level": 1,
      "title": "1 Documentation conventions",
      "page_pdf_1based": 106
    },
    {
      "level": 2,
      "title": "1.1 General information",
      "page_pdf_1based": 106
    },
    {
      "level": 2,
      "title": "1.2 List of abbreviations for registers",
      "page_pdf_1based": 106
    },
    {
      "level": 2,
      "title": "1.3 Glossary",
      "page_pdf_1based": 107
    },
    {
      "level": 2,
      "title": "1.4 Availability of peripherals",
      "page_pdf_1based": 107
    },
    {
      "level": 3,
      "title": "Table 1. Availability of security features",
      "page_pdf_1based": 107
    },
    {
      "level": 1,
      "title": "2 Memory and bus architecture",
      "page_pdf_1based": 108
    },
    {
      "level": 2,
      "title": "2.1 System architecture",
      "page_pdf_1based": 108
    },
    {
      "level": 3,
      "title": "Table 2. Bus-master-to-bus-slave interconnect",
      "page_pdf_1based": 108
    },
    {
      "level": 3,
      "title": "Figure 1. System architecture for STM32H745/55/47/57xx devices",
      "page_pdf_1based": 109
    },
    {
      "level": 3,
      "title": "2.1.1 Bus matrices",
      "page_pdf_1based": 110
    },
    {
      "level": 3,
      "title": "2.1.2 TCM buses",
      "page_pdf_1based": 110
    },
    {
      "level": 3,
      "title": "2.1.3 Bus-to-bus bridges",
      "page_pdf_1based": 110
    },
    {
      "level": 3,
      "title": "2.1.4 ART accelerator",
      "page_pdf_1based": 111
    },
    {
      "level": 3,
      "title": "2.1.5 Inter-domain buses",
      "page_pdf_1based": 111
    },
    {
      "level": 3,
      "title": "2.1.6 CPU buses",
      "page_pdf_1based": 111
    },
    {
      "level": 3,
      "title": "2.1.7 Bus master peripherals",
      "page_pdf_1based": 112
    },
    {
      "level": 3,
      "title": "2.1.8 Clocks to functional blocks",
      "page_pdf_1based": 113
    },
    {
      "level": 2,
      "title": "2.2 AXI interconnect matrix (AXIM)",
      "page_pdf_1based": 114
    },
    {
      "level": 3,
      "title": "2.2.1 AXI introduction",
      "page_pdf_1based": 114
    },
    {
      "level": 3,
      "title": "2.2.2 AXI interconnect main features",
      "page_pdf_1based": 114
    },
    {
      "level": 3,
      "title": "2.2.3 AXI interconnect functional description",
      "page_pdf_1based": 115
    },
    {
      "level": 4,
      "title": "Figure 2. AXI interconnect",
      "page_pdf_1based": 115
    },
    {
      "level": 4,
      "title": "Table 3. ASIB configuration",
      "page_pdf_1based": 115
    },
    {
      "level": 4,
      "title": "Table 4. AMIB configuration",
      "page_pdf_1based": 116
    },
    {
      "level": 3,
      "title": "2.2.4 AXI interconnect registers",
      "page_pdf_1based": 117
    },
    {
      "level": 3,
      "title": "2.2.5 AXI interconnect register map",
      "page_pdf_1based": 126
    },
    {
      "level": 4,
      "title": "Table 5. AXI interconnect register map and reset values",
      "page_pdf_1based": 126
    },
    {
      "level": 2,
      "title": "2.3 Memory organization",
      "page_pdf_1based": 134
    },
    {
      "level": 3,
      "title": "2.3.1 Introduction",
      "page_pdf_1based": 134
    },
    {
      "level": 3,
      "title": "2.3.2 Memory map and register boundary addresses",
      "page_pdf_1based": 135
    },
    {
      "level": 4,
      "title": "Table 6. Memory map and default device memory area attributes",
      "page_pdf_1based": 135
    },
    {
      "level": 4,
      "title": "Table 7. Register boundary addresses",
      "page_pdf_1based": 138
    },
    {
      "level": 2,
      "title": "2.4 Embedded SRAM",
      "page_pdf_1based": 142
    },
    {
      "level": 2,
      "title": "2.5 Flash memory overview",
      "page_pdf_1based": 143
    },
    {
      "level": 2,
      "title": "2.6 Boot configuration",
      "page_pdf_1based": 143
    },
    {
      "level": 3,
      "title": "Table 8. Boot order",
      "page_pdf_1based": 144
    },
    {
      "level": 3,
      "title": "Table 9. Boot modes",
      "page_pdf_1based": 144
    },
    {
      "level": 1,
      "title": "3 RAM ECC monitoring (RAMECC)",
      "page_pdf_1based": 146
    },
    {
      "level": 2,
      "title": "3.1 Introduction",
      "page_pdf_1based": 146
    },
    {
      "level": 2,
      "title": "3.2 RAMECC main features",
      "page_pdf_1based": 146
    },
    {
      "level": 2,
      "title": "3.3 RAMECC functional description",
      "page_pdf_1based": 146
    },
    {
      "level": 3,
      "title": "3.3.1 RAMECC block diagram",
      "page_pdf_1based": 146
    },
    {
      "level": 4,
      "title": "Figure 3. RAM ECC controller implementation schematic",
      "page_pdf_1based": 147
    },
    {
      "level": 4,
      "title": "Figure 4. Connection between RAM ECC controller and RAMECC monitoring unit",
      "page_pdf_1based": 147
    },
    {
      "level": 3,
      "title": "3.3.2 RAMECC internal signals",
      "page_pdf_1based": 148
    },
    {
      "level": 4,
      "title": "Table 10. RAMECC internal input/output signals",
      "page_pdf_1based": 148
    },
    {
      "level": 3,
      "title": "3.3.3 RAMECC monitor mapping",
      "page_pdf_1based": 148
    },
    {
      "level": 4,
      "title": "Table 11. ECC controller mapping",
      "page_pdf_1based": 148
    },
    {
      "level": 2,
      "title": "3.4 RAMECC registers",
      "page_pdf_1based": 149
    },
    {
      "level": 3,
      "title": "3.4.1 RAMECC interrupt enable register (RAMECC_IER)",
      "page_pdf_1based": 149
    },
    {
      "level": 3,
      "title": "3.4.2 RAMECC monitor x configuration register (RAMECC_MxCR)",
      "page_pdf_1based": 150
    },
    {
      "level": 3,
      "title": "3.4.3 RAMECC monitor x status register (RAMECC_MxSR)",
      "page_pdf_1based": 150
    },
    {
      "level": 3,
      "title": "3.4.4 RAMECC monitor x failing address register (RAMECC_MxFAR)",
      "page_pdf_1based": 151
    },
    {
      "level": 3,
      "title": "3.4.5 RAMECC monitor x failing data low register (RAMECC_MxFDRL)",
      "page_pdf_1based": 151
    },
    {
      "level": 3,
      "title": "3.4.6 RAMECC monitor x failing data high register (RAMECC_MxFDRH)",
      "page_pdf_1based": 152
    },
    {
      "level": 3,
      "title": "3.4.7 RAMECC monitor x failing ECC error code register RAMECC_MxFECR)",
      "page_pdf_1based": 152
    },
    {
      "level": 3,
      "title": "3.4.8 RAMECC register map",
      "page_pdf_1based": 153
    },
    {
      "level": 4,
      "title": "Table 12. RAMECC register map and reset values",
      "page_pdf_1based": 153
    },
    {
      "level": 1,
      "title": "4 Embedded flash memory (FLASH)",
      "page_pdf_1based": 154
    },
    {
      "level": 2,
      "title": "4.1 Introduction",
      "page_pdf_1based": 154
    },
    {
      "level": 2,
      "title": "4.2 FLASH main features",
      "page_pdf_1based": 154
    },
    {
      "level": 2,
      "title": "4.3 FLASH functional description",
      "page_pdf_1based": 155
    },
    {
      "level": 3,
      "title": "4.3.1 FLASH block diagram",
      "page_pdf_1based": 155
    },
    {
      "level": 4,
      "title": "Figure 5. FLASH block diagram",
      "page_pdf_1based": 155
    },
    {
      "level": 3,
      "title": "4.3.2 FLASH internal signals",
      "page_pdf_1based": 156
    },
    {
      "level": 4,
      "title": "Table 13. FLASH internal input/output signals",
      "page_pdf_1based": 156
    },
    {
      "level": 3,
      "title": "4.3.3 FLASH architecture and integration in the system",
      "page_pdf_1based": 156
    },
    {
      "level": 4,
      "title": "Figure 6. Detailed FLASH architecture",
      "page_pdf_1based": 157
    },
    {
      "level": 3,
      "title": "4.3.4 Flash memory architecture and usage",
      "page_pdf_1based": 158
    },
    {
      "level": 4,
      "title": "Figure 7. Embedded flash memory organization",
      "page_pdf_1based": 158
    },
    {
      "level": 4,
      "title": "Table 14. Flash memory organization on STM32H745xI/747xI/755xI/757xI devices",
      "page_pdf_1based": 159
    },
    {
      "level": 4,
      "title": "Table 15. Flash memory organization on STM32H745xG/STM32H747xG devices",
      "page_pdf_1based": 160
    },
    {
      "level": 4,
      "title": "Figure 8. Embedded flash memory usage",
      "page_pdf_1based": 161
    },
    {
      "level": 3,
      "title": "4.3.5 FLASH system performance enhancements",
      "page_pdf_1based": 162
    },
    {
      "level": 3,
      "title": "4.3.6 FLASH data protection schemes",
      "page_pdf_1based": 162
    },
    {
      "level": 4,
      "title": "Figure 9. FLASH protection mechanisms",
      "page_pdf_1based": 162
    },
    {
      "level": 3,
      "title": "4.3.7 Overview of FLASH operations",
      "page_pdf_1based": 163
    },
    {
      "level": 3,
      "title": "4.3.8 FLASH read operations",
      "page_pdf_1based": 164
    },
    {
      "level": 4,
      "title": "Figure 10. FLASH read pipeline architecture",
      "page_pdf_1based": 165
    },
    {
      "level": 4,
      "title": "Table 16. FLASH recommended number of wait states and programming delay",
      "page_pdf_1based": 166
    },
    {
      "level": 3,
      "title": "4.3.9 FLASH program operations",
      "page_pdf_1based": 167
    },
    {
      "level": 4,
      "title": "Figure 11. FLASH write pipeline architecture",
      "page_pdf_1based": 168
    },
    {
      "level": 4,
      "title": "Table 17. FLASH parallelism parameter",
      "page_pdf_1based": 170
    },
    {
      "level": 3,
      "title": "4.3.10 FLASH erase operations",
      "page_pdf_1based": 171
    },
    {
      "level": 3,
      "title": "4.3.11 FLASH parallel operations",
      "page_pdf_1based": 174
    },
    {
      "level": 3,
      "title": "4.3.12 Flash memory error protections",
      "page_pdf_1based": 174
    },
    {
      "level": 3,
      "title": "4.3.13 Flash bank and register swapping",
      "page_pdf_1based": 176
    },
    {
      "level": 4,
      "title": "Table 18. FLASH AXI interface memory map vs swapping option",
      "page_pdf_1based": 176
    },
    {
      "level": 4,
      "title": "Figure 12. Flash bank swapping sequence",
      "page_pdf_1based": 177
    },
    {
      "level": 4,
      "title": "Table 19. Flash register map vs swapping option",
      "page_pdf_1based": 178
    },
    {
      "level": 3,
      "title": "4.3.14 FLASH reset and clocks",
      "page_pdf_1based": 179
    },
    {
      "level": 2,
      "title": "4.4 FLASH option bytes",
      "page_pdf_1based": 179
    },
    {
      "level": 3,
      "title": "4.4.1 About option bytes",
      "page_pdf_1based": 179
    },
    {
      "level": 3,
      "title": "4.4.2 Option byte loading",
      "page_pdf_1based": 180
    },
    {
      "level": 3,
      "title": "4.4.3 Option byte modification",
      "page_pdf_1based": 180
    },
    {
      "level": 3,
      "title": "4.4.4 Option bytes overview",
      "page_pdf_1based": 183
    },
    {
      "level": 4,
      "title": "Table 20. Option byte organization",
      "page_pdf_1based": 183
    },
    {
      "level": 3,
      "title": "4.4.5 Description of user and system option bytes",
      "page_pdf_1based": 185
    },
    {
      "level": 3,
      "title": "4.4.6 Description of data protection option bytes",
      "page_pdf_1based": 187
    },
    {
      "level": 3,
      "title": "4.4.7 Description of boot address option bytes",
      "page_pdf_1based": 188
    },
    {
      "level": 2,
      "title": "4.5 FLASH protection mechanisms",
      "page_pdf_1based": 188
    },
    {
      "level": 3,
      "title": "4.5.1 FLASH configuration protection",
      "page_pdf_1based": 188
    },
    {
      "level": 4,
      "title": "Table 21. Flash interface register protection summary",
      "page_pdf_1based": 189
    },
    {
      "level": 3,
      "title": "4.5.2 Write protection",
      "page_pdf_1based": 190
    },
    {
      "level": 3,
      "title": "4.5.3 Readout protection (RDP)",
      "page_pdf_1based": 191
    },
    {
      "level": 4,
      "title": "Table 22. RDP value vs readout protection level",
      "page_pdf_1based": 191
    },
    {
      "level": 4,
      "title": "Table 23. Protection vs RDP Level",
      "page_pdf_1based": 192
    },
    {
      "level": 4,
      "title": "Figure 13. RDP protection transition scheme",
      "page_pdf_1based": 193
    },
    {
      "level": 4,
      "title": "Table 24. RDP transition and its effects",
      "page_pdf_1based": 194
    },
    {
      "level": 4,
      "title": "Figure 14. Example of protected region overlapping",
      "page_pdf_1based": 195
    },
    {
      "level": 3,
      "title": "4.5.4 Proprietary code readout protection (PCROP)",
      "page_pdf_1based": 195
    },
    {
      "level": 3,
      "title": "4.5.5 Secure access mode",
      "page_pdf_1based": 196
    },
    {
      "level": 2,
      "title": "4.6 FLASH low-power modes",
      "page_pdf_1based": 198
    },
    {
      "level": 3,
      "title": "4.6.1 Introduction",
      "page_pdf_1based": 198
    },
    {
      "level": 4,
      "title": "Table 25. Effect of low-power modes on the embedded flash memory",
      "page_pdf_1based": 198
    },
    {
      "level": 3,
      "title": "4.6.2 Managing the FLASH domain switching to DStop or DStandby",
      "page_pdf_1based": 198
    },
    {
      "level": 2,
      "title": "4.7 FLASH error management",
      "page_pdf_1based": 200
    },
    {
      "level": 3,
      "title": "4.7.1 Introduction",
      "page_pdf_1based": 200
    },
    {
      "level": 3,
      "title": "4.7.2 Write protection error (WRPERR)",
      "page_pdf_1based": 200
    },
    {
      "level": 3,
      "title": "4.7.3 Programming sequence error (PGSERR)",
      "page_pdf_1based": 201
    },
    {
      "level": 3,
      "title": "4.7.4 Strobe error (STRBERR)",
      "page_pdf_1based": 202
    },
    {
      "level": 3,
      "title": "4.7.5 Inconsistency error (INCERR)",
      "page_pdf_1based": 202
    },
    {
      "level": 3,
      "title": "4.7.6 Operation error (OPERR)",
      "page_pdf_1based": 203
    },
    {
      "level": 3,
      "title": "4.7.7 Error correction code error (SNECCERR/DBECCERR)",
      "page_pdf_1based": 203
    },
    {
      "level": 3,
      "title": "4.7.8 Read protection error (RDPERR)",
      "page_pdf_1based": 204
    },
    {
      "level": 3,
      "title": "4.7.9 Read secure error (RDSERR)",
      "page_pdf_1based": 204
    },
    {
      "level": 3,
      "title": "4.7.10 CRC read error (CRCRDERR)",
      "page_pdf_1based": 204
    },
    {
      "level": 3,
      "title": "4.7.11 Option byte change error (OPTCHANGEERR)",
      "page_pdf_1based": 205
    },
    {
      "level": 3,
      "title": "4.7.12 Miscellaneous HardFault errors",
      "page_pdf_1based": 205
    },
    {
      "level": 2,
      "title": "4.8 FLASH interrupts",
      "page_pdf_1based": 205
    },
    {
      "level": 3,
      "title": "Table 26. Flash interrupt request",
      "page_pdf_1based": 206
    },
    {
      "level": 2,
      "title": "4.9 FLASH registers",
      "page_pdf_1based": 208
    },
    {
      "level": 3,
      "title": "4.9.1 FLASH access control register (FLASH_ACR)",
      "page_pdf_1based": 208
    },
    {
      "level": 3,
      "title": "4.9.2 FLASH key register for bank 1 (FLASH_KEYR1)",
      "page_pdf_1based": 208
    },
    {
      "level": 3,
      "title": "4.9.3 FLASH option key register (FLASH_OPTKEYR)",
      "page_pdf_1based": 209
    },
    {
      "level": 3,
      "title": "4.9.4 FLASH control register for bank 1 (FLASH_CR1)",
      "page_pdf_1based": 209
    },
    {
      "level": 3,
      "title": "4.9.5 FLASH status register for bank 1 (FLASH_SR1)",
      "page_pdf_1based": 214
    },
    {
      "level": 3,
      "title": "4.9.6 FLASH clear control register for bank 1 (FLASH_CCR1)",
      "page_pdf_1based": 217
    },
    {
      "level": 3,
      "title": "4.9.7 FLASH option control register (FLASH_OPTCR)",
      "page_pdf_1based": 218
    },
    {
      "level": 3,
      "title": "4.9.8 FLASH option status register (FLASH_OPTSR_CUR)",
      "page_pdf_1based": 219
    },
    {
      "level": 3,
      "title": "4.9.9 FLASH option status register (FLASH_OPTSR_PRG)",
      "page_pdf_1based": 222
    },
    {
      "level": 3,
      "title": "4.9.10 FLASH option clear control register (FLASH_OPTCCR)",
      "page_pdf_1based": 224
    },
    {
      "level": 3,
      "title": "4.9.11 FLASH protection address for bank 1 (FLASH_PRAR_CUR1)",
      "page_pdf_1based": 225
    },
    {
      "level": 3,
      "title": "4.9.12 FLASH protection address for bank 1 (FLASH_PRAR_PRG1)",
      "page_pdf_1based": 225
    },
    {
      "level": 3,
      "title": "4.9.13 FLASH secure address for bank 1 (FLASH_SCAR_CUR1)",
      "page_pdf_1based": 226
    },
    {
      "level": 3,
      "title": "4.9.14 FLASH secure address for bank 1 (FLASH_SCAR_PRG1)",
      "page_pdf_1based": 227
    },
    {
      "level": 3,
      "title": "4.9.15 FLASH write sector protection for bank 1 (FLASH_WPSN_CUR1R)",
      "page_pdf_1based": 227
    },
    {
      "level": 3,
      "title": "4.9.16 FLASH write sector protection for bank 1 (FLASH_WPSN_PRG1R)",
      "page_pdf_1based": 228
    },
    {
      "level": 3,
      "title": "4.9.17 FLASH register boot address (for Arm® Cortex®-M7 core (FLASH_BOOT7_CURR)",
      "page_pdf_1based": 228
    },
    {
      "level": 3,
      "title": "4.9.18 FLASH register boot address for Arm® Cortex®-M7 core (FLASH_BOOT7_PRGR)",
      "page_pdf_1based": 229
    },
    {
      "level": 3,
      "title": "4.9.19 FLASH register boot address for Arm® Cortex®-M4 core (FLASH_BOOT4_CURR)",
      "page_pdf_1based": 229
    },
    {
      "level": 3,
      "title": "4.9.20 FLASH register boot address for Arm® Cortex®-M4 core (FLASH_BOOT4_PRGR)",
      "page_pdf_1based": 230
    },
    {
      "level": 3,
      "title": "4.9.21 FLASH CRC control register for bank 1 (FLASH_CRCCR1)",
      "page_pdf_1based": 230
    },
    {
      "level": 3,
      "title": "4.9.22 FLASH CRC start address register for bank 1 (FLASH_CRCSADD1R)",
      "page_pdf_1based": 232
    },
    {
      "level": 3,
      "title": "4.9.23 FLASH CRC end address register for bank 1 (FLASH_CRCEADD1R)",
      "page_pdf_1based": 232
    },
    {
      "level": 3,
      "title": "4.9.24 FLASH CRC data register (FLASH_CRCDATAR)",
      "page_pdf_1based": 232
    },
    {
      "level": 3,
      "title": "4.9.25 FLASH ECC fail address for bank 1 (FLASH_ECC_FA1R)",
      "page_pdf_1based": 233
    },
    {
      "level": 3,
      "title": "4.9.26 FLASH key register for bank 2 (FLASH_KEYR2)",
      "page_pdf_1based": 233
    },
    {
      "level": 3,
      "title": "4.9.27 FLASH control register for bank 2 (FLASH_CR2)",
      "page_pdf_1based": 234
    },
    {
      "level": 3,
      "title": "4.9.28 FLASH status register for bank 2 (FLASH_SR2)",
      "page_pdf_1based": 238
    },
    {
      "level": 3,
      "title": "4.9.29 FLASH clear control register for bank 2 (FLASH_CCR2)",
      "page_pdf_1based": 241
    },
    {
      "level": 3,
      "title": "4.9.30 FLASH protection address for bank 2 (FLASH_PRAR_CUR2)",
      "page_pdf_1based": 242
    },
    {
      "level": 3,
      "title": "4.9.31 FLASH protection address for bank 2 (FLASH_PRAR_PRG2)",
      "page_pdf_1based": 242
    },
    {
      "level": 3,
      "title": "4.9.32 FLASH secure address for bank 2 (FLASH_SCAR_CUR2)",
      "page_pdf_1based": 243
    },
    {
      "level": 3,
      "title": "4.9.33 FLASH secure address for bank 2 (FLASH_SCAR_PRG2)",
      "page_pdf_1based": 244
    },
    {
      "level": 3,
      "title": "4.9.34 FLASH write sector protection for bank 2 (FLASH_WPSN_CUR2R)",
      "page_pdf_1based": 245
    },
    {
      "level": 3,
      "title": "4.9.35 FLASH write sector protection for bank 2 (FLASH_WPSN_PRG2R)",
      "page_pdf_1based": 245
    },
    {
      "level": 3,
      "title": "4.9.36 FLASH CRC control register for bank 2 (FLASH_CRCCR2)",
      "page_pdf_1based": 246
    },
    {
      "level": 3,
      "title": "4.9.37 FLASH CRC start address register for bank 2 (FLASH_CRCSADD2R)",
      "page_pdf_1based": 247
    },
    {
      "level": 3,
      "title": "4.9.38 FLASH CRC end address register for bank 2 (FLASH_CRCEADD2R)",
      "page_pdf_1based": 248
    },
    {
      "level": 3,
      "title": "4.9.39 FLASH ECC fail address for bank 2 (FLASH_ECC_FA2R)",
      "page_pdf_1based": 248
    },
    {
      "level": 3,
      "title": "4.9.40 FLASH register map and reset values",
      "page_pdf_1based": 249
    },
    {
      "level": 4,
      "title": "Table 27. Register map and reset value table",
      "page_pdf_1based": 249
    },
    {
      "level": 1,
      "title": "5 Secure memory management (SMM)",
      "page_pdf_1based": 254
    },
    {
      "level": 2,
      "title": "5.1 Introduction",
      "page_pdf_1based": 254
    },
    {
      "level": 2,
      "title": "5.2 Glossary",
      "page_pdf_1based": 254
    },
    {
      "level": 3,
      "title": "Table 28. List of preferred terms",
      "page_pdf_1based": 254
    },
    {
      "level": 2,
      "title": "5.3 Secure access mode",
      "page_pdf_1based": 255
    },
    {
      "level": 3,
      "title": "Figure 15. Flash memory areas and services in Standard and Secure access modes",
      "page_pdf_1based": 256
    },
    {
      "level": 3,
      "title": "5.3.1 Associated features",
      "page_pdf_1based": 256
    },
    {
      "level": 3,
      "title": "5.3.2 Boot state machine",
      "page_pdf_1based": 256
    },
    {
      "level": 4,
      "title": "Figure 16. Bootloader state machine in Secure access mode",
      "page_pdf_1based": 257
    },
    {
      "level": 3,
      "title": "5.3.3 Secure access mode configuration",
      "page_pdf_1based": 257
    },
    {
      "level": 2,
      "title": "5.4 Root secure services (RSS)",
      "page_pdf_1based": 258
    },
    {
      "level": 3,
      "title": "Table 29. RSS API addresses",
      "page_pdf_1based": 258
    },
    {
      "level": 3,
      "title": "5.4.1 Secure area setting service",
      "page_pdf_1based": 258
    },
    {
      "level": 3,
      "title": "5.4.2 Secure area exiting service",
      "page_pdf_1based": 258
    },
    {
      "level": 2,
      "title": "5.5 Secure user software",
      "page_pdf_1based": 259
    },
    {
      "level": 3,
      "title": "5.5.1 Access rules",
      "page_pdf_1based": 259
    },
    {
      "level": 3,
      "title": "5.5.2 Setting secure user memory areas",
      "page_pdf_1based": 259
    },
    {
      "level": 2,
      "title": "5.6 Summary of flash protection mechanisms",
      "page_pdf_1based": 260
    },
    {
      "level": 3,
      "title": "Figure 17. Core access to flash memory areas",
      "page_pdf_1based": 260
    },
    {
      "level": 3,
      "title": "Table 30. Summary of flash protected areas access rights",
      "page_pdf_1based": 261
    },
    {
      "level": 1,
      "title": "6 ART accelerator",
      "page_pdf_1based": 262
    },
    {
      "level": 2,
      "title": "6.1 Introduction",
      "page_pdf_1based": 262
    },
    {
      "level": 2,
      "title": "6.2 ART accelerator features",
      "page_pdf_1based": 262
    },
    {
      "level": 2,
      "title": "6.3 ART accelerator functional description",
      "page_pdf_1based": 263
    },
    {
      "level": 3,
      "title": "6.3.1 Block diagram",
      "page_pdf_1based": 263
    },
    {
      "level": 4,
      "title": "Figure 18. ART accelerator - block schematic",
      "page_pdf_1based": 263
    },
    {
      "level": 3,
      "title": "6.3.2 ART accelerator blocks and operation",
      "page_pdf_1based": 263
    },
    {
      "level": 4,
      "title": "Figure 19. Instruction fetch from cache",
      "page_pdf_1based": 265
    },
    {
      "level": 2,
      "title": "6.4 ART accelerator registers",
      "page_pdf_1based": 266
    },
    {
      "level": 3,
      "title": "6.4.1 ART accelerator - control register (ART_CTR)",
      "page_pdf_1based": 266
    },
    {
      "level": 1,
      "title": "7 Power control (PWR)",
      "page_pdf_1based": 268
    },
    {
      "level": 2,
      "title": "7.1 Introduction",
      "page_pdf_1based": 268
    },
    {
      "level": 2,
      "title": "7.2 PWR main features",
      "page_pdf_1based": 268
    },
    {
      "level": 2,
      "title": "7.3 PWR block diagram",
      "page_pdf_1based": 269
    },
    {
      "level": 3,
      "title": "Figure 20. Power control block diagram",
      "page_pdf_1based": 269
    },
    {
      "level": 3,
      "title": "7.3.1 PWR pins and internal signals",
      "page_pdf_1based": 270
    },
    {
      "level": 4,
      "title": "Table 31. PWR input/output signals connected to package pins or balls",
      "page_pdf_1based": 270
    },
    {
      "level": 4,
      "title": "Table 32. PWR internal input/output signals",
      "page_pdf_1based": 271
    },
    {
      "level": 2,
      "title": "7.4 Power supplies",
      "page_pdf_1based": 272
    },
    {
      "level": 3,
      "title": "Figure 21. Power supply overview",
      "page_pdf_1based": 273
    },
    {
      "level": 3,
      "title": "Figure 22. System supply configurations",
      "page_pdf_1based": 274
    },
    {
      "level": 3,
      "title": "Table 33. Supply configuration control",
      "page_pdf_1based": 275
    },
    {
      "level": 3,
      "title": "7.4.1 System supply startup",
      "page_pdf_1based": 276
    },
    {
      "level": 4,
      "title": "Figure 23. Device startup with VCORE supplied from voltage regulator",
      "page_pdf_1based": 277
    },
    {
      "level": 4,
      "title": "Figure 24. Device startup with VCORE supplied directly from SMPS step-down converter",
      "page_pdf_1based": 278
    },
    {
      "level": 4,
      "title": "Figure 25. Device startup with VCORE supplied in Bypass mode from external regulator",
      "page_pdf_1based": 279
    },
    {
      "level": 3,
      "title": "7.4.2 Core domain",
      "page_pdf_1based": 280
    },
    {
      "level": 3,
      "title": "7.4.3 PWR external supply",
      "page_pdf_1based": 282
    },
    {
      "level": 3,
      "title": "7.4.4 Backup domain",
      "page_pdf_1based": 282
    },
    {
      "level": 4,
      "title": "Figure 26. Backup domain",
      "page_pdf_1based": 284
    },
    {
      "level": 3,
      "title": "7.4.5 VBAT battery charging",
      "page_pdf_1based": 284
    },
    {
      "level": 3,
      "title": "7.4.6 Analog supply",
      "page_pdf_1based": 284
    },
    {
      "level": 3,
      "title": "7.4.7 USB regulator",
      "page_pdf_1based": 285
    },
    {
      "level": 4,
      "title": "Figure 27. USB supply configurations",
      "page_pdf_1based": 285
    },
    {
      "level": 3,
      "title": "7.4.8 DSI regulator",
      "page_pdf_1based": 285
    },
    {
      "level": 4,
      "title": "Figure 28. DSI supply configuration",
      "page_pdf_1based": 286
    },
    {
      "level": 2,
      "title": "7.5 Power supply supervision",
      "page_pdf_1based": 286
    },
    {
      "level": 3,
      "title": "7.5.1 Power-on reset (POR)/power-down reset (PDR)",
      "page_pdf_1based": 287
    },
    {
      "level": 4,
      "title": "Figure 29. Power-on reset/power-down reset waveform",
      "page_pdf_1based": 287
    },
    {
      "level": 3,
      "title": "7.5.2 Brownout reset (BOR)",
      "page_pdf_1based": 287
    },
    {
      "level": 4,
      "title": "Figure 30. BOR thresholds",
      "page_pdf_1based": 288
    },
    {
      "level": 3,
      "title": "7.5.3 Programmable voltage detector (PVD)",
      "page_pdf_1based": 288
    },
    {
      "level": 4,
      "title": "Figure 31. PVD thresholds",
      "page_pdf_1based": 289
    },
    {
      "level": 3,
      "title": "7.5.4 Analog voltage detector (AVD)",
      "page_pdf_1based": 290
    },
    {
      "level": 4,
      "title": "Figure 32. AVD thresholds",
      "page_pdf_1based": 290
    },
    {
      "level": 3,
      "title": "7.5.5 Battery voltage thresholds",
      "page_pdf_1based": 291
    },
    {
      "level": 4,
      "title": "Figure 33. VBAT thresholds",
      "page_pdf_1based": 291
    },
    {
      "level": 3,
      "title": "7.5.6 Temperature thresholds",
      "page_pdf_1based": 292
    },
    {
      "level": 4,
      "title": "Figure 34. Temperature thresholds",
      "page_pdf_1based": 292
    },
    {
      "level": 3,
      "title": "7.5.7 VCORE maximum voltage level detector",
      "page_pdf_1based": 292
    },
    {
      "level": 4,
      "title": "Figure 35. VCORE overvoltage protection",
      "page_pdf_1based": 293
    },
    {
      "level": 2,
      "title": "7.6 Power management",
      "page_pdf_1based": 293
    },
    {
      "level": 3,
      "title": "7.6.1 Operating modes",
      "page_pdf_1based": 294
    },
    {
      "level": 4,
      "title": "Table 34. Low-power mode summary",
      "page_pdf_1based": 296
    },
    {
      "level": 3,
      "title": "7.6.2 Voltage scaling",
      "page_pdf_1based": 297
    },
    {
      "level": 4,
      "title": "Figure 36. Switching VCORE from VOS1 to VOS0",
      "page_pdf_1based": 298
    },
    {
      "level": 4,
      "title": "Figure 37. VCORE voltage scaling versus system power modes",
      "page_pdf_1based": 299
    },
    {
      "level": 3,
      "title": "7.6.3 Power control modes",
      "page_pdf_1based": 299
    },
    {
      "level": 4,
      "title": "Table 35. PDDS_Dn low-power mode control",
      "page_pdf_1based": 300
    },
    {
      "level": 4,
      "title": "Figure 38. Power control modes detailed state diagram",
      "page_pdf_1based": 301
    },
    {
      "level": 4,
      "title": "Table 36. Low-power exit mode flags",
      "page_pdf_1based": 302
    },
    {
      "level": 3,
      "title": "7.6.4 Power management examples",
      "page_pdf_1based": 303
    },
    {
      "level": 4,
      "title": "Figure 39. Dynamic voltage scaling in Run mode",
      "page_pdf_1based": 304
    },
    {
      "level": 4,
      "title": "Figure 40. Dynamic voltage scaling behavior with D1, D2 and system in Stop mode",
      "page_pdf_1based": 305
    },
    {
      "level": 4,
      "title": "Figure 41. Dynamic Voltage Scaling D1, D2, system Standby mode",
      "page_pdf_1based": 307
    },
    {
      "level": 4,
      "title": "Figure 42. Dynamic voltage scaling behavior with D1 and D2 in DStandby mode and D3 in autonomous mode",
      "page_pdf_1based": 309
    },
    {
      "level": 2,
      "title": "7.7 Low-power modes",
      "page_pdf_1based": 310
    },
    {
      "level": 3,
      "title": "7.7.1 Slowing down system clocks",
      "page_pdf_1based": 310
    },
    {
      "level": 3,
      "title": "7.7.2 Controlling peripheral clocks",
      "page_pdf_1based": 310
    },
    {
      "level": 3,
      "title": "7.7.3 Entering low-power modes",
      "page_pdf_1based": 310
    },
    {
      "level": 3,
      "title": "7.7.4 Exiting from low-power modes",
      "page_pdf_1based": 311
    },
    {
      "level": 3,
      "title": "7.7.5 CSleep mode",
      "page_pdf_1based": 312
    },
    {
      "level": 4,
      "title": "Table 37. CSleep mode",
      "page_pdf_1based": 312
    },
    {
      "level": 3,
      "title": "7.7.6 CStop mode",
      "page_pdf_1based": 312
    },
    {
      "level": 4,
      "title": "Table 38. CStop mode",
      "page_pdf_1based": 313
    },
    {
      "level": 3,
      "title": "7.7.7 DStop mode",
      "page_pdf_1based": 313
    },
    {
      "level": 4,
      "title": "Table 39. DStop mode overview",
      "page_pdf_1based": 314
    },
    {
      "level": 4,
      "title": "Table 40. DStop mode",
      "page_pdf_1based": 315
    },
    {
      "level": 3,
      "title": "7.7.8 Stop mode",
      "page_pdf_1based": 315
    },
    {
      "level": 4,
      "title": "Table 41. Stop mode operation",
      "page_pdf_1based": 316
    },
    {
      "level": 4,
      "title": "Table 42. Stop mode hold control",
      "page_pdf_1based": 317
    },
    {
      "level": 4,
      "title": "Figure 43. Stop mode hold mechanism state diagram",
      "page_pdf_1based": 318
    },
    {
      "level": 4,
      "title": "Table 43. Wakeup hold behavior and associated flags",
      "page_pdf_1based": 319
    },
    {
      "level": 4,
      "title": "Table 44. Stop mode",
      "page_pdf_1based": 319
    },
    {
      "level": 3,
      "title": "7.7.9 DStandby mode",
      "page_pdf_1based": 320
    },
    {
      "level": 4,
      "title": "Table 45. DStandby mode",
      "page_pdf_1based": 321
    },
    {
      "level": 3,
      "title": "7.7.10 Standby mode",
      "page_pdf_1based": 322
    },
    {
      "level": 4,
      "title": "Table 46. Standby and Stop flags",
      "page_pdf_1based": 323
    },
    {
      "level": 4,
      "title": "Table 47. Standby mode",
      "page_pdf_1based": 323
    },
    {
      "level": 3,
      "title": "7.7.11 Monitoring low-power modes",
      "page_pdf_1based": 324
    },
    {
      "level": 4,
      "title": "Table 48. Low-power modes monitoring pin overview",
      "page_pdf_1based": 324
    },
    {
      "level": 4,
      "title": "Table 49. GPIO state according to CPU and domain state",
      "page_pdf_1based": 324
    },
    {
      "level": 2,
      "title": "7.8 PWR registers",
      "page_pdf_1based": 325
    },
    {
      "level": 3,
      "title": "7.8.1 PWR control register 1 (PWR_CR1)",
      "page_pdf_1based": 325
    },
    {
      "level": 3,
      "title": "7.8.2 PWR control status register 1 (PWR_CSR1)",
      "page_pdf_1based": 327
    },
    {
      "level": 3,
      "title": "7.8.3 PWR control register 2 (PWR_CR2)",
      "page_pdf_1based": 328
    },
    {
      "level": 3,
      "title": "7.8.4 PWR control register 3 (PWR_CR3)",
      "page_pdf_1based": 329
    },
    {
      "level": 3,
      "title": "7.8.5 PWR CPU1 control register (PWR_CPU1CR)",
      "page_pdf_1based": 331
    },
    {
      "level": 3,
      "title": "7.8.6 PWR CPU2 control register (PWR_CPU2CR)",
      "page_pdf_1based": 333
    },
    {
      "level": 3,
      "title": "7.8.7 PWR D3 domain control register (PWR_D3CR)",
      "page_pdf_1based": 335
    },
    {
      "level": 3,
      "title": "7.8.8 PWR wakeup clear register (PWR_WKUPCR)",
      "page_pdf_1based": 336
    },
    {
      "level": 3,
      "title": "7.8.9 PWR wakeup flag register (PWR_WKUPFR)",
      "page_pdf_1based": 336
    },
    {
      "level": 3,
      "title": "7.8.10 PWR wakeup enable and polarity register (PWR_WKUPEPR)",
      "page_pdf_1based": 337
    },
    {
      "level": 3,
      "title": "7.8.11 PWR register map",
      "page_pdf_1based": 338
    },
    {
      "level": 4,
      "title": "Table 50. Power control register map and reset values",
      "page_pdf_1based": 338
    },
    {
      "level": 1,
      "title": "8 Low-power D3 domain application example",
      "page_pdf_1based": 339
    },
    {
      "level": 2,
      "title": "8.1 Introduction",
      "page_pdf_1based": 339
    },
    {
      "level": 2,
      "title": "8.2 EXTI, RCC and PWR interconnections",
      "page_pdf_1based": 339
    },
    {
      "level": 3,
      "title": "Figure 44. EXTI, RCC and PWR interconnections",
      "page_pdf_1based": 340
    },
    {
      "level": 3,
      "title": "8.2.1 Interrupts and wakeup",
      "page_pdf_1based": 341
    },
    {
      "level": 3,
      "title": "8.2.2 Block interactions",
      "page_pdf_1based": 341
    },
    {
      "level": 3,
      "title": "8.2.3 Role of DMAMUX2 in D3 domain",
      "page_pdf_1based": 342
    },
    {
      "level": 2,
      "title": "8.3 Low-power application example based on LPUART1 transmission",
      "page_pdf_1based": 343
    },
    {
      "level": 3,
      "title": "8.3.1 Memory retention",
      "page_pdf_1based": 343
    },
    {
      "level": 3,
      "title": "8.3.2 Memory-to-peripheral transfer using LPUART1 interface",
      "page_pdf_1based": 343
    },
    {
      "level": 4,
      "title": "Figure 45. Timing diagram of SRAM4-to-LPUART1 transfer with BDMA and D3 domain in Autonomous mode",
      "page_pdf_1based": 344
    },
    {
      "level": 4,
      "title": "Figure 46. BDMA and DMAMUX2 interconnection",
      "page_pdf_1based": 346
    },
    {
      "level": 4,
      "title": "Table 51. BDMA and DMAMUX2 initialization sequence (DMAMUX2_INIT)",
      "page_pdf_1based": 346
    },
    {
      "level": 4,
      "title": "Table 52. LPUART1 Initial programming (LPUART1_INIT)",
      "page_pdf_1based": 348
    },
    {
      "level": 4,
      "title": "Table 53. LPUART1 start programming (LPUART1_Start)",
      "page_pdf_1based": 348
    },
    {
      "level": 3,
      "title": "8.3.3 Overall description of the low-power application example based on LPUART1 transmission",
      "page_pdf_1based": 348
    },
    {
      "level": 4,
      "title": "Figure 47. Timing diagram of LPUART1 transmission with D3 domain in Autonomous mode",
      "page_pdf_1based": 349
    },
    {
      "level": 3,
      "title": "8.3.4 Alternate implementations",
      "page_pdf_1based": 349
    },
    {
      "level": 2,
      "title": "8.4 Other low-power applications",
      "page_pdf_1based": 350
    },
    {
      "level": 1,
      "title": "9 Reset and Clock Control (RCC)",
      "page_pdf_1based": 351
    },
    {
      "level": 2,
      "title": "9.1 RCC main features",
      "page_pdf_1based": 351
    },
    {
      "level": 2,
      "title": "9.2 RCC block diagram",
      "page_pdf_1based": 352
    },
    {
      "level": 3,
      "title": "Figure 48. RCC Block diagram",
      "page_pdf_1based": 352
    },
    {
      "level": 2,
      "title": "9.3 RCC pins and internal signals",
      "page_pdf_1based": 352
    },
    {
      "level": 3,
      "title": "Table 54. RCC input/output signals connected to package pins or balls (continued)",
      "page_pdf_1based": 352
    },
    {
      "level": 3,
      "title": "Table 55. RCC iInternal input/output signals (continued) (continued)",
      "page_pdf_1based": 353
    },
    {
      "level": 2,
      "title": "9.4 RCC reset block functional description",
      "page_pdf_1based": 354
    },
    {
      "level": 3,
      "title": "9.4.1 Power-on/off reset",
      "page_pdf_1based": 354
    },
    {
      "level": 3,
      "title": "9.4.2 System reset",
      "page_pdf_1based": 355
    },
    {
      "level": 4,
      "title": "Figure 49. System reset circuit",
      "page_pdf_1based": 356
    },
    {
      "level": 3,
      "title": "9.4.3 Local resets",
      "page_pdf_1based": 356
    },
    {
      "level": 4,
      "title": "Table 56. Reset distribution summary (continued)",
      "page_pdf_1based": 356
    },
    {
      "level": 3,
      "title": "9.4.4 Reset source identification",
      "page_pdf_1based": 358
    },
    {
      "level": 4,
      "title": "Table 57. Reset source identification (RCC_RSR)",
      "page_pdf_1based": 359
    },
    {
      "level": 3,
      "title": "9.4.5 Low-power mode security reset (lpwr[2:1]_rst)",
      "page_pdf_1based": 359
    },
    {
      "level": 3,
      "title": "9.4.6 Backup domain reset",
      "page_pdf_1based": 360
    },
    {
      "level": 3,
      "title": "9.4.7 Power-on and wakeup sequences",
      "page_pdf_1based": 360
    },
    {
      "level": 4,
      "title": "Figure 50. Boot sequences versus system states",
      "page_pdf_1based": 362
    },
    {
      "level": 4,
      "title": "Table 58. Boot enable Function",
      "page_pdf_1based": 363
    },
    {
      "level": 2,
      "title": "9.5 RCC clock block functional description",
      "page_pdf_1based": 364
    },
    {
      "level": 3,
      "title": "Figure 51. Top-level clock tree",
      "page_pdf_1based": 365
    },
    {
      "level": 3,
      "title": "9.5.1 Clock naming convention",
      "page_pdf_1based": 366
    },
    {
      "level": 3,
      "title": "9.5.2 Oscillators description",
      "page_pdf_1based": 366
    },
    {
      "level": 4,
      "title": "Figure 52. HSE/LSE clock source",
      "page_pdf_1based": 366
    },
    {
      "level": 3,
      "title": "9.5.3 Clock Security System (CSS)",
      "page_pdf_1based": 371
    },
    {
      "level": 3,
      "title": "9.5.4 Clock output generation (MCO1/MCO2)",
      "page_pdf_1based": 372
    },
    {
      "level": 3,
      "title": "9.5.5 PLL description",
      "page_pdf_1based": 372
    },
    {
      "level": 4,
      "title": "Figure 53. PLL block diagram",
      "page_pdf_1based": 373
    },
    {
      "level": 4,
      "title": "Figure 54. PLLs Initialization Flowchart",
      "page_pdf_1based": 376
    },
    {
      "level": 3,
      "title": "9.5.6 System clock (sys_ck)",
      "page_pdf_1based": 377
    },
    {
      "level": 4,
      "title": "Figure 55. Core and bus clock generation",
      "page_pdf_1based": 378
    },
    {
      "level": 4,
      "title": "Table 59. Ratio between clock timer and pclk",
      "page_pdf_1based": 379
    },
    {
      "level": 3,
      "title": "9.5.7 Handling clock generators in Stop and Standby mode",
      "page_pdf_1based": 379
    },
    {
      "level": 4,
      "title": "Table 60. STOPWUCK and STOPKERWUCK description",
      "page_pdf_1based": 380
    },
    {
      "level": 4,
      "title": "Table 61. HSIKERON and CSIKERON behavior",
      "page_pdf_1based": 380
    },
    {
      "level": 3,
      "title": "9.5.8 Kernel clock selection",
      "page_pdf_1based": 381
    },
    {
      "level": 4,
      "title": "Table 62. Kernel clock distribution overview (continued)",
      "page_pdf_1based": 382
    },
    {
      "level": 4,
      "title": "Figure 56. Kernel clock distribution for SAIs and DFSDM1",
      "page_pdf_1based": 385
    },
    {
      "level": 4,
      "title": "Figure 57. Kernel clock distribution for SPIs and SPI/I2S",
      "page_pdf_1based": 386
    },
    {
      "level": 4,
      "title": "Figure 58. Kernel clock distribution for I2Cs",
      "page_pdf_1based": 387
    },
    {
      "level": 4,
      "title": "Figure 59. Kernel clock distribution for UARTs, USARTs and LPUART1",
      "page_pdf_1based": 387
    },
    {
      "level": 4,
      "title": "Figure 60. Kernel clock distribution for DSI and LTDC",
      "page_pdf_1based": 388
    },
    {
      "level": 4,
      "title": "Figure 61. Kernel clock distribution for SDMMC, QUADSPI and FMC",
      "page_pdf_1based": 388
    },
    {
      "level": 4,
      "title": "Figure 62. Kernel clock distribution For USB (2)",
      "page_pdf_1based": 389
    },
    {
      "level": 4,
      "title": "Figure 63. Kernel clock distribution for Ethernet",
      "page_pdf_1based": 390
    },
    {
      "level": 4,
      "title": "Figure 64. Kernel clock distribution For ADCs, SWPMI, RNG and FDCAN (2)",
      "page_pdf_1based": 391
    },
    {
      "level": 4,
      "title": "Figure 65. Kernel clock distribution for LPTIMs and HDMI-CEC (2)",
      "page_pdf_1based": 392
    },
    {
      "level": 3,
      "title": "9.5.9 General clock concept overview",
      "page_pdf_1based": 395
    },
    {
      "level": 4,
      "title": "Figure 66. Peripheral allocation example",
      "page_pdf_1based": 396
    },
    {
      "level": 4,
      "title": "Table 63. System states overview",
      "page_pdf_1based": 399
    },
    {
      "level": 3,
      "title": "9.5.10 Peripheral allocation",
      "page_pdf_1based": 400
    },
    {
      "level": 4,
      "title": "Figure 67. Kernel Clock switching",
      "page_pdf_1based": 401
    },
    {
      "level": 3,
      "title": "9.5.11 Peripheral clock gating control",
      "page_pdf_1based": 403
    },
    {
      "level": 4,
      "title": "Figure 68. Peripheral kernel clock enable logic details",
      "page_pdf_1based": 404
    },
    {
      "level": 4,
      "title": "Table 64. Peripheral clock enabling for D1 and D2 peripherals",
      "page_pdf_1based": 405
    },
    {
      "level": 4,
      "title": "Table 65. Peripheral clock enabling for D3 peripherals",
      "page_pdf_1based": 406
    },
    {
      "level": 3,
      "title": "9.5.12 CPU and bus matrix clock gating control",
      "page_pdf_1based": 409
    },
    {
      "level": 4,
      "title": "Table 66. Domain bus clock enabling for D1 peripherals",
      "page_pdf_1based": 409
    },
    {
      "level": 4,
      "title": "Table 67. Domain bus clock enabling for D3 peripherals",
      "page_pdf_1based": 410
    },
    {
      "level": 4,
      "title": "Figure 69. Bus clock enable logic",
      "page_pdf_1based": 411
    },
    {
      "level": 2,
      "title": "9.6 RCC Interrupts",
      "page_pdf_1based": 413
    },
    {
      "level": 3,
      "title": "Table 68. Interrupt sources and control",
      "page_pdf_1based": 413
    },
    {
      "level": 2,
      "title": "9.7 RCC registers",
      "page_pdf_1based": 414
    },
    {
      "level": 3,
      "title": "9.7.1 Register mapping overview",
      "page_pdf_1based": 414
    },
    {
      "level": 4,
      "title": "Figure 70. RCC mapping overview",
      "page_pdf_1based": 414
    },
    {
      "level": 3,
      "title": "9.7.2 RCC source control register (RCC_CR)",
      "page_pdf_1based": 415
    },
    {
      "level": 3,
      "title": "9.7.3 RCC HSI configuration register (RCC_HSICFGR)",
      "page_pdf_1based": 419
    },
    {
      "level": 3,
      "title": "9.7.4 RCC clock recovery RC register (RCC_CRRCR)",
      "page_pdf_1based": 420
    },
    {
      "level": 3,
      "title": "9.7.5 RCC CSI configuration register (RCC_CSICFGR)",
      "page_pdf_1based": 421
    },
    {
      "level": 3,
      "title": "9.7.6 RCC clock configuration register (RCC_CFGR)",
      "page_pdf_1based": 422
    },
    {
      "level": 3,
      "title": "9.7.7 RCC domain 1 clock configuration register (RCC_D1CFGR)",
      "page_pdf_1based": 425
    },
    {
      "level": 3,
      "title": "9.7.8 RCC domain 2 clock configuration register (RCC_D2CFGR)",
      "page_pdf_1based": 427
    },
    {
      "level": 3,
      "title": "9.7.9 RCC domain 3 clock configuration register (RCC_D3CFGR)",
      "page_pdf_1based": 428
    },
    {
      "level": 3,
      "title": "9.7.10 RCC PLLs clock source selection register (RCC_PLLCKSELR)",
      "page_pdf_1based": 429
    },
    {
      "level": 3,
      "title": "9.7.11 RCC PLL configuration register (RCC_PLLCFGR)",
      "page_pdf_1based": 431
    },
    {
      "level": 3,
      "title": "9.7.12 RCC PLL1 dividers configuration register (RCC_PLL1DIVR)",
      "page_pdf_1based": 434
    },
    {
      "level": 3,
      "title": "9.7.13 RCC PLL1 fractional divider register (RCC_PLL1FRACR)",
      "page_pdf_1based": 436
    },
    {
      "level": 3,
      "title": "9.7.14 RCC PLL2 dividers configuration register (RCC_PLL2DIVR)",
      "page_pdf_1based": 437
    },
    {
      "level": 3,
      "title": "9.7.15 RCC PLL2 fractional divider register (RCC_PLL2FRACR)",
      "page_pdf_1based": 439
    },
    {
      "level": 3,
      "title": "9.7.16 RCC PLL3 dividers configuration register (RCC_PLL3DIVR)",
      "page_pdf_1based": 440
    },
    {
      "level": 3,
      "title": "9.7.17 RCC PLL3 fractional divider register (RCC_PLL3FRACR)",
      "page_pdf_1based": 442
    },
    {
      "level": 3,
      "title": "9.7.18 RCC domain 1 kernel clock configuration register (RCC_D1CCIPR)",
      "page_pdf_1based": 443
    },
    {
      "level": 3,
      "title": "9.7.19 RCC domain 2 kernel clock configuration register (RCC_D2CCIP1R)",
      "page_pdf_1based": 444
    },
    {
      "level": 3,
      "title": "9.7.20 RCC domain 2 kernel clock configuration register (RCC_D2CCIP2R)",
      "page_pdf_1based": 447
    },
    {
      "level": 3,
      "title": "9.7.21 RCC domain 3 kernel clock configuration register (RCC_D3CCIPR)",
      "page_pdf_1based": 449
    },
    {
      "level": 3,
      "title": "9.7.22 RCC clock source interrupt enable register (RCC_CIER)",
      "page_pdf_1based": 452
    },
    {
      "level": 3,
      "title": "9.7.23 RCC clock source interrupt flag register (RCC_CIFR)",
      "page_pdf_1based": 454
    },
    {
      "level": 3,
      "title": "9.7.24 RCC clock source interrupt clear register (RCC_CICR)",
      "page_pdf_1based": 456
    },
    {
      "level": 3,
      "title": "9.7.25 RCC Backup domain control register (RCC_BDCR)",
      "page_pdf_1based": 458
    },
    {
      "level": 3,
      "title": "9.7.26 RCC clock control and status register (RCC_CSR)",
      "page_pdf_1based": 460
    },
    {
      "level": 3,
      "title": "9.7.27 RCC AHB3 reset register (RCC_AHB3RSTR)",
      "page_pdf_1based": 461
    },
    {
      "level": 3,
      "title": "9.7.28 RCC AHB1 peripheral reset register(RCC_AHB1RSTR)",
      "page_pdf_1based": 463
    },
    {
      "level": 3,
      "title": "9.7.29 RCC AHB2 peripheral reset register (RCC_AHB2RSTR)",
      "page_pdf_1based": 465
    },
    {
      "level": 3,
      "title": "9.7.30 RCC AHB4 peripheral reset register (RCC_AHB4RSTR)",
      "page_pdf_1based": 466
    },
    {
      "level": 3,
      "title": "9.7.31 RCC APB3 peripheral reset register (RCC_APB3RSTR)",
      "page_pdf_1based": 468
    },
    {
      "level": 3,
      "title": "9.7.32 RCC APB1 peripheral reset register (RCC_APB1LRSTR)",
      "page_pdf_1based": 469
    },
    {
      "level": 3,
      "title": "9.7.33 RCC APB1 peripheral reset register (RCC_APB1HRSTR)",
      "page_pdf_1based": 472
    },
    {
      "level": 3,
      "title": "9.7.34 RCC APB2 peripheral reset register (RCC_APB2RSTR)",
      "page_pdf_1based": 473
    },
    {
      "level": 3,
      "title": "9.7.35 RCC APB4 peripheral reset register (RCC_APB4RSTR)",
      "page_pdf_1based": 475
    },
    {
      "level": 3,
      "title": "9.7.36 RCC global control register (RCC_GCR)",
      "page_pdf_1based": 477
    },
    {
      "level": 3,
      "title": "9.7.37 RCC D3 Autonomous mode register (RCC_D3AMR)",
      "page_pdf_1based": 478
    },
    {
      "level": 3,
      "title": "9.7.38 RCC reset status register (RCC_RSR)",
      "page_pdf_1based": 481
    },
    {
      "level": 4,
      "title": "Table 69. RCC_RSR address offset and reset value",
      "page_pdf_1based": 481
    },
    {
      "level": 3,
      "title": "9.7.39 RCC AHB3 clock register (RCC_AHB3ENR)",
      "page_pdf_1based": 484
    },
    {
      "level": 4,
      "title": "Table 70. RCC_AHB3ENR address offset and reset value",
      "page_pdf_1based": 484
    },
    {
      "level": 3,
      "title": "9.7.40 RCC AHB1 clock register (RCC_AHB1ENR)",
      "page_pdf_1based": 487
    },
    {
      "level": 4,
      "title": "Table 71. RCC_AHB1ENR address offset and reset value",
      "page_pdf_1based": 487
    },
    {
      "level": 3,
      "title": "9.7.41 RCC AHB2 clock register (RCC_AHB2ENR)",
      "page_pdf_1based": 489
    },
    {
      "level": 4,
      "title": "Table 72. RCC_AHB2ENR address offset and reset value",
      "page_pdf_1based": 489
    },
    {
      "level": 3,
      "title": "9.7.42 RCC AHB4 clock register (RCC_AHB4ENR)",
      "page_pdf_1based": 492
    },
    {
      "level": 4,
      "title": "Table 73. RCC_AHB4ENR address offset and reset value",
      "page_pdf_1based": 492
    },
    {
      "level": 3,
      "title": "9.7.43 RCC APB3 clock register (RCC_APB3ENR)",
      "page_pdf_1based": 495
    },
    {
      "level": 4,
      "title": "Table 74. RCC_APB3ENR address offset and reset value",
      "page_pdf_1based": 495
    },
    {
      "level": 3,
      "title": "9.7.44 RCC APB1 clock register (RCC_APB1LENR)",
      "page_pdf_1based": 496
    },
    {
      "level": 4,
      "title": "Table 75. RCC_APB1ENR address offset and reset value",
      "page_pdf_1based": 496
    },
    {
      "level": 3,
      "title": "9.7.45 RCC APB1 clock register (RCC_APB1HENR)",
      "page_pdf_1based": 500
    },
    {
      "level": 4,
      "title": "Table 76. RCC_APB1ENR address offset and reset value",
      "page_pdf_1based": 500
    },
    {
      "level": 3,
      "title": "9.7.46 RCC APB2 clock register (RCC_APB2ENR)",
      "page_pdf_1based": 502
    },
    {
      "level": 4,
      "title": "Table 77. RCC_APB2ENR address offset and reset value",
      "page_pdf_1based": 502
    },
    {
      "level": 3,
      "title": "9.7.47 RCC APB4 clock register (RCC_APB4ENR)",
      "page_pdf_1based": 505
    },
    {
      "level": 4,
      "title": "Table 78. RCC_APB4ENR address offset and reset value",
      "page_pdf_1based": 505
    },
    {
      "level": 3,
      "title": "9.7.48 RCC AHB3 Sleep clock register (RCC_AHB3LPENR)",
      "page_pdf_1based": 508
    },
    {
      "level": 4,
      "title": "Table 79. RCC_AHB3LPENR address offset and reset value",
      "page_pdf_1based": 508
    },
    {
      "level": 3,
      "title": "9.7.49 RCC AHB1 Sleep clock register (RCC_AHB1LPENR)",
      "page_pdf_1based": 510
    },
    {
      "level": 4,
      "title": "Table 80. RCC_AHB1LPENR address offset and reset value",
      "page_pdf_1based": 510
    },
    {
      "level": 3,
      "title": "9.7.50 RCC AHB2 Sleep clock register (RCC_AHB2LPENR)",
      "page_pdf_1based": 512
    },
    {
      "level": 4,
      "title": "Table 81. RCC_AHB2LPENR address offset and reset value",
      "page_pdf_1based": 512
    },
    {
      "level": 3,
      "title": "9.7.51 RCC AHB4 Sleep clock register (RCC_AHB4LPENR)",
      "page_pdf_1based": 514
    },
    {
      "level": 4,
      "title": "Table 82. RCC_AHB4LPENR address offset and reset value",
      "page_pdf_1based": 514
    },
    {
      "level": 3,
      "title": "9.7.52 RCC APB3 Sleep clock register (RCC_APB3LPENR)",
      "page_pdf_1based": 517
    },
    {
      "level": 4,
      "title": "Table 83. RCC_APB3LPENR address offset and reset value",
      "page_pdf_1based": 517
    },
    {
      "level": 3,
      "title": "9.7.53 RCC APB1 Low Sleep clock register (RCC_APB1LLPENR)",
      "page_pdf_1based": 518
    },
    {
      "level": 4,
      "title": "Table 84. RCC_APB1LLPENR address offset and reset value",
      "page_pdf_1based": 518
    },
    {
      "level": 3,
      "title": "9.7.54 RCC APB1 High Sleep clock register (RCC_APB1HLPENR)",
      "page_pdf_1based": 522
    },
    {
      "level": 4,
      "title": "Table 85. RCC_APB1HLPENR address offset and reset value",
      "page_pdf_1based": 522
    },
    {
      "level": 3,
      "title": "9.7.55 RCC APB2 Sleep clock register (RCC_APB2LPENR)",
      "page_pdf_1based": 524
    },
    {
      "level": 4,
      "title": "Table 86. RCC_APB2LPENR address offset and reset value",
      "page_pdf_1based": 524
    },
    {
      "level": 3,
      "title": "9.7.56 RCC APB4 Sleep clock register (RCC_APB4LPENR)",
      "page_pdf_1based": 527
    },
    {
      "level": 4,
      "title": "Table 87. RCC_APB4LPENR address offset and reset value",
      "page_pdf_1based": 527
    },
    {
      "level": 2,
      "title": "9.8 RCC register map",
      "page_pdf_1based": 530
    },
    {
      "level": 3,
      "title": "Table 88. RCC register map and reset values",
      "page_pdf_1based": 530
    },
    {
      "level": 1,
      "title": "10 Clock recovery system (CRS)",
      "page_pdf_1based": 542
    },
    {
      "level": 2,
      "title": "10.1 Introduction",
      "page_pdf_1based": 542
    },
    {
      "level": 2,
      "title": "10.2 CRS main features",
      "page_pdf_1based": 542
    },
    {
      "level": 2,
      "title": "10.3 CRS implementation",
      "page_pdf_1based": 542
    },
    {
      "level": 3,
      "title": "Table 89. CRS features",
      "page_pdf_1based": 542
    },
    {
      "level": 2,
      "title": "10.4 CRS functional description",
      "page_pdf_1based": 543
    },
    {
      "level": 3,
      "title": "10.4.1 CRS block diagram",
      "page_pdf_1based": 543
    },
    {
      "level": 4,
      "title": "Figure 71. CRS block diagram",
      "page_pdf_1based": 543
    },
    {
      "level": 2,
      "title": "10.5 CRS internal signals",
      "page_pdf_1based": 543
    },
    {
      "level": 3,
      "title": "Table 90. CRS internal input/output signals",
      "page_pdf_1based": 543
    },
    {
      "level": 3,
      "title": "10.5.1 Synchronization input",
      "page_pdf_1based": 544
    },
    {
      "level": 3,
      "title": "10.5.2 Frequency error measurement",
      "page_pdf_1based": 544
    },
    {
      "level": 4,
      "title": "Figure 72. CRS counter behavior",
      "page_pdf_1based": 545
    },
    {
      "level": 3,
      "title": "10.5.3 Frequency error evaluation and automatic trimming",
      "page_pdf_1based": 545
    },
    {
      "level": 3,
      "title": "10.5.4 CRS initialization and configuration",
      "page_pdf_1based": 546
    },
    {
      "level": 2,
      "title": "10.6 CRS low-power modes",
      "page_pdf_1based": 547
    },
    {
      "level": 3,
      "title": "Table 91. Effect of low-power modes on CRS",
      "page_pdf_1based": 547
    },
    {
      "level": 2,
      "title": "10.7 CRS interrupts",
      "page_pdf_1based": 547
    },
    {
      "level": 3,
      "title": "Table 92. Interrupt control bits",
      "page_pdf_1based": 547
    },
    {
      "level": 2,
      "title": "10.8 CRS registers",
      "page_pdf_1based": 548
    },
    {
      "level": 3,
      "title": "10.8.1 CRS control register (CRS_CR)",
      "page_pdf_1based": 548
    },
    {
      "level": 3,
      "title": "10.8.2 CRS configuration register (CRS_CFGR)",
      "page_pdf_1based": 549
    },
    {
      "level": 3,
      "title": "10.8.3 CRS interrupt and status register (CRS_ISR)",
      "page_pdf_1based": 550
    },
    {
      "level": 3,
      "title": "10.8.4 CRS interrupt flag clear register (CRS_ICR)",
      "page_pdf_1based": 551
    },
    {
      "level": 3,
      "title": "10.8.5 CRS register map",
      "page_pdf_1based": 552
    },
    {
      "level": 4,
      "title": "Table 93. CRS register map and reset values",
      "page_pdf_1based": 552
    },
    {
      "level": 1,
      "title": "11 Hardware semaphore (HSEM)",
      "page_pdf_1based": 554
    },
    {
      "level": 2,
      "title": "11.1 Introduction",
      "page_pdf_1based": 554
    },
    {
      "level": 2,
      "title": "11.2 Main features",
      "page_pdf_1based": 554
    },
    {
      "level": 2,
      "title": "11.3 Functional description",
      "page_pdf_1based": 555
    },
    {
      "level": 3,
      "title": "11.3.1 HSEM block diagram",
      "page_pdf_1based": 555
    },
    {
      "level": 4,
      "title": "Figure 73. HSEM block diagram",
      "page_pdf_1based": 555
    },
    {
      "level": 3,
      "title": "11.3.2 HSEM internal signals",
      "page_pdf_1based": 555
    },
    {
      "level": 4,
      "title": "Table 94. HSEM internal input/output signals",
      "page_pdf_1based": 555
    },
    {
      "level": 3,
      "title": "11.3.3 HSEM lock procedures",
      "page_pdf_1based": 555
    },
    {
      "level": 4,
      "title": "Figure 74. Procedure state diagram",
      "page_pdf_1based": 556
    },
    {
      "level": 3,
      "title": "11.3.4 HSEM write/read/read lock register address",
      "page_pdf_1based": 557
    },
    {
      "level": 3,
      "title": "11.3.5 HSEM unlock procedures",
      "page_pdf_1based": 557
    },
    {
      "level": 3,
      "title": "11.3.6 HSEM COREID semaphore clear",
      "page_pdf_1based": 558
    },
    {
      "level": 3,
      "title": "11.3.7 HSEM interrupts",
      "page_pdf_1based": 558
    },
    {
      "level": 4,
      "title": "Figure 75. Interrupt state diagram",
      "page_pdf_1based": 559
    },
    {
      "level": 3,
      "title": "11.3.8 AHB bus master ID verification",
      "page_pdf_1based": 560
    },
    {
      "level": 4,
      "title": "Table 95. Authorized AHB bus master IDs",
      "page_pdf_1based": 560
    },
    {
      "level": 2,
      "title": "11.4 HSEM registers",
      "page_pdf_1based": 561
    },
    {
      "level": 3,
      "title": "11.4.1 HSEM register semaphore x (HSEM_Rx)",
      "page_pdf_1based": 561
    },
    {
      "level": 3,
      "title": "11.4.2 HSEM read lock register semaphore x (HSEM_RLRx)",
      "page_pdf_1based": 562
    },
    {
      "level": 3,
      "title": "11.4.3 HSEM interrupt enable register (HSEM_CnIER)",
      "page_pdf_1based": 563
    },
    {
      "level": 3,
      "title": "11.4.4 HSEM interrupt clear register (HSEM_CnICR)",
      "page_pdf_1based": 563
    },
    {
      "level": 3,
      "title": "11.4.5 HSEM interrupt status register (HSEM_CnISR)",
      "page_pdf_1based": 563
    },
    {
      "level": 3,
      "title": "11.4.6 HSEM interrupt status register (HSEM_CnMISR)",
      "page_pdf_1based": 564
    },
    {
      "level": 3,
      "title": "11.4.7 HSEM clear register (HSEM_CR)",
      "page_pdf_1based": 564
    },
    {
      "level": 3,
      "title": "11.4.8 HSEM clear semaphore key register (HSEM_KEYR)",
      "page_pdf_1based": 565
    },
    {
      "level": 3,
      "title": "11.4.9 HSEM register map",
      "page_pdf_1based": 566
    },
    {
      "level": 4,
      "title": "Table 96. HSEM register map and reset values",
      "page_pdf_1based": 566
    },
    {
      "level": 1,
      "title": "12 General-purpose I/Os (GPIO)",
      "page_pdf_1based": 568
    },
    {
      "level": 2,
      "title": "12.1 Introduction",
      "page_pdf_1based": 568
    },
    {
      "level": 2,
      "title": "12.2 GPIO main features",
      "page_pdf_1based": 568
    },
    {
      "level": 2,
      "title": "12.3 GPIO functional description",
      "page_pdf_1based": 568
    },
    {
      "level": 3,
      "title": "Figure 76. Basic structure of an I/O port bit",
      "page_pdf_1based": 569
    },
    {
      "level": 3,
      "title": "Figure 77. Basic structure of a 5-Volt tolerant I/O port bit",
      "page_pdf_1based": 569
    },
    {
      "level": 3,
      "title": "Table 97. Port bit configuration table",
      "page_pdf_1based": 570
    },
    {
      "level": 3,
      "title": "12.3.1 General-purpose I/O (GPIO)",
      "page_pdf_1based": 571
    },
    {
      "level": 3,
      "title": "12.3.2 I/O pin alternate function multiplexer and mapping",
      "page_pdf_1based": 571
    },
    {
      "level": 3,
      "title": "12.3.3 I/O port control registers",
      "page_pdf_1based": 572
    },
    {
      "level": 3,
      "title": "12.3.4 I/O port data registers",
      "page_pdf_1based": 572
    },
    {
      "level": 3,
      "title": "12.3.5 I/O data bitwise handling",
      "page_pdf_1based": 572
    },
    {
      "level": 3,
      "title": "12.3.6 GPIO locking mechanism",
      "page_pdf_1based": 573
    },
    {
      "level": 3,
      "title": "12.3.7 I/O alternate function input/output",
      "page_pdf_1based": 573
    },
    {
      "level": 3,
      "title": "12.3.8 External interrupt/wake-up lines",
      "page_pdf_1based": 573
    },
    {
      "level": 3,
      "title": "12.3.9 Input configuration",
      "page_pdf_1based": 574
    },
    {
      "level": 4,
      "title": "Figure 78. Input floating / pull up / pull down configurations",
      "page_pdf_1based": 574
    },
    {
      "level": 3,
      "title": "12.3.10 Output configuration",
      "page_pdf_1based": 574
    },
    {
      "level": 4,
      "title": "Figure 79. Output configuration",
      "page_pdf_1based": 575
    },
    {
      "level": 3,
      "title": "12.3.11 I/O compensation cell",
      "page_pdf_1based": 575
    },
    {
      "level": 3,
      "title": "12.3.12 Alternate function configuration",
      "page_pdf_1based": 575
    },
    {
      "level": 4,
      "title": "Figure 80. Alternate function configuration",
      "page_pdf_1based": 576
    },
    {
      "level": 3,
      "title": "12.3.13 Analog configuration",
      "page_pdf_1based": 576
    },
    {
      "level": 4,
      "title": "Figure 81. High impedance-analog configuration",
      "page_pdf_1based": 576
    },
    {
      "level": 4,
      "title": "Figure 82. Analog inputs connected to ADC inputs",
      "page_pdf_1based": 577
    },
    {
      "level": 3,
      "title": "12.3.14 Using the HSE or LSE oscillator pins as GPIOs",
      "page_pdf_1based": 577
    },
    {
      "level": 3,
      "title": "12.3.15 Using the GPIO pins in the backup supply domain",
      "page_pdf_1based": 577
    },
    {
      "level": 2,
      "title": "12.4 GPIO registers",
      "page_pdf_1based": 578
    },
    {
      "level": 3,
      "title": "12.4.1 GPIO port mode register (GPIOx_MODER) (x =A to K)",
      "page_pdf_1based": 578
    },
    {
      "level": 3,
      "title": "12.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A to K)",
      "page_pdf_1based": 578
    },
    {
      "level": 3,
      "title": "12.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A to K)",
      "page_pdf_1based": 579
    },
    {
      "level": 3,
      "title": "12.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to K)",
      "page_pdf_1based": 579
    },
    {
      "level": 3,
      "title": "12.4.5 GPIO port input data register (GPIOx_IDR) (x = A to K)",
      "page_pdf_1based": 580
    },
    {
      "level": 3,
      "title": "12.4.6 GPIO port output data register (GPIOx_ODR) (x = A to K)",
      "page_pdf_1based": 580
    },
    {
      "level": 3,
      "title": "12.4.7 GPIO port bit set/reset register (GPIOx_BSRR) (x = A to K)",
      "page_pdf_1based": 581
    },
    {
      "level": 3,
      "title": "12.4.8 GPIO port configuration lock register (GPIOx_LCKR) (x = A to K)",
      "page_pdf_1based": 581
    },
    {
      "level": 3,
      "title": "12.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A to K)",
      "page_pdf_1based": 582
    },
    {
      "level": 3,
      "title": "12.4.10 GPIO alternate function high register (GPIOx_AFRH) (x = A to J)",
      "page_pdf_1based": 583
    },
    {
      "level": 3,
      "title": "12.4.11 GPIO register map",
      "page_pdf_1based": 584
    },
    {
      "level": 4,
      "title": "Table 98. GPIO register map and reset values",
      "page_pdf_1based": 584
    },
    {
      "level": 1,
      "title": "13 System configuration controller (SYSCFG)",
      "page_pdf_1based": 586
    },
    {
      "level": 2,
      "title": "13.1 Introduction",
      "page_pdf_1based": 586
    },
    {
      "level": 2,
      "title": "13.2 SYSCFG main features",
      "page_pdf_1based": 586
    },
    {
      "level": 2,
      "title": "13.3 SYSCFG registers",
      "page_pdf_1based": 586
    },
    {
      "level": 3,
      "title": "13.3.1 SYSCFG peripheral mode configuration register (SYSCFG_PMCR)",
      "page_pdf_1based": 586
    },
    {
      "level": 3,
      "title": "13.3.2 SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)",
      "page_pdf_1based": 589
    },
    {
      "level": 3,
      "title": "13.3.3 SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)",
      "page_pdf_1based": 589
    },
    {
      "level": 3,
      "title": "13.3.4 SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)",
      "page_pdf_1based": 591
    },
    {
      "level": 3,
      "title": "13.3.5 SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)",
      "page_pdf_1based": 592
    },
    {
      "level": 3,
      "title": "13.3.6 SYSCFG configuration register (SYSCFG_CFGR)",
      "page_pdf_1based": 593
    },
    {
      "level": 3,
      "title": "13.3.7 SYSCFG compensation cell control/status register (SYSCFG_CCCSR)",
      "page_pdf_1based": 596
    },
    {
      "level": 3,
      "title": "13.3.8 SYSCFG compensation cell value register (SYSCFG_CCVR)",
      "page_pdf_1based": 597
    },
    {
      "level": 3,
      "title": "13.3.9 SYSCFG compensation cell code register (SYSCFG_CCCR)",
      "page_pdf_1based": 597
    },
    {
      "level": 3,
      "title": "13.3.10 SYSCFG power control register (SYSCFG_PWRCR)",
      "page_pdf_1based": 598
    },
    {
      "level": 3,
      "title": "13.3.11 SYSCFG system register (SYSCFG_SR0)",
      "page_pdf_1based": 598
    },
    {
      "level": 3,
      "title": "13.3.12 SYSCFG package register (SYSCFG_PKGR)",
      "page_pdf_1based": 599
    },
    {
      "level": 3,
      "title": "13.3.13 SYSCFG user register 0 (SYSCFG_UR0)",
      "page_pdf_1based": 600
    },
    {
      "level": 3,
      "title": "13.3.14 SYSCFG user register 1 (SYSCFG_UR1)",
      "page_pdf_1based": 601
    },
    {
      "level": 3,
      "title": "13.3.15 SYSCFG user register 2 (SYSCFG_UR2)",
      "page_pdf_1based": 601
    },
    {
      "level": 3,
      "title": "13.3.16 SYSCFG user register 3 (SYSCFG_UR3)",
      "page_pdf_1based": 602
    },
    {
      "level": 3,
      "title": "13.3.17 SYSCFG user register 4 (SYSCFG_UR4)",
      "page_pdf_1based": 602
    },
    {
      "level": 3,
      "title": "13.3.18 SYSCFG user register 5 (SYSCFG_UR5)",
      "page_pdf_1based": 603
    },
    {
      "level": 3,
      "title": "13.3.19 SYSCFG user register 6 (SYSCFG_UR6)",
      "page_pdf_1based": 603
    },
    {
      "level": 3,
      "title": "13.3.20 SYSCFG user register 7 (SYSCFG_UR7)",
      "page_pdf_1based": 604
    },
    {
      "level": 3,
      "title": "13.3.21 SYSCFG user register 8 (SYSCFG_UR8)",
      "page_pdf_1based": 604
    },
    {
      "level": 3,
      "title": "13.3.22 SYSCFG user register 9 (SYSCFG_UR9)",
      "page_pdf_1based": 605
    },
    {
      "level": 3,
      "title": "13.3.23 SYSCFG user register 10 (SYSCFG_UR10)",
      "page_pdf_1based": 605
    },
    {
      "level": 3,
      "title": "13.3.24 SYSCFG user register 11 (SYSCFG_UR11)",
      "page_pdf_1based": 606
    },
    {
      "level": 3,
      "title": "13.3.25 SYSCFG user register 12 (SYSCFG_UR12)",
      "page_pdf_1based": 606
    },
    {
      "level": 3,
      "title": "13.3.26 SYSCFG user register 13 (SYSCFG_UR13)",
      "page_pdf_1based": 607
    },
    {
      "level": 3,
      "title": "13.3.27 SYSCFG user register 14 (SYSCFG_UR14)",
      "page_pdf_1based": 608
    },
    {
      "level": 3,
      "title": "13.3.28 SYSCFG user register 15 (SYSCFG_UR15)",
      "page_pdf_1based": 609
    },
    {
      "level": 3,
      "title": "13.3.29 SYSCFG user register 16 (SYSCFG_UR16)",
      "page_pdf_1based": 610
    },
    {
      "level": 3,
      "title": "13.3.30 SYSCFG user register 17 (SYSCFG_UR17)",
      "page_pdf_1based": 610
    },
    {
      "level": 3,
      "title": "13.3.31 SYSCFG register maps",
      "page_pdf_1based": 611
    },
    {
      "level": 4,
      "title": "Table 99. SYSCFG register map and reset values",
      "page_pdf_1based": 611
    },
    {
      "level": 1,
      "title": "14 Block interconnect",
      "page_pdf_1based": 614
    },
    {
      "level": 2,
      "title": "14.1 Peripheral interconnect",
      "page_pdf_1based": 614
    },
    {
      "level": 3,
      "title": "14.1.1 Introduction",
      "page_pdf_1based": 614
    },
    {
      "level": 3,
      "title": "14.1.2 Connection overview",
      "page_pdf_1based": 614
    },
    {
      "level": 4,
      "title": "Table 100. Peripherals interconnect matrix (D2 domain)",
      "page_pdf_1based": 615
    },
    {
      "level": 4,
      "title": "Table 101. Peripherals interconnect matrix (D3 domain)",
      "page_pdf_1based": 616
    },
    {
      "level": 4,
      "title": "Table 102. Peripherals interconnect matrix details",
      "page_pdf_1based": 617
    },
    {
      "level": 2,
      "title": "14.2 Wakeup from low power modes",
      "page_pdf_1based": 633
    },
    {
      "level": 3,
      "title": "Table 103. EXTI wakeup inputs",
      "page_pdf_1based": 634
    },
    {
      "level": 3,
      "title": "Table 104. EXTI pending requests clear inputs",
      "page_pdf_1based": 637
    },
    {
      "level": 2,
      "title": "14.3 DMA",
      "page_pdf_1based": 638
    },
    {
      "level": 3,
      "title": "14.3.1 MDMA (D1 domain)",
      "page_pdf_1based": 639
    },
    {
      "level": 4,
      "title": "Table 105. MDMA",
      "page_pdf_1based": 639
    },
    {
      "level": 3,
      "title": "14.3.2 DMAMUX1, DMA1 and DMA2 (D2 domain)",
      "page_pdf_1based": 641
    },
    {
      "level": 4,
      "title": "Table 106. DMAMUX1, DMA1 and DMA2 connections",
      "page_pdf_1based": 641
    },
    {
      "level": 3,
      "title": "14.3.3 DMAMUX2, BDMA (D3 domain)",
      "page_pdf_1based": 646
    },
    {
      "level": 4,
      "title": "Table 107. DMAMUX2 and BDMA connections",
      "page_pdf_1based": 646
    },
    {
      "level": 1,
      "title": "15 MDMA controller (MDMA)",
      "page_pdf_1based": 649
    },
    {
      "level": 2,
      "title": "15.1 MDMA introduction",
      "page_pdf_1based": 649
    },
    {
      "level": 2,
      "title": "15.2 MDMA main features",
      "page_pdf_1based": 649
    },
    {
      "level": 2,
      "title": "15.3 MDMA functional description",
      "page_pdf_1based": 651
    },
    {
      "level": 3,
      "title": "15.3.1 MDMA block diagram",
      "page_pdf_1based": 651
    },
    {
      "level": 4,
      "title": "Figure 83. MDMA block diagram",
      "page_pdf_1based": 651
    },
    {
      "level": 3,
      "title": "15.3.2 MDMA internal signals",
      "page_pdf_1based": 651
    },
    {
      "level": 4,
      "title": "Table 108. MDMA internal input/output signals",
      "page_pdf_1based": 651
    },
    {
      "level": 3,
      "title": "15.3.3 MDMA overview",
      "page_pdf_1based": 651
    },
    {
      "level": 3,
      "title": "15.3.4 MDMA channel",
      "page_pdf_1based": 653
    },
    {
      "level": 3,
      "title": "15.3.5 Source, destination and transfer modes",
      "page_pdf_1based": 653
    },
    {
      "level": 3,
      "title": "15.3.6 Pointer update",
      "page_pdf_1based": 653
    },
    {
      "level": 3,
      "title": "15.3.7 MDMA buffer transfer",
      "page_pdf_1based": 654
    },
    {
      "level": 3,
      "title": "15.3.8 Request arbitration",
      "page_pdf_1based": 655
    },
    {
      "level": 3,
      "title": "15.3.9 FIFO",
      "page_pdf_1based": 655
    },
    {
      "level": 3,
      "title": "15.3.10 Block transfer",
      "page_pdf_1based": 655
    },
    {
      "level": 3,
      "title": "15.3.11 Block repeat mode",
      "page_pdf_1based": 656
    },
    {
      "level": 3,
      "title": "15.3.12 Linked-list mode",
      "page_pdf_1based": 656
    },
    {
      "level": 3,
      "title": "15.3.13 MDMA transfer completion",
      "page_pdf_1based": 656
    },
    {
      "level": 3,
      "title": "15.3.14 MDMA transfer suspension",
      "page_pdf_1based": 656
    },
    {
      "level": 3,
      "title": "15.3.15 Error management",
      "page_pdf_1based": 657
    },
    {
      "level": 2,
      "title": "15.4 MDMA interrupts",
      "page_pdf_1based": 657
    },
    {
      "level": 3,
      "title": "Table 109. MDMA interrupt requests",
      "page_pdf_1based": 657
    },
    {
      "level": 2,
      "title": "15.5 MDMA registers",
      "page_pdf_1based": 658
    },
    {
      "level": 3,
      "title": "15.5.1 MDMA global interrupt status register (MDMA_GISR0)",
      "page_pdf_1based": 658
    },
    {
      "level": 3,
      "title": "15.5.2 MDMA channel x interrupt status register (MDMA_CxISR)",
      "page_pdf_1based": 658
    },
    {
      "level": 3,
      "title": "15.5.3 MDMA channel x interrupt flag clear register (MDMA_CxIFCR)",
      "page_pdf_1based": 660
    },
    {
      "level": 3,
      "title": "15.5.4 MDMA channel x error status register (MDMA_CxESR)",
      "page_pdf_1based": 660
    },
    {
      "level": 3,
      "title": "15.5.5 MDMA channel x control register (MDMA_CxCR)",
      "page_pdf_1based": 661
    },
    {
      "level": 3,
      "title": "15.5.6 MDMA channel x transfer configuration register (MDMA_CxTCR)",
      "page_pdf_1based": 663
    },
    {
      "level": 3,
      "title": "15.5.7 MDMA channel x block number of data register (MDMA_CxBNDTR)",
      "page_pdf_1based": 667
    },
    {
      "level": 3,
      "title": "15.5.8 MDMA channel x source address register (MDMA_CxSAR)",
      "page_pdf_1based": 668
    },
    {
      "level": 3,
      "title": "15.5.9 MDMA channel x destination address register (MDMA_CxDAR)",
      "page_pdf_1based": 669
    },
    {
      "level": 3,
      "title": "15.5.10 MDMA channel x block repeat address update register (MDMA_CxBRUR)",
      "page_pdf_1based": 669
    },
    {
      "level": 3,
      "title": "15.5.11 MDMA channel x link address register (MDMA_CxLAR)",
      "page_pdf_1based": 670
    },
    {
      "level": 3,
      "title": "15.5.12 MDMA channel x trigger and bus selection register (MDMA_CxTBR)",
      "page_pdf_1based": 671
    },
    {
      "level": 3,
      "title": "15.5.13 MDMA channel x mask address register (MDMA_CxMAR)",
      "page_pdf_1based": 672
    },
    {
      "level": 3,
      "title": "15.5.14 MDMA channel x mask data register (MDMA_CxMDR)",
      "page_pdf_1based": 672
    },
    {
      "level": 3,
      "title": "15.5.15 MDMA register map",
      "page_pdf_1based": 673
    },
    {
      "level": 4,
      "title": "Table 110. MDMA register map and reset values",
      "page_pdf_1based": 673
    },
    {
      "level": 1,
      "title": "16 Direct memory access controller (DMA)",
      "page_pdf_1based": 674
    },
    {
      "level": 2,
      "title": "16.1 DMA introduction",
      "page_pdf_1based": 674
    },
    {
      "level": 2,
      "title": "16.2 DMA main features",
      "page_pdf_1based": 674
    },
    {
      "level": 2,
      "title": "16.3 DMA functional description",
      "page_pdf_1based": 676
    },
    {
      "level": 3,
      "title": "16.3.1 DMA block diagram",
      "page_pdf_1based": 676
    },
    {
      "level": 4,
      "title": "Figure 84. DMA block diagram",
      "page_pdf_1based": 676
    },
    {
      "level": 3,
      "title": "16.3.2 DMA internal signals",
      "page_pdf_1based": 676
    },
    {
      "level": 4,
      "title": "Table 111. DMA internal input/output signals",
      "page_pdf_1based": 676
    },
    {
      "level": 3,
      "title": "16.3.3 DMA overview",
      "page_pdf_1based": 676
    },
    {
      "level": 3,
      "title": "16.3.4 DMA transactions",
      "page_pdf_1based": 677
    },
    {
      "level": 3,
      "title": "16.3.5 DMA request mapping",
      "page_pdf_1based": 677
    },
    {
      "level": 3,
      "title": "16.3.6 Arbiter",
      "page_pdf_1based": 678
    },
    {
      "level": 3,
      "title": "16.3.7 DMA streams",
      "page_pdf_1based": 678
    },
    {
      "level": 3,
      "title": "16.3.8 Source, destination and transfer modes",
      "page_pdf_1based": 678
    },
    {
      "level": 4,
      "title": "Table 112. Source and destination address",
      "page_pdf_1based": 678
    },
    {
      "level": 4,
      "title": "Figure 85. Peripheral-to-memory mode",
      "page_pdf_1based": 680
    },
    {
      "level": 4,
      "title": "Figure 86. Memory-to-peripheral mode",
      "page_pdf_1based": 681
    },
    {
      "level": 4,
      "title": "Figure 87. Memory-to-memory mode",
      "page_pdf_1based": 682
    },
    {
      "level": 3,
      "title": "16.3.9 Pointer incrementation",
      "page_pdf_1based": 682
    },
    {
      "level": 3,
      "title": "16.3.10 Circular mode",
      "page_pdf_1based": 683
    },
    {
      "level": 3,
      "title": "16.3.11 Double-buffer mode",
      "page_pdf_1based": 683
    },
    {
      "level": 4,
      "title": "Table 113. Source and destination address registers in double-buffer mode (DBM = 1)",
      "page_pdf_1based": 684
    },
    {
      "level": 3,
      "title": "16.3.12 Programmable data width, packing/unpacking, endianness",
      "page_pdf_1based": 684
    },
    {
      "level": 4,
      "title": "Table 114. Packing/unpacking and endian behavior (bit PINC = MINC = 1)",
      "page_pdf_1based": 685
    },
    {
      "level": 4,
      "title": "Table 115. Restriction on NDT versus PSIZE and MSIZE",
      "page_pdf_1based": 685
    },
    {
      "level": 3,
      "title": "16.3.13 Single and burst transfers",
      "page_pdf_1based": 685
    },
    {
      "level": 3,
      "title": "16.3.14 FIFO",
      "page_pdf_1based": 686
    },
    {
      "level": 4,
      "title": "Figure 88. FIFO structure",
      "page_pdf_1based": 687
    },
    {
      "level": 4,
      "title": "Table 116. FIFO threshold configurations",
      "page_pdf_1based": 688
    },
    {
      "level": 3,
      "title": "16.3.15 DMA transfer completion",
      "page_pdf_1based": 689
    },
    {
      "level": 3,
      "title": "16.3.16 DMA transfer suspension",
      "page_pdf_1based": 690
    },
    {
      "level": 3,
      "title": "16.3.17 Flow controller",
      "page_pdf_1based": 691
    },
    {
      "level": 3,
      "title": "16.3.18 Summary of the possible DMA configurations",
      "page_pdf_1based": 692
    },
    {
      "level": 4,
      "title": "Table 117. Possible DMA configurations",
      "page_pdf_1based": 692
    },
    {
      "level": 3,
      "title": "16.3.19 Stream configuration procedure",
      "page_pdf_1based": 692
    },
    {
      "level": 3,
      "title": "16.3.20 Error management",
      "page_pdf_1based": 693
    },
    {
      "level": 2,
      "title": "16.4 DMA interrupts",
      "page_pdf_1based": 694
    },
    {
      "level": 3,
      "title": "Table 118. DMA interrupt requests",
      "page_pdf_1based": 694
    },
    {
      "level": 2,
      "title": "16.5 DMA registers",
      "page_pdf_1based": 695
    },
    {
      "level": 3,
      "title": "16.5.1 DMA low interrupt status register (DMA_LISR)",
      "page_pdf_1based": 695
    },
    {
      "level": 3,
      "title": "16.5.2 DMA high interrupt status register (DMA_HISR)",
      "page_pdf_1based": 696
    },
    {
      "level": 3,
      "title": "16.5.3 DMA low interrupt flag clear register (DMA_LIFCR)",
      "page_pdf_1based": 697
    },
    {
      "level": 3,
      "title": "16.5.4 DMA high interrupt flag clear register (DMA_HIFCR)",
      "page_pdf_1based": 697
    },
    {
      "level": 3,
      "title": "16.5.5 DMA stream x configuration register (DMA_SxCR)",
      "page_pdf_1based": 698
    },
    {
      "level": 3,
      "title": "16.5.6 DMA stream x number of data register (DMA_SxNDTR)",
      "page_pdf_1based": 701
    },
    {
      "level": 3,
      "title": "16.5.7 DMA stream x peripheral address register (DMA_SxPAR)",
      "page_pdf_1based": 701
    },
    {
      "level": 3,
      "title": "16.5.8 DMA stream x memory 0 address register (DMA_SxM0AR)",
      "page_pdf_1based": 702
    },
    {
      "level": 3,
      "title": "16.5.9 DMA stream x memory 1 address register (DMA_SxM1AR)",
      "page_pdf_1based": 702
    },
    {
      "level": 3,
      "title": "16.5.10 DMA stream x FIFO control register (DMA_SxFCR)",
      "page_pdf_1based": 703
    },
    {
      "level": 3,
      "title": "16.5.11 DMA register map",
      "page_pdf_1based": 704
    },
    {
      "level": 4,
      "title": "Table 119. DMA register map and reset values",
      "page_pdf_1based": 704
    },
    {
      "level": 1,
      "title": "17 Basic direct memory access controller (BDMA)",
      "page_pdf_1based": 708
    },
    {
      "level": 2,
      "title": "17.1 Introduction",
      "page_pdf_1based": 708
    },
    {
      "level": 2,
      "title": "17.2 BDMA main features",
      "page_pdf_1based": 708
    },
    {
      "level": 2,
      "title": "17.3 BDMA implementation",
      "page_pdf_1based": 709
    },
    {
      "level": 3,
      "title": "17.3.1 BDMA",
      "page_pdf_1based": 709
    },
    {
      "level": 4,
      "title": "Table 120. BDMA implementation",
      "page_pdf_1based": 709
    },
    {
      "level": 3,
      "title": "17.3.2 BDMA request mapping",
      "page_pdf_1based": 709
    },
    {
      "level": 2,
      "title": "17.4 BDMA functional description",
      "page_pdf_1based": 709
    },
    {
      "level": 3,
      "title": "17.4.1 BDMA block diagram",
      "page_pdf_1based": 709
    },
    {
      "level": 4,
      "title": "Figure 89. BDMA block diagram",
      "page_pdf_1based": 709
    },
    {
      "level": 3,
      "title": "17.4.2 BDMA pins and internal signals",
      "page_pdf_1based": 710
    },
    {
      "level": 4,
      "title": "Table 121. BDMA internal input/output signals",
      "page_pdf_1based": 710
    },
    {
      "level": 3,
      "title": "17.4.3 BDMA transfers",
      "page_pdf_1based": 710
    },
    {
      "level": 3,
      "title": "17.4.4 BDMA arbitration",
      "page_pdf_1based": 711
    },
    {
      "level": 3,
      "title": "17.4.5 BDMA channels",
      "page_pdf_1based": 711
    },
    {
      "level": 3,
      "title": "17.4.6 BDMA data width, alignment and endianness",
      "page_pdf_1based": 716
    },
    {
      "level": 4,
      "title": "Table 122. Programmable data width and endian behavior (when PINC = MINC = 1)",
      "page_pdf_1based": 716
    },
    {
      "level": 3,
      "title": "17.4.7 BDMA error management",
      "page_pdf_1based": 717
    },
    {
      "level": 2,
      "title": "17.5 BDMA interrupts",
      "page_pdf_1based": 718
    },
    {
      "level": 3,
      "title": "Table 123. BDMA interrupt requests",
      "page_pdf_1based": 718
    },
    {
      "level": 2,
      "title": "17.6 BDMA registers",
      "page_pdf_1based": 718
    },
    {
      "level": 3,
      "title": "17.6.1 BDMA interrupt status register (BDMA_ISR)",
      "page_pdf_1based": 718
    },
    {
      "level": 3,
      "title": "17.6.2 BDMA interrupt flag clear register (BDMA_IFCR)",
      "page_pdf_1based": 721
    },
    {
      "level": 3,
      "title": "17.6.3 BDMA channel x configuration register (BDMA_CCRx)",
      "page_pdf_1based": 722
    },
    {
      "level": 3,
      "title": "17.6.4 BDMA channel x number of data to transfer register (BDMA_CNDTRx)",
      "page_pdf_1based": 726
    },
    {
      "level": 3,
      "title": "17.6.5 BDMA channel x peripheral address register (BDMA_CPARx)",
      "page_pdf_1based": 726
    },
    {
      "level": 3,
      "title": "17.6.6 BDMA channel x memory 0 address register (BDMA_CM0ARx)",
      "page_pdf_1based": 727
    },
    {
      "level": 3,
      "title": "17.6.7 BDMA channel x memory 1 address register (BDMA_CM1ARx)",
      "page_pdf_1based": 728
    },
    {
      "level": 3,
      "title": "17.6.8 BDMA register map",
      "page_pdf_1based": 728
    },
    {
      "level": 4,
      "title": "Table 124. BDMA register map and reset values",
      "page_pdf_1based": 728
    },
    {
      "level": 1,
      "title": "18 DMA request multiplexer (DMAMUX)",
      "page_pdf_1based": 731
    },
    {
      "level": 2,
      "title": "18.1 Introduction",
      "page_pdf_1based": 731
    },
    {
      "level": 2,
      "title": "18.2 DMAMUX main features",
      "page_pdf_1based": 732
    },
    {
      "level": 2,
      "title": "18.3 DMAMUX implementation",
      "page_pdf_1based": 732
    },
    {
      "level": 3,
      "title": "18.3.1 DMAMUX1 and DMAMUX2 instantiation",
      "page_pdf_1based": 732
    },
    {
      "level": 4,
      "title": "Table 125. DMAMUX1 and DMAMUX2 instantiation",
      "page_pdf_1based": 732
    },
    {
      "level": 3,
      "title": "18.3.2 DMAMUX1 mapping",
      "page_pdf_1based": 732
    },
    {
      "level": 4,
      "title": "Table 126. DMAMUX1: assignment of multiplexer inputs to resources",
      "page_pdf_1based": 733
    },
    {
      "level": 4,
      "title": "Table 127. DMAMUX1: assignment of multiplexer inputs to resources",
      "page_pdf_1based": 734
    },
    {
      "level": 4,
      "title": "Table 128. DMAMUX1: assignment of trigger inputs to resources",
      "page_pdf_1based": 735
    },
    {
      "level": 4,
      "title": "Table 129. DMAMUX1: assignment of synchronization inputs to resources",
      "page_pdf_1based": 735
    },
    {
      "level": 3,
      "title": "18.3.3 DMAMUX2 mapping",
      "page_pdf_1based": 735
    },
    {
      "level": 4,
      "title": "Table 130. DMAMUX2: assignment of multiplexer inputs to resources",
      "page_pdf_1based": 736
    },
    {
      "level": 4,
      "title": "Table 131. DMAMUX2: assignment of trigger inputs to resources",
      "page_pdf_1based": 736
    },
    {
      "level": 4,
      "title": "Table 132. DMAMUX2: assignment of synchronization inputs to resources",
      "page_pdf_1based": 737
    },
    {
      "level": 2,
      "title": "18.4 DMAMUX functional description",
      "page_pdf_1based": 738
    },
    {
      "level": 3,
      "title": "18.4.1 DMAMUX block diagram",
      "page_pdf_1based": 738
    },
    {
      "level": 4,
      "title": "Figure 90. DMAMUX block diagram",
      "page_pdf_1based": 738
    },
    {
      "level": 3,
      "title": "18.4.2 DMAMUX signals",
      "page_pdf_1based": 739
    },
    {
      "level": 4,
      "title": "Table 133. DMAMUX signals",
      "page_pdf_1based": 739
    },
    {
      "level": 3,
      "title": "18.4.3 DMAMUX channels",
      "page_pdf_1based": 739
    },
    {
      "level": 3,
      "title": "18.4.4 DMAMUX request line multiplexer",
      "page_pdf_1based": 739
    },
    {
      "level": 4,
      "title": "Figure 91. Synchronization mode of the DMAMUX request line multiplexer channel",
      "page_pdf_1based": 741
    },
    {
      "level": 4,
      "title": "Figure 92. Event generation of the DMA request line multiplexer channel",
      "page_pdf_1based": 741
    },
    {
      "level": 3,
      "title": "18.4.5 DMAMUX request generator",
      "page_pdf_1based": 742
    },
    {
      "level": 2,
      "title": "18.5 DMAMUX interrupts",
      "page_pdf_1based": 743
    },
    {
      "level": 3,
      "title": "Table 134. DMAMUX interrupts",
      "page_pdf_1based": 743
    },
    {
      "level": 2,
      "title": "18.6 DMAMUX registers",
      "page_pdf_1based": 744
    },
    {
      "level": 3,
      "title": "18.6.1 DMAMUX1 request line multiplexer channel x configuration register (DMAMUX1_CxCR)",
      "page_pdf_1based": 744
    },
    {
      "level": 3,
      "title": "18.6.2 DMAMUX2 request line multiplexer channel x configuration register (DMAMUX2_CxCR)",
      "page_pdf_1based": 745
    },
    {
      "level": 3,
      "title": "18.6.3 DMAMUX1 request line multiplexer interrupt channel status register (DMAMUX1_CSR)",
      "page_pdf_1based": 746
    },
    {
      "level": 3,
      "title": "18.6.4 DMAMUX2 request line multiplexer interrupt channel status register (DMAMUX2_CSR)",
      "page_pdf_1based": 746
    },
    {
      "level": 3,
      "title": "18.6.5 DMAMUX1 request line multiplexer interrupt clear flag register (DMAMUX1_CFR)",
      "page_pdf_1based": 747
    },
    {
      "level": 3,
      "title": "18.6.6 DMAMUX2 request line multiplexer interrupt clear flag register (DMAMUX2_CFR)",
      "page_pdf_1based": 747
    },
    {
      "level": 3,
      "title": "18.6.7 DMAMUX1 request generator channel x configuration register (DMAMUX1_RGxCR)",
      "page_pdf_1based": 748
    },
    {
      "level": 3,
      "title": "18.6.8 DMAMUX2 request generator channel x configuration register (DMAMUX2_RGxCR)",
      "page_pdf_1based": 748
    },
    {
      "level": 3,
      "title": "18.6.9 DMAMUX1 request generator interrupt status register (DMAMUX1_RGSR)",
      "page_pdf_1based": 749
    },
    {
      "level": 3,
      "title": "18.6.10 DMAMUX2 request generator interrupt status register (DMAMUX2_RGSR)",
      "page_pdf_1based": 750
    },
    {
      "level": 3,
      "title": "18.6.11 DMAMUX1 request generator interrupt clear flag register (DMAMUX1_RGCFR)",
      "page_pdf_1based": 750
    },
    {
      "level": 3,
      "title": "18.6.12 DMAMUX2 request generator interrupt clear flag register (DMAMUX2_RGCFR)",
      "page_pdf_1based": 751
    },
    {
      "level": 3,
      "title": "18.6.13 DMAMUX register map",
      "page_pdf_1based": 752
    },
    {
      "level": 4,
      "title": "Table 135. DMAMUX register map and reset values",
      "page_pdf_1based": 752
    },
    {
      "level": 1,
      "title": "19 Chrom-ART Accelerator controller (DMA2D)",
      "page_pdf_1based": 754
    },
    {
      "level": 2,
      "title": "19.1 DMA2D introduction",
      "page_pdf_1based": 754
    },
    {
      "level": 2,
      "title": "19.2 DMA2D main features",
      "page_pdf_1based": 754
    },
    {
      "level": 2,
      "title": "19.3 DMA2D functional description",
      "page_pdf_1based": 755
    },
    {
      "level": 3,
      "title": "19.3.1 General description",
      "page_pdf_1based": 755
    },
    {
      "level": 4,
      "title": "Figure 93. DMA2D block diagram",
      "page_pdf_1based": 756
    },
    {
      "level": 3,
      "title": "19.3.2 DMA2D internal signals",
      "page_pdf_1based": 756
    },
    {
      "level": 4,
      "title": "Table 136. DMA2D internal input/output signals",
      "page_pdf_1based": 756
    },
    {
      "level": 3,
      "title": "19.3.3 DMA2D control",
      "page_pdf_1based": 756
    },
    {
      "level": 3,
      "title": "19.3.4 DMA2D foreground and background FIFOs",
      "page_pdf_1based": 757
    },
    {
      "level": 3,
      "title": "19.3.5 DMA2D foreground and background PFC",
      "page_pdf_1based": 757
    },
    {
      "level": 4,
      "title": "Table 137. Supported color mode in input",
      "page_pdf_1based": 757
    },
    {
      "level": 4,
      "title": "Table 138. Data order in memory",
      "page_pdf_1based": 758
    },
    {
      "level": 4,
      "title": "Table 139. Alpha mode configuration",
      "page_pdf_1based": 759
    },
    {
      "level": 3,
      "title": "19.3.6 DMA2D foreground and background CLUT interface",
      "page_pdf_1based": 759
    },
    {
      "level": 4,
      "title": "Table 140. Supported CLUT color mode",
      "page_pdf_1based": 760
    },
    {
      "level": 4,
      "title": "Table 141. CLUT data order in memory",
      "page_pdf_1based": 760
    },
    {
      "level": 3,
      "title": "19.3.7 DMA2D blender",
      "page_pdf_1based": 760
    },
    {
      "level": 3,
      "title": "19.3.8 DMA2D output PFC",
      "page_pdf_1based": 760
    },
    {
      "level": 4,
      "title": "Table 142. Supported color mode in output",
      "page_pdf_1based": 761
    },
    {
      "level": 3,
      "title": "19.3.9 DMA2D output FIFO",
      "page_pdf_1based": 761
    },
    {
      "level": 4,
      "title": "Table 143. Data order in memory",
      "page_pdf_1based": 761
    },
    {
      "level": 3,
      "title": "19.3.10 DMA2D output FIFO byte reordering",
      "page_pdf_1based": 762
    },
    {
      "level": 4,
      "title": "Table 144. Standard data order in memory",
      "page_pdf_1based": 762
    },
    {
      "level": 4,
      "title": "Figure 94. Intel 8080 16-bit mode (RGB565)",
      "page_pdf_1based": 762
    },
    {
      "level": 4,
      "title": "Figure 95. Intel 8080 18/24-bit mode (RGB888)",
      "page_pdf_1based": 763
    },
    {
      "level": 4,
      "title": "Table 145. Output FIFO byte reordering steps",
      "page_pdf_1based": 763
    },
    {
      "level": 3,
      "title": "19.3.11 DMA2D AXI master port timer",
      "page_pdf_1based": 763
    },
    {
      "level": 3,
      "title": "19.3.12 DMA2D transactions",
      "page_pdf_1based": 763
    },
    {
      "level": 3,
      "title": "19.3.13 DMA2D configuration",
      "page_pdf_1based": 764
    },
    {
      "level": 3,
      "title": "19.3.14 YCbCr support",
      "page_pdf_1based": 768
    },
    {
      "level": 4,
      "title": "Table 146. MCU order in memory",
      "page_pdf_1based": 768
    },
    {
      "level": 3,
      "title": "19.3.15 DMA2D transfer control (start, suspend, abort, and completion)",
      "page_pdf_1based": 768
    },
    {
      "level": 3,
      "title": "19.3.16 Watermark",
      "page_pdf_1based": 768
    },
    {
      "level": 3,
      "title": "19.3.17 Error management",
      "page_pdf_1based": 768
    },
    {
      "level": 3,
      "title": "19.3.18 AXI dead time",
      "page_pdf_1based": 769
    },
    {
      "level": 2,
      "title": "19.4 DMA2D interrupts",
      "page_pdf_1based": 769
    },
    {
      "level": 3,
      "title": "Table 147. DMA2D interrupt requests",
      "page_pdf_1based": 769
    },
    {
      "level": 2,
      "title": "19.5 DMA2D registers",
      "page_pdf_1based": 770
    },
    {
      "level": 3,
      "title": "19.5.1 DMA2D control register (DMA2D_CR)",
      "page_pdf_1based": 770
    },
    {
      "level": 3,
      "title": "19.5.2 DMA2D interrupt status register (DMA2D_ISR)",
      "page_pdf_1based": 771
    },
    {
      "level": 3,
      "title": "19.5.3 DMA2D interrupt flag clear register (DMA2D_IFCR)",
      "page_pdf_1based": 772
    },
    {
      "level": 3,
      "title": "19.5.4 DMA2D foreground memory address register (DMA2D_FGMAR)",
      "page_pdf_1based": 773
    },
    {
      "level": 3,
      "title": "19.5.5 DMA2D foreground offset register (DMA2D_FGOR)",
      "page_pdf_1based": 773
    },
    {
      "level": 3,
      "title": "19.5.6 DMA2D background memory address register (DMA2D_BGMAR)",
      "page_pdf_1based": 774
    },
    {
      "level": 3,
      "title": "19.5.7 DMA2D background offset register (DMA2D_BGOR)",
      "page_pdf_1based": 774
    },
    {
      "level": 3,
      "title": "19.5.8 DMA2D foreground PFC control register (DMA2D_FGPFCCR)",
      "page_pdf_1based": 775
    },
    {
      "level": 3,
      "title": "19.5.9 DMA2D foreground color register (DMA2D_FGCOLR)",
      "page_pdf_1based": 776
    },
    {
      "level": 3,
      "title": "19.5.10 DMA2D background PFC control register (DMA2D_BGPFCCR)",
      "page_pdf_1based": 777
    },
    {
      "level": 3,
      "title": "19.5.11 DMA2D background color register (DMA2D_BGCOLR)",
      "page_pdf_1based": 778
    },
    {
      "level": 3,
      "title": "19.5.12 DMA2D foreground CLUT memory address register (DMA2D_FGCMAR)",
      "page_pdf_1based": 779
    },
    {
      "level": 3,
      "title": "19.5.13 DMA2D background CLUT memory address register (DMA2D_BGCMAR)",
      "page_pdf_1based": 779
    },
    {
      "level": 3,
      "title": "19.5.14 DMA2D output PFC control register (DMA2D_OPFCCR)",
      "page_pdf_1based": 780
    },
    {
      "level": 3,
      "title": "19.5.15 DMA2D output color register (DMA2D_OCOLR)",
      "page_pdf_1based": 781
    },
    {
      "level": 3,
      "title": "19.5.16 DMA2D output color register [alternate] (DMA2D_OCOLR)",
      "page_pdf_1based": 781
    },
    {
      "level": 3,
      "title": "19.5.17 DMA2D output color register [alternate] (DMA2D_OCOLR)",
      "page_pdf_1based": 782
    },
    {
      "level": 3,
      "title": "19.5.18 DMA2D output color register [alternate] (DMA2D_OCOLR)",
      "page_pdf_1based": 782
    },
    {
      "level": 3,
      "title": "19.5.19 DMA2D output memory address register (DMA2D_OMAR)",
      "page_pdf_1based": 783
    },
    {
      "level": 3,
      "title": "19.5.20 DMA2D output offset register (DMA2D_OOR)",
      "page_pdf_1based": 783
    },
    {
      "level": 3,
      "title": "19.5.21 DMA2D number of line register (DMA2D_NLR)",
      "page_pdf_1based": 784
    },
    {
      "level": 3,
      "title": "19.5.22 DMA2D line watermark register (DMA2D_LWR)",
      "page_pdf_1based": 784
    },
    {
      "level": 3,
      "title": "19.5.23 DMA2D AXI master timer configuration register (DMA2D_AMTCR)",
      "page_pdf_1based": 785
    },
    {
      "level": 3,
      "title": "19.5.24 DMA2D foreground CLUT (DMA2D_FGCLUTx)",
      "page_pdf_1based": 785
    },
    {
      "level": 3,
      "title": "19.5.25 DMA2D background CLUT (DMA2D_BGCLUTx)",
      "page_pdf_1based": 786
    },
    {
      "level": 3,
      "title": "19.5.26 DMA2D register map",
      "page_pdf_1based": 786
    },
    {
      "level": 4,
      "title": "Table 148. DMA2D register map and reset values",
      "page_pdf_1based": 786
    },
    {
      "level": 1,
      "title": "20 Nested vectored interrupt controllers (NVIC1 and NVIC2)",
      "page_pdf_1based": 788
    },
    {
      "level": 2,
      "title": "20.1 NVIC features",
      "page_pdf_1based": 788
    },
    {
      "level": 3,
      "title": "20.1.1 SysTick calibration value register",
      "page_pdf_1based": 788
    },
    {
      "level": 3,
      "title": "20.1.2 Interrupt and exception vectors",
      "page_pdf_1based": 788
    },
    {
      "level": 4,
      "title": "Table 149. NVIC1 (CPU1) and NVIC2 (CPU2)",
      "page_pdf_1based": 789
    },
    {
      "level": 1,
      "title": "21 Extended interrupt and event controller (EXTI)",
      "page_pdf_1based": 797
    },
    {
      "level": 2,
      "title": "21.1 EXTI main features",
      "page_pdf_1based": 797
    },
    {
      "level": 2,
      "title": "21.2 EXTI block diagram",
      "page_pdf_1based": 797
    },
    {
      "level": 3,
      "title": "Figure 96. EXTI block diagram",
      "page_pdf_1based": 798
    },
    {
      "level": 3,
      "title": "21.2.1 EXTI connections between peripherals, CPU, and D3 domain",
      "page_pdf_1based": 798
    },
    {
      "level": 2,
      "title": "21.3 EXTI functional description",
      "page_pdf_1based": 799
    },
    {
      "level": 3,
      "title": "Table 150. EXTI Event input configurations and register control",
      "page_pdf_1based": 799
    },
    {
      "level": 3,
      "title": "21.3.1 EXTI Configurable event input CPU wakeup",
      "page_pdf_1based": 800
    },
    {
      "level": 4,
      "title": "Figure 97. Configurable event triggering logic CPU wakeup",
      "page_pdf_1based": 800
    },
    {
      "level": 3,
      "title": "21.3.2 EXTI configurable event input Any wakeup",
      "page_pdf_1based": 801
    },
    {
      "level": 4,
      "title": "Table 151. Configurable Event input Asynchronous Edge detector reset",
      "page_pdf_1based": 801
    },
    {
      "level": 4,
      "title": "Figure 98. Configurable event triggering logic Any wakeup",
      "page_pdf_1based": 802
    },
    {
      "level": 3,
      "title": "21.3.3 EXTI direct event input CPU wakeup",
      "page_pdf_1based": 802
    },
    {
      "level": 4,
      "title": "Figure 99. Direct event triggering logic CPU Wakeup",
      "page_pdf_1based": 803
    },
    {
      "level": 3,
      "title": "21.3.4 EXTI direct event input Any wakeup",
      "page_pdf_1based": 804
    },
    {
      "level": 4,
      "title": "Figure 100. Direct event triggering logic Any Wakeup",
      "page_pdf_1based": 804
    },
    {
      "level": 3,
      "title": "21.3.5 EXTI D3 pending request clear selection",
      "page_pdf_1based": 805
    },
    {
      "level": 4,
      "title": "Figure 101. D3 domain Pending request clear logic",
      "page_pdf_1based": 805
    },
    {
      "level": 2,
      "title": "21.4 EXTI event input mapping",
      "page_pdf_1based": 805
    },
    {
      "level": 3,
      "title": "Table 152. EXTI Event input mapping",
      "page_pdf_1based": 806
    },
    {
      "level": 2,
      "title": "21.5 EXTI functional behavior",
      "page_pdf_1based": 808
    },
    {
      "level": 3,
      "title": "Table 153. Masking functionality",
      "page_pdf_1based": 808
    },
    {
      "level": 3,
      "title": "21.5.1 EXTI CPU interrupt procedure",
      "page_pdf_1based": 809
    },
    {
      "level": 3,
      "title": "21.5.2 EXTI CPU event procedure",
      "page_pdf_1based": 810
    },
    {
      "level": 3,
      "title": "21.5.3 EXTI CPU wakeup procedure",
      "page_pdf_1based": 810
    },
    {
      "level": 3,
      "title": "21.5.4 EXTI D3 domain wakeup for autonomous Run mode procedure",
      "page_pdf_1based": 810
    },
    {
      "level": 3,
      "title": "21.5.5 EXTI software interrupt/event trigger procedure",
      "page_pdf_1based": 811
    },
    {
      "level": 2,
      "title": "21.6 EXTI registers",
      "page_pdf_1based": 812
    },
    {
      "level": 3,
      "title": "21.6.1 EXTI rising trigger selection register (EXTI_RTSR1)",
      "page_pdf_1based": 812
    },
    {
      "level": 3,
      "title": "21.6.2 EXTI falling trigger selection register (EXTI_FTSR1)",
      "page_pdf_1based": 812
    },
    {
      "level": 3,
      "title": "21.6.3 EXTI software interrupt event register (EXTI_SWIER1)",
      "page_pdf_1based": 813
    },
    {
      "level": 3,
      "title": "21.6.4 EXTI D3 pending mask register (EXTI_D3PMR1)",
      "page_pdf_1based": 813
    },
    {
      "level": 3,
      "title": "21.6.5 EXTI D3 pending clear selection register low (EXTI_D3PCR1L)",
      "page_pdf_1based": 814
    },
    {
      "level": 3,
      "title": "21.6.6 EXTI D3 pending clear selection register high (EXTI_D3PCR1H)",
      "page_pdf_1based": 814
    },
    {
      "level": 3,
      "title": "21.6.7 EXTI rising trigger selection register (EXTI_RTSR2)",
      "page_pdf_1based": 815
    },
    {
      "level": 3,
      "title": "21.6.8 EXTI falling trigger selection register (EXTI_FTSR2)",
      "page_pdf_1based": 816
    },
    {
      "level": 3,
      "title": "21.6.9 EXTI software interrupt event register (EXTI_SWIER2)",
      "page_pdf_1based": 816
    },
    {
      "level": 3,
      "title": "21.6.10 EXTI D3 pending mask register (EXTI_D3PMR2)",
      "page_pdf_1based": 817
    },
    {
      "level": 3,
      "title": "21.6.11 EXTI D3 pending clear selection register low (EXTI_D3PCR2L)",
      "page_pdf_1based": 818
    },
    {
      "level": 3,
      "title": "21.6.12 EXTI D3 pending clear selection register high (EXTI_D3PCR2H)",
      "page_pdf_1based": 818
    },
    {
      "level": 3,
      "title": "21.6.13 EXTI rising trigger selection register (EXTI_RTSR3)",
      "page_pdf_1based": 819
    },
    {
      "level": 3,
      "title": "21.6.14 EXTI falling trigger selection register (EXTI_FTSR3)",
      "page_pdf_1based": 819
    },
    {
      "level": 3,
      "title": "21.6.15 EXTI software interrupt event register (EXTI_SWIER3)",
      "page_pdf_1based": 820
    },
    {
      "level": 3,
      "title": "21.6.16 EXTI D3 pending mask register (EXTI_D3PMR3)",
      "page_pdf_1based": 820
    },
    {
      "level": 3,
      "title": "21.6.17 EXTI D3 pending clear selection register low (EXTI_D3PCR3L)",
      "page_pdf_1based": 821
    },
    {
      "level": 3,
      "title": "21.6.18 EXTI D3 pending clear selection register high (EXTI_D3PCR3H)",
      "page_pdf_1based": 821
    },
    {
      "level": 3,
      "title": "21.6.19 EXTI interrupt mask register (EXTI_CnIMR1)",
      "page_pdf_1based": 822
    },
    {
      "level": 3,
      "title": "21.6.20 EXTI event mask register (EXTI_CnEMR1)",
      "page_pdf_1based": 822
    },
    {
      "level": 3,
      "title": "21.6.21 EXTI pending register (EXTI_CnPR1)",
      "page_pdf_1based": 823
    },
    {
      "level": 3,
      "title": "21.6.22 EXTI interrupt mask register (EXTI_CnIMR2)",
      "page_pdf_1based": 823
    },
    {
      "level": 3,
      "title": "21.6.23 EXTI event mask register (EXTI_CnEMR2)",
      "page_pdf_1based": 824
    },
    {
      "level": 3,
      "title": "21.6.24 EXTI pending register (EXTI_CnPR2)",
      "page_pdf_1based": 824
    },
    {
      "level": 3,
      "title": "21.6.25 EXTI interrupt mask register (EXTI_CnIMR3)",
      "page_pdf_1based": 825
    },
    {
      "level": 3,
      "title": "21.6.26 EXTI event mask register (EXTI_CnEMR3)",
      "page_pdf_1based": 826
    },
    {
      "level": 3,
      "title": "21.6.27 EXTI pending register (EXTI_CnPR3)",
      "page_pdf_1based": 826
    },
    {
      "level": 3,
      "title": "21.6.28 EXTI register map",
      "page_pdf_1based": 827
    },
    {
      "level": 4,
      "title": "Table 154. Asynchronous interrupt/event controller register map and reset values",
      "page_pdf_1based": 827
    },
    {
      "level": 1,
      "title": "22 Cyclic redundancy check calculation unit (CRC)",
      "page_pdf_1based": 830
    },
    {
      "level": 2,
      "title": "22.1 Introduction",
      "page_pdf_1based": 830
    },
    {
      "level": 2,
      "title": "22.2 CRC main features",
      "page_pdf_1based": 830
    },
    {
      "level": 2,
      "title": "22.3 CRC functional description",
      "page_pdf_1based": 831
    },
    {
      "level": 3,
      "title": "22.3.1 CRC block diagram",
      "page_pdf_1based": 831
    },
    {
      "level": 4,
      "title": "Figure 102. CRC calculation unit block diagram",
      "page_pdf_1based": 831
    },
    {
      "level": 3,
      "title": "22.3.2 CRC internal signals",
      "page_pdf_1based": 831
    },
    {
      "level": 4,
      "title": "Table 155. CRC internal input/output signals",
      "page_pdf_1based": 831
    },
    {
      "level": 3,
      "title": "22.3.3 CRC operation",
      "page_pdf_1based": 831
    },
    {
      "level": 2,
      "title": "22.4 CRC registers",
      "page_pdf_1based": 833
    },
    {
      "level": 3,
      "title": "22.4.1 CRC data register (CRC_DR)",
      "page_pdf_1based": 833
    },
    {
      "level": 3,
      "title": "22.4.2 CRC independent data register (CRC_IDR)",
      "page_pdf_1based": 833
    },
    {
      "level": 3,
      "title": "22.4.3 CRC control register (CRC_CR)",
      "page_pdf_1based": 834
    },
    {
      "level": 3,
      "title": "22.4.4 CRC initial value (CRC_INIT)",
      "page_pdf_1based": 835
    },
    {
      "level": 3,
      "title": "22.4.5 CRC polynomial (CRC_POL)",
      "page_pdf_1based": 835
    },
    {
      "level": 3,
      "title": "22.4.6 CRC register map",
      "page_pdf_1based": 836
    },
    {
      "level": 4,
      "title": "Table 156. CRC register map and reset values",
      "page_pdf_1based": 836
    },
    {
      "level": 1,
      "title": "23 Flexible memory controller (FMC)",
      "page_pdf_1based": 837
    },
    {
      "level": 2,
      "title": "23.1 FMC main features",
      "page_pdf_1based": 837
    },
    {
      "level": 2,
      "title": "23.2 FMC block diagram",
      "page_pdf_1based": 838
    },
    {
      "level": 3,
      "title": "Figure 103. FMC block diagram",
      "page_pdf_1based": 839
    },
    {
      "level": 2,
      "title": "23.3 FMC internal signals",
      "page_pdf_1based": 840
    },
    {
      "level": 3,
      "title": "Table 157. FMC pins",
      "page_pdf_1based": 840
    },
    {
      "level": 2,
      "title": "23.4 AHB interface",
      "page_pdf_1based": 840
    },
    {
      "level": 2,
      "title": "23.5 AXI interface",
      "page_pdf_1based": 840
    },
    {
      "level": 3,
      "title": "23.5.1 Supported memories and transactions",
      "page_pdf_1based": 841
    },
    {
      "level": 2,
      "title": "23.6 External device address mapping",
      "page_pdf_1based": 842
    },
    {
      "level": 3,
      "title": "Figure 104. FMC memory banks (default mapping)",
      "page_pdf_1based": 842
    },
    {
      "level": 3,
      "title": "Table 158. FMC bank mapping options",
      "page_pdf_1based": 843
    },
    {
      "level": 3,
      "title": "23.6.1 NOR/PSRAM address mapping",
      "page_pdf_1based": 843
    },
    {
      "level": 4,
      "title": "Table 159. NOR/PSRAM bank selection",
      "page_pdf_1based": 843
    },
    {
      "level": 4,
      "title": "Table 160. NOR/PSRAM External memory address",
      "page_pdf_1based": 843
    },
    {
      "level": 3,
      "title": "23.6.2 NAND flash memory address mapping",
      "page_pdf_1based": 844
    },
    {
      "level": 4,
      "title": "Table 161. NAND memory mapping and timing registers",
      "page_pdf_1based": 844
    },
    {
      "level": 4,
      "title": "Table 162. NAND bank selection",
      "page_pdf_1based": 844
    },
    {
      "level": 3,
      "title": "23.6.3 SDRAM address mapping",
      "page_pdf_1based": 844
    },
    {
      "level": 4,
      "title": "Table 163. SDRAM bank selection",
      "page_pdf_1based": 844
    },
    {
      "level": 4,
      "title": "Table 164. SDRAM address mapping",
      "page_pdf_1based": 845
    },
    {
      "level": 4,
      "title": "Table 165. SDRAM address mapping with 8-bit data bus width",
      "page_pdf_1based": 845
    },
    {
      "level": 4,
      "title": "Table 166. SDRAM address mapping with 16-bit data bus width",
      "page_pdf_1based": 846
    },
    {
      "level": 4,
      "title": "Table 167. SDRAM address mapping with 32-bit data bus width",
      "page_pdf_1based": 847
    },
    {
      "level": 2,
      "title": "23.7 NOR flash/PSRAM controller",
      "page_pdf_1based": 848
    },
    {
      "level": 3,
      "title": "Table 168. Programmable NOR/PSRAM access parameters",
      "page_pdf_1based": 849
    },
    {
      "level": 3,
      "title": "23.7.1 External memory interface signals",
      "page_pdf_1based": 849
    },
    {
      "level": 4,
      "title": "Table 169. Non-multiplexed I/O NOR flash memory",
      "page_pdf_1based": 849
    },
    {
      "level": 4,
      "title": "Table 170. 16-bit multiplexed I/O NOR flash memory",
      "page_pdf_1based": 850
    },
    {
      "level": 4,
      "title": "Table 171. Non-multiplexed I/Os PSRAM/SRAM",
      "page_pdf_1based": 850
    },
    {
      "level": 4,
      "title": "Table 172. 16-Bit multiplexed I/O PSRAM",
      "page_pdf_1based": 850
    },
    {
      "level": 3,
      "title": "23.7.2 Supported memories and transactions",
      "page_pdf_1based": 851
    },
    {
      "level": 4,
      "title": "Table 173. NOR flash/PSRAM: Example of supported memories and transactions",
      "page_pdf_1based": 851
    },
    {
      "level": 3,
      "title": "23.7.3 General timing rules",
      "page_pdf_1based": 852
    },
    {
      "level": 3,
      "title": "23.7.4 NOR flash/PSRAM controller asynchronous transactions",
      "page_pdf_1based": 853
    },
    {
      "level": 4,
      "title": "Figure 105. Mode 1 read access waveforms",
      "page_pdf_1based": 853
    },
    {
      "level": 4,
      "title": "Figure 106. Mode 1 write access waveforms",
      "page_pdf_1based": 854
    },
    {
      "level": 4,
      "title": "Table 174. FMC_BCRx bitfields (mode 1)",
      "page_pdf_1based": 854
    },
    {
      "level": 4,
      "title": "Table 175. FMC_BTRx bitfields (mode 1)",
      "page_pdf_1based": 855
    },
    {
      "level": 4,
      "title": "Figure 107. Mode A read access waveforms",
      "page_pdf_1based": 856
    },
    {
      "level": 4,
      "title": "Figure 108. Mode A write access waveforms",
      "page_pdf_1based": 857
    },
    {
      "level": 4,
      "title": "Table 176. FMC_BCRx bitfields (mode A)",
      "page_pdf_1based": 857
    },
    {
      "level": 4,
      "title": "Table 177. FMC_BTRx bitfields (mode A)",
      "page_pdf_1based": 858
    },
    {
      "level": 4,
      "title": "Table 178. FMC_BWTRx bitfields (mode A)",
      "page_pdf_1based": 858
    },
    {
      "level": 4,
      "title": "Figure 109. Mode 2 and mode B read access waveforms",
      "page_pdf_1based": 859
    },
    {
      "level": 4,
      "title": "Figure 110. Mode 2 write access waveforms",
      "page_pdf_1based": 859
    },
    {
      "level": 4,
      "title": "Figure 111. Mode B write access waveforms",
      "page_pdf_1based": 860
    },
    {
      "level": 4,
      "title": "Table 179. FMC_BCRx bitfields (mode 2/B)",
      "page_pdf_1based": 860
    },
    {
      "level": 4,
      "title": "Table 180. FMC_BTRx bitfields (mode 2/B)",
      "page_pdf_1based": 861
    },
    {
      "level": 4,
      "title": "Table 181. FMC_BWTRx bitfields (mode 2/B)",
      "page_pdf_1based": 861
    },
    {
      "level": 4,
      "title": "Figure 112. Mode C read access waveforms",
      "page_pdf_1based": 862
    },
    {
      "level": 4,
      "title": "Figure 113. Mode C write access waveforms",
      "page_pdf_1based": 862
    },
    {
      "level": 4,
      "title": "Table 182. FMC_BCRx bitfields (mode C)",
      "page_pdf_1based": 863
    },
    {
      "level": 4,
      "title": "Table 183. FMC_BTRx bitfields (mode C)",
      "page_pdf_1based": 864
    },
    {
      "level": 4,
      "title": "Table 184. FMC_BWTRx bitfields (mode C)",
      "page_pdf_1based": 864
    },
    {
      "level": 4,
      "title": "Figure 114. Mode D read access waveforms",
      "page_pdf_1based": 865
    },
    {
      "level": 4,
      "title": "Figure 115. Mode D write access waveforms",
      "page_pdf_1based": 865
    },
    {
      "level": 4,
      "title": "Table 185. FMC_BCRx bitfields (mode D)",
      "page_pdf_1based": 866
    },
    {
      "level": 4,
      "title": "Table 186. FMC_BTRx bitfields (mode D)",
      "page_pdf_1based": 866
    },
    {
      "level": 4,
      "title": "Table 187. FMC_BWTRx bitfields (mode D)",
      "page_pdf_1based": 867
    },
    {
      "level": 4,
      "title": "Figure 116. Muxed read access waveforms",
      "page_pdf_1based": 868
    },
    {
      "level": 4,
      "title": "Figure 117. Muxed write access waveforms",
      "page_pdf_1based": 868
    },
    {
      "level": 4,
      "title": "Table 188. FMC_BCRx bitfields (Muxed mode)",
      "page_pdf_1based": 869
    },
    {
      "level": 4,
      "title": "Table 189. FMC_BTRx bitfields (Muxed mode)",
      "page_pdf_1based": 869
    },
    {
      "level": 4,
      "title": "Figure 118. Asynchronous wait during a read access waveforms",
      "page_pdf_1based": 871
    },
    {
      "level": 4,
      "title": "Figure 119. Asynchronous wait during a write access waveforms",
      "page_pdf_1based": 871
    },
    {
      "level": 3,
      "title": "23.7.5 Synchronous transactions",
      "page_pdf_1based": 872
    },
    {
      "level": 4,
      "title": "Figure 120. Wait configuration waveforms",
      "page_pdf_1based": 874
    },
    {
      "level": 4,
      "title": "Figure 121. Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM)",
      "page_pdf_1based": 874
    },
    {
      "level": 4,
      "title": "Table 190. FMC_BCRx bitfields (Synchronous multiplexed read mode)",
      "page_pdf_1based": 875
    },
    {
      "level": 4,
      "title": "Table 191. FMC_BTRx bitfields (Synchronous multiplexed read mode)",
      "page_pdf_1based": 875
    },
    {
      "level": 4,
      "title": "Figure 122. Synchronous multiplexed write mode waveforms - PSRAM (CRAM)",
      "page_pdf_1based": 876
    },
    {
      "level": 4,
      "title": "Table 192. FMC_BCRx bitfields (Synchronous multiplexed write mode)",
      "page_pdf_1based": 876
    },
    {
      "level": 4,
      "title": "Table 193. FMC_BTRx bitfields (Synchronous multiplexed write mode)",
      "page_pdf_1based": 877
    },
    {
      "level": 3,
      "title": "23.7.6 NOR/PSRAM controller registers",
      "page_pdf_1based": 878
    },
    {
      "level": 2,
      "title": "23.8 NAND flash controller",
      "page_pdf_1based": 887
    },
    {
      "level": 3,
      "title": "Table 194. Programmable NAND flash access parameters",
      "page_pdf_1based": 887
    },
    {
      "level": 3,
      "title": "23.8.1 External memory interface signals",
      "page_pdf_1based": 887
    },
    {
      "level": 4,
      "title": "Table 195. 8-bit NAND flash memory",
      "page_pdf_1based": 887
    },
    {
      "level": 4,
      "title": "Table 196. 16-bit NAND flash memory",
      "page_pdf_1based": 888
    },
    {
      "level": 3,
      "title": "23.8.2 NAND flash supported memories and transactions",
      "page_pdf_1based": 888
    },
    {
      "level": 4,
      "title": "Table 197. Supported memories and transactions",
      "page_pdf_1based": 888
    },
    {
      "level": 3,
      "title": "23.8.3 Timing diagrams for NAND flash memories",
      "page_pdf_1based": 889
    },
    {
      "level": 4,
      "title": "Figure 123. NAND flash controller waveforms for common memory access",
      "page_pdf_1based": 890
    },
    {
      "level": 3,
      "title": "23.8.4 NAND flash operations",
      "page_pdf_1based": 890
    },
    {
      "level": 3,
      "title": "23.8.5 NAND flash prewait feature",
      "page_pdf_1based": 891
    },
    {
      "level": 4,
      "title": "Figure 124. Access to non ‘CE don’t care’ NAND-flash",
      "page_pdf_1based": 891
    },
    {
      "level": 3,
      "title": "23.8.6 Computation of the error correction code (ECC) in NAND flash memory",
      "page_pdf_1based": 892
    },
    {
      "level": 3,
      "title": "23.8.7 NAND flash controller registers",
      "page_pdf_1based": 893
    },
    {
      "level": 4,
      "title": "Table 198. ECC result relevant bits",
      "page_pdf_1based": 898
    },
    {
      "level": 2,
      "title": "23.9 SDRAM controller",
      "page_pdf_1based": 899
    },
    {
      "level": 3,
      "title": "23.9.1 SDRAM controller main features",
      "page_pdf_1based": 899
    },
    {
      "level": 3,
      "title": "23.9.2 SDRAM External memory interface signals",
      "page_pdf_1based": 899
    },
    {
      "level": 4,
      "title": "Table 199. SDRAM signals",
      "page_pdf_1based": 899
    },
    {
      "level": 3,
      "title": "23.9.3 SDRAM controller functional description",
      "page_pdf_1based": 900
    },
    {
      "level": 4,
      "title": "Figure 125. Burst write SDRAM access waveforms",
      "page_pdf_1based": 901
    },
    {
      "level": 4,
      "title": "Figure 126. Burst read SDRAM access",
      "page_pdf_1based": 902
    },
    {
      "level": 4,
      "title": "Figure 127. Logic diagram of Read access with RBURST bit set (CAS=2, RPIPE=0)",
      "page_pdf_1based": 903
    },
    {
      "level": 4,
      "title": "Figure 128. Read access crossing row boundary",
      "page_pdf_1based": 905
    },
    {
      "level": 4,
      "title": "Figure 129. Write access crossing row boundary",
      "page_pdf_1based": 905
    },
    {
      "level": 3,
      "title": "23.9.4 Low-power modes",
      "page_pdf_1based": 907
    },
    {
      "level": 4,
      "title": "Figure 130. Self-refresh mode",
      "page_pdf_1based": 908
    },
    {
      "level": 4,
      "title": "Figure 131. Power-down mode",
      "page_pdf_1based": 909
    },
    {
      "level": 3,
      "title": "23.9.5 SDRAM controller registers",
      "page_pdf_1based": 910
    },
    {
      "level": 3,
      "title": "23.9.6 FMC register map",
      "page_pdf_1based": 916
    },
    {
      "level": 4,
      "title": "Table 200. FMC register map",
      "page_pdf_1based": 916
    },
    {
      "level": 1,
      "title": "24 Quad-SPI interface (QUADSPI)",
      "page_pdf_1based": 919
    },
    {
      "level": 2,
      "title": "24.1 Introduction",
      "page_pdf_1based": 919
    },
    {
      "level": 2,
      "title": "24.2 QUADSPI main features",
      "page_pdf_1based": 919
    },
    {
      "level": 2,
      "title": "24.3 QUADSPI functional description",
      "page_pdf_1based": 919
    },
    {
      "level": 3,
      "title": "24.3.1 QUADSPI block diagram",
      "page_pdf_1based": 919
    },
    {
      "level": 4,
      "title": "Figure 132. QUADSPI block diagram when dual-flash mode is disabled",
      "page_pdf_1based": 919
    },
    {
      "level": 4,
      "title": "Figure 133. QUADSPI block diagram when dual-flash mode is enabled",
      "page_pdf_1based": 920
    },
    {
      "level": 3,
      "title": "24.3.2 QUADSPI pins and internal signals",
      "page_pdf_1based": 920
    },
    {
      "level": 4,
      "title": "Table 201. QUADSPI internal signals",
      "page_pdf_1based": 920
    },
    {
      "level": 4,
      "title": "Table 202. QUADSPI pins",
      "page_pdf_1based": 920
    },
    {
      "level": 3,
      "title": "24.3.3 QUADSPI command sequence",
      "page_pdf_1based": 921
    },
    {
      "level": 4,
      "title": "Figure 134. Example of read command in quad-SPI mode",
      "page_pdf_1based": 921
    },
    {
      "level": 3,
      "title": "24.3.4 QUADSPI signal interface protocol modes",
      "page_pdf_1based": 923
    },
    {
      "level": 4,
      "title": "Figure 135. Example of a DDR command in quad-SPI mode",
      "page_pdf_1based": 924
    },
    {
      "level": 3,
      "title": "24.3.5 QUADSPI indirect mode",
      "page_pdf_1based": 925
    },
    {
      "level": 3,
      "title": "24.3.6 QUADSPI automatic status-polling mode",
      "page_pdf_1based": 927
    },
    {
      "level": 3,
      "title": "24.3.7 QUADSPI memory-mapped mode",
      "page_pdf_1based": 927
    },
    {
      "level": 3,
      "title": "24.3.8 QUADSPI free-running clock mode",
      "page_pdf_1based": 928
    },
    {
      "level": 3,
      "title": "24.3.9 QUADSPI flash memory configuration",
      "page_pdf_1based": 928
    },
    {
      "level": 3,
      "title": "24.3.10 QUADSPI delayed data sampling",
      "page_pdf_1based": 929
    },
    {
      "level": 3,
      "title": "24.3.11 QUADSPI configuration",
      "page_pdf_1based": 929
    },
    {
      "level": 3,
      "title": "24.3.12 QUADSPI use",
      "page_pdf_1based": 929
    },
    {
      "level": 3,
      "title": "24.3.13 Sending the instruction only once",
      "page_pdf_1based": 931
    },
    {
      "level": 3,
      "title": "24.3.14 QUADSPI error management",
      "page_pdf_1based": 932
    },
    {
      "level": 3,
      "title": "24.3.15 QUADSPI busy bit and abort functionality",
      "page_pdf_1based": 932
    },
    {
      "level": 3,
      "title": "24.3.16 NCS behavior",
      "page_pdf_1based": 932
    },
    {
      "level": 4,
      "title": "Figure 136. NCS when CKMODE = 0 (T = CLK period)",
      "page_pdf_1based": 932
    },
    {
      "level": 4,
      "title": "Figure 137. NCS when CKMODE = 1 in SDR mode (T = CLK period)",
      "page_pdf_1based": 933
    },
    {
      "level": 4,
      "title": "Figure 138. NCS when CKMODE = 1 in DDR mode (T = CLK period)",
      "page_pdf_1based": 933
    },
    {
      "level": 4,
      "title": "Figure 139. NCS when CKMODE = 1 with an abort (T = CLK period)",
      "page_pdf_1based": 934
    },
    {
      "level": 2,
      "title": "24.4 QUADSPI interrupts",
      "page_pdf_1based": 934
    },
    {
      "level": 3,
      "title": "Table 203. QUADSPI interrupt requests",
      "page_pdf_1based": 934
    },
    {
      "level": 2,
      "title": "24.5 QUADSPI registers",
      "page_pdf_1based": 935
    },
    {
      "level": 3,
      "title": "24.5.1 QUADSPI control register (QUADSPI_CR)",
      "page_pdf_1based": 935
    },
    {
      "level": 3,
      "title": "24.5.2 QUADSPI device configuration register (QUADSPI_DCR)",
      "page_pdf_1based": 937
    },
    {
      "level": 3,
      "title": "24.5.3 QUADSPI status register (QUADSPI_SR)",
      "page_pdf_1based": 938
    },
    {
      "level": 3,
      "title": "24.5.4 QUADSPI flag clear register (QUADSPI_FCR)",
      "page_pdf_1based": 939
    },
    {
      "level": 3,
      "title": "24.5.5 QUADSPI data length register (QUADSPI_DLR)",
      "page_pdf_1based": 940
    },
    {
      "level": 3,
      "title": "24.5.6 QUADSPI communication configuration register (QUADSPI_CCR)",
      "page_pdf_1based": 940
    },
    {
      "level": 3,
      "title": "24.5.7 QUADSPI address register (QUADSPI_AR)",
      "page_pdf_1based": 942
    },
    {
      "level": 3,
      "title": "24.5.8 QUADSPI alternate-byte register (QUADSPI_ABR)",
      "page_pdf_1based": 943
    },
    {
      "level": 3,
      "title": "24.5.9 QUADSPI data register (QUADSPI_DR)",
      "page_pdf_1based": 943
    },
    {
      "level": 3,
      "title": "24.5.10 QUADSPI polling status mask register (QUADSPI_PSMKR)",
      "page_pdf_1based": 944
    },
    {
      "level": 3,
      "title": "24.5.11 QUADSPI polling status match register (QUADSPI_PSMAR)",
      "page_pdf_1based": 944
    },
    {
      "level": 3,
      "title": "24.5.12 QUADSPI polling interval register (QUADSPI_PIR)",
      "page_pdf_1based": 945
    },
    {
      "level": 3,
      "title": "24.5.13 QUADSPI low-power timeout register (QUADSPI_LPTR)",
      "page_pdf_1based": 945
    },
    {
      "level": 3,
      "title": "24.5.14 QUADSPI register map",
      "page_pdf_1based": 946
    },
    {
      "level": 4,
      "title": "Table 204. QUADSPI register map and reset values",
      "page_pdf_1based": 946
    },
    {
      "level": 1,
      "title": "25 Delay block (DLYB)",
      "page_pdf_1based": 947
    },
    {
      "level": 2,
      "title": "25.1 Introduction",
      "page_pdf_1based": 947
    },
    {
      "level": 2,
      "title": "25.2 DLYB main features",
      "page_pdf_1based": 947
    },
    {
      "level": 2,
      "title": "25.3 DLYB functional description",
      "page_pdf_1based": 947
    },
    {
      "level": 3,
      "title": "25.3.1 DLYB diagram",
      "page_pdf_1based": 947
    },
    {
      "level": 4,
      "title": "Figure 140. DLYB block diagram",
      "page_pdf_1based": 947
    },
    {
      "level": 3,
      "title": "25.3.2 DLYB pins and internal signals",
      "page_pdf_1based": 948
    },
    {
      "level": 4,
      "title": "Table 205. DLYB internal input/output signals",
      "page_pdf_1based": 948
    },
    {
      "level": 3,
      "title": "25.3.3 General description",
      "page_pdf_1based": 948
    },
    {
      "level": 4,
      "title": "Table 206. Delay block control",
      "page_pdf_1based": 948
    },
    {
      "level": 3,
      "title": "25.3.4 Delay line length configuration procedure",
      "page_pdf_1based": 949
    },
    {
      "level": 3,
      "title": "25.3.5 Output clock phase configuration procedure",
      "page_pdf_1based": 949
    },
    {
      "level": 2,
      "title": "25.4 DLYB registers",
      "page_pdf_1based": 950
    },
    {
      "level": 3,
      "title": "25.4.1 DLYB control register (DLYB_CR)",
      "page_pdf_1based": 950
    },
    {
      "level": 3,
      "title": "25.4.2 DLYB configuration register (DLYB_CFGR)",
      "page_pdf_1based": 950
    },
    {
      "level": 3,
      "title": "25.4.3 DLYB register map",
      "page_pdf_1based": 951
    },
    {
      "level": 4,
      "title": "Table 207. DLYB register map and reset values",
      "page_pdf_1based": 951
    },
    {
      "level": 1,
      "title": "26 Analog-to-digital converters (ADC)",
      "page_pdf_1based": 952
    },
    {
      "level": 2,
      "title": "26.1 Introduction",
      "page_pdf_1based": 952
    },
    {
      "level": 2,
      "title": "26.2 ADC main features",
      "page_pdf_1based": 953
    },
    {
      "level": 2,
      "title": "26.3 ADC implementation",
      "page_pdf_1based": 954
    },
    {
      "level": 3,
      "title": "Table 208. ADC features",
      "page_pdf_1based": 954
    },
    {
      "level": 2,
      "title": "26.4 ADC functional description",
      "page_pdf_1based": 955
    },
    {
      "level": 3,
      "title": "26.4.1 ADC block diagram",
      "page_pdf_1based": 955
    },
    {
      "level": 4,
      "title": "Figure 141. ADC block diagram",
      "page_pdf_1based": 955
    },
    {
      "level": 3,
      "title": "26.4.2 ADC pins and internal signals",
      "page_pdf_1based": 956
    },
    {
      "level": 4,
      "title": "Table 209. ADC input/output pins",
      "page_pdf_1based": 956
    },
    {
      "level": 4,
      "title": "Table 210. ADC internal input/output signals",
      "page_pdf_1based": 956
    },
    {
      "level": 4,
      "title": "Table 211. ADC interconnection",
      "page_pdf_1based": 957
    },
    {
      "level": 3,
      "title": "26.4.3 ADC clocks",
      "page_pdf_1based": 957
    },
    {
      "level": 4,
      "title": "Figure 142. ADC Clock scheme",
      "page_pdf_1based": 958
    },
    {
      "level": 3,
      "title": "26.4.4 ADC1/2/3 connectivity",
      "page_pdf_1based": 959
    },
    {
      "level": 4,
      "title": "Figure 143. ADC1 connectivity",
      "page_pdf_1based": 959
    },
    {
      "level": 4,
      "title": "Figure 144. ADC2 connectivity",
      "page_pdf_1based": 960
    },
    {
      "level": 4,
      "title": "Figure 145. ADC3 connectivity",
      "page_pdf_1based": 961
    },
    {
      "level": 3,
      "title": "26.4.5 Slave AHB interface",
      "page_pdf_1based": 962
    },
    {
      "level": 3,
      "title": "26.4.6 ADC deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN)",
      "page_pdf_1based": 962
    },
    {
      "level": 3,
      "title": "26.4.7 Single-ended and differential input channels",
      "page_pdf_1based": 963
    },
    {
      "level": 3,
      "title": "26.4.8 Calibration (ADCAL, ADCALDIF, ADCALLIN, ADC_CALFACT)",
      "page_pdf_1based": 963
    },
    {
      "level": 4,
      "title": "Figure 146. ADC calibration",
      "page_pdf_1based": 965
    },
    {
      "level": 4,
      "title": "Figure 147. Updating the ADC offset calibration factor",
      "page_pdf_1based": 965
    },
    {
      "level": 4,
      "title": "Figure 148. Mixing single-ended and differential channels",
      "page_pdf_1based": 966
    },
    {
      "level": 3,
      "title": "26.4.9 ADC on-off control (ADEN, ADDIS, ADRDY)",
      "page_pdf_1based": 969
    },
    {
      "level": 4,
      "title": "Figure 149. Enabling / Disabling the ADC",
      "page_pdf_1based": 969
    },
    {
      "level": 3,
      "title": "26.4.10 Constraints when writing the ADC control bits",
      "page_pdf_1based": 970
    },
    {
      "level": 3,
      "title": "26.4.11 Channel selection (SQRx, JSQRx)",
      "page_pdf_1based": 970
    },
    {
      "level": 3,
      "title": "26.4.12 Channel preselection register (ADC_PCSEL)",
      "page_pdf_1based": 971
    },
    {
      "level": 3,
      "title": "26.4.13 Channel-wise programmable sampling time (SMPR1, SMPR2)",
      "page_pdf_1based": 972
    },
    {
      "level": 3,
      "title": "26.4.14 Single conversion mode (CONT=0)",
      "page_pdf_1based": 973
    },
    {
      "level": 3,
      "title": "26.4.15 Continuous conversion mode (CONT=1)",
      "page_pdf_1based": 973
    },
    {
      "level": 3,
      "title": "26.4.16 Starting conversions (ADSTART, JADSTART)",
      "page_pdf_1based": 974
    },
    {
      "level": 3,
      "title": "26.4.17 Timing",
      "page_pdf_1based": 975
    },
    {
      "level": 4,
      "title": "Figure 150. Analog to digital conversion time",
      "page_pdf_1based": 975
    },
    {
      "level": 3,
      "title": "26.4.18 Stopping an ongoing conversion (ADSTP, JADSTP)",
      "page_pdf_1based": 975
    },
    {
      "level": 4,
      "title": "Figure 151. Stopping ongoing regular conversions",
      "page_pdf_1based": 976
    },
    {
      "level": 4,
      "title": "Figure 152. Stopping ongoing regular and injected conversions",
      "page_pdf_1based": 976
    },
    {
      "level": 3,
      "title": "26.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN)",
      "page_pdf_1based": 977
    },
    {
      "level": 4,
      "title": "Table 212. Configuring the trigger polarity for regular external triggers",
      "page_pdf_1based": 977
    },
    {
      "level": 4,
      "title": "Table 213. Configuring the trigger polarity for injected external triggers",
      "page_pdf_1based": 977
    },
    {
      "level": 4,
      "title": "Figure 153. Triggers are shared between ADC master and ADC slave",
      "page_pdf_1based": 978
    },
    {
      "level": 4,
      "title": "Table 214. ADC1, ADC2 and ADC3 - External triggers for regular channels",
      "page_pdf_1based": 978
    },
    {
      "level": 4,
      "title": "Table 215. ADC1, ADC2 and ADC3 - External triggers for injected channels",
      "page_pdf_1based": 979
    },
    {
      "level": 3,
      "title": "26.4.20 Injected channel management",
      "page_pdf_1based": 980
    },
    {
      "level": 4,
      "title": "Figure 154. Injected conversion latency",
      "page_pdf_1based": 981
    },
    {
      "level": 3,
      "title": "26.4.21 Discontinuous mode (DISCEN, DISCNUM, JDISCEN)",
      "page_pdf_1based": 982
    },
    {
      "level": 3,
      "title": "26.4.22 Queue of context for injected conversions",
      "page_pdf_1based": 983
    },
    {
      "level": 4,
      "title": "Figure 155. Example of JSQR queue of context (sequence change)",
      "page_pdf_1based": 984
    },
    {
      "level": 4,
      "title": "Figure 156. Example of JSQR queue of context (trigger change)",
      "page_pdf_1based": 985
    },
    {
      "level": 4,
      "title": "Figure 157. Example of JSQR queue of context with overflow before conversion",
      "page_pdf_1based": 985
    },
    {
      "level": 4,
      "title": "Figure 158. Example of JSQR queue of context with overflow during conversion",
      "page_pdf_1based": 986
    },
    {
      "level": 4,
      "title": "Figure 159. Example of JSQR queue of context with empty queue (case JQM=0)",
      "page_pdf_1based": 986
    },
    {
      "level": 4,
      "title": "Figure 160. Example of JSQR queue of context with empty queue (case JQM=1)",
      "page_pdf_1based": 987
    },
    {
      "level": 4,
      "title": "Figure 161. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion.",
      "page_pdf_1based": 987
    },
    {
      "level": 4,
      "title": "Figure 162. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion and a new trigger occurs.",
      "page_pdf_1based": 988
    },
    {
      "level": 4,
      "title": "Figure 163. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs outside an ongoing conversion",
      "page_pdf_1based": 988
    },
    {
      "level": 4,
      "title": "Figure 164. Flushing JSQR queue of context by setting JADSTP=1 (JQM=1)",
      "page_pdf_1based": 989
    },
    {
      "level": 4,
      "title": "Figure 165. Flushing JSQR queue of context by setting ADDIS=1 (JQM=0)",
      "page_pdf_1based": 989
    },
    {
      "level": 4,
      "title": "Figure 166. Flushing JSQR queue of context by setting ADDIS=1 (JQM=1)",
      "page_pdf_1based": 990
    },
    {
      "level": 3,
      "title": "26.4.23 Programmable resolution (RES) - fast conversion mode",
      "page_pdf_1based": 991
    },
    {
      "level": 4,
      "title": "Table 216. TSAR timings depending on resolution",
      "page_pdf_1based": 991
    },
    {
      "level": 3,
      "title": "26.4.24 End of conversion, end of sampling phase (EOC, JEOC, EOSMP)",
      "page_pdf_1based": 991
    },
    {
      "level": 3,
      "title": "26.4.25 End of conversion sequence (EOS, JEOS)",
      "page_pdf_1based": 991
    },
    {
      "level": 3,
      "title": "26.4.26 Timing diagrams example (single/continuous modes, hardware/software triggers)",
      "page_pdf_1based": 992
    },
    {
      "level": 4,
      "title": "Figure 167. Single conversions of a sequence, software trigger",
      "page_pdf_1based": 992
    },
    {
      "level": 4,
      "title": "Figure 168. Continuous conversion of a sequence, software trigger",
      "page_pdf_1based": 992
    },
    {
      "level": 4,
      "title": "Figure 169. Single conversions of a sequence, hardware trigger",
      "page_pdf_1based": 993
    },
    {
      "level": 4,
      "title": "Figure 170. Continuous conversions of a sequence, hardware trigger",
      "page_pdf_1based": 993
    },
    {
      "level": 3,
      "title": "26.4.27 Data management",
      "page_pdf_1based": 993
    },
    {
      "level": 4,
      "title": "Table 217. Offset computation versus data resolution",
      "page_pdf_1based": 994
    },
    {
      "level": 4,
      "title": "Figure 171. Right alignment (offset disabled, unsigned value)",
      "page_pdf_1based": 995
    },
    {
      "level": 4,
      "title": "Figure 172. Right alignment (offset enabled, signed value)",
      "page_pdf_1based": 995
    },
    {
      "level": 4,
      "title": "Figure 173. Left alignment (offset disabled, unsigned value)",
      "page_pdf_1based": 996
    },
    {
      "level": 4,
      "title": "Figure 174. Left alignment (offset enabled, signed value)",
      "page_pdf_1based": 996
    },
    {
      "level": 4,
      "title": "Table 218. 16-bit data formats",
      "page_pdf_1based": 997
    },
    {
      "level": 4,
      "title": "Table 219. Numerical examples for 16-bit format (bold indicates saturation)",
      "page_pdf_1based": 997
    },
    {
      "level": 4,
      "title": "Figure 175. Example of overrun (OVRMOD = 0)",
      "page_pdf_1based": 999
    },
    {
      "level": 4,
      "title": "Figure 176. Example of overrun (OVRMOD = 1)",
      "page_pdf_1based": 999
    },
    {
      "level": 3,
      "title": "26.4.28 Managing conversions using the DFSDM",
      "page_pdf_1based": 1001
    },
    {
      "level": 3,
      "title": "26.4.29 Dynamic low-power features",
      "page_pdf_1based": 1001
    },
    {
      "level": 4,
      "title": "Figure 177. AUTDLY=1, regular conversion in continuous mode, software trigger",
      "page_pdf_1based": 1003
    },
    {
      "level": 4,
      "title": "Figure 178. AUTDLY=1, regular HW conversions interrupted by injected conversions (DISCEN=0; JDISCEN=0)",
      "page_pdf_1based": 1003
    },
    {
      "level": 4,
      "title": "Figure 179. AUTDLY=1, regular HW conversions interrupted by injected conversions (DISCEN=1, JDISCEN=1)",
      "page_pdf_1based": 1004
    },
    {
      "level": 4,
      "title": "Figure 180. AUTDLY=1, regular continuous conversions interrupted by injected conversions",
      "page_pdf_1based": 1005
    },
    {
      "level": 4,
      "title": "Figure 181. AUTDLY=1 in auto- injected mode (JAUTO=1)",
      "page_pdf_1based": 1005
    },
    {
      "level": 3,
      "title": "26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)",
      "page_pdf_1based": 1006
    },
    {
      "level": 4,
      "title": "Figure 182. Analog watchdog guarded area",
      "page_pdf_1based": 1006
    },
    {
      "level": 4,
      "title": "Table 220. Analog watchdog channel selection",
      "page_pdf_1based": 1006
    },
    {
      "level": 4,
      "title": "Table 221. Analog watchdog 1,2,3 comparison",
      "page_pdf_1based": 1007
    },
    {
      "level": 4,
      "title": "Figure 183. ADCy_AWDx_OUT signal generation (on all regular channels)",
      "page_pdf_1based": 1008
    },
    {
      "level": 4,
      "title": "Figure 184. ADCy_AWDx_OUT signal generation (AWDx flag not cleared by SW)",
      "page_pdf_1based": 1008
    },
    {
      "level": 4,
      "title": "Figure 185. ADCy_AWDx_OUT signal generation (on a single regular channel)",
      "page_pdf_1based": 1009
    },
    {
      "level": 4,
      "title": "Figure 186. ADCy_AWDx_OUT signal generation (on all injected channels)",
      "page_pdf_1based": 1009
    },
    {
      "level": 3,
      "title": "26.4.31 Oversampler",
      "page_pdf_1based": 1009
    },
    {
      "level": 4,
      "title": "Figure 187. 16-bit result oversampling with 10-bits right shift and rouding",
      "page_pdf_1based": 1010
    },
    {
      "level": 4,
      "title": "Figure 188. Triggered regular oversampling mode (TROVS bit = 1)",
      "page_pdf_1based": 1011
    },
    {
      "level": 4,
      "title": "Figure 189. Regular oversampling modes (4x ratio)",
      "page_pdf_1based": 1012
    },
    {
      "level": 4,
      "title": "Figure 190. Regular and injected oversampling modes used simultaneously",
      "page_pdf_1based": 1013
    },
    {
      "level": 4,
      "title": "Figure 191. Triggered regular oversampling with injection",
      "page_pdf_1based": 1013
    },
    {
      "level": 4,
      "title": "Figure 192. Oversampling in auto-injected mode",
      "page_pdf_1based": 1014
    },
    {
      "level": 4,
      "title": "Table 222. Oversampler operating modes summary",
      "page_pdf_1based": 1014
    },
    {
      "level": 3,
      "title": "26.4.32 Dual ADC modes",
      "page_pdf_1based": 1015
    },
    {
      "level": 4,
      "title": "Figure 193. Dual ADC block diagram(1)",
      "page_pdf_1based": 1016
    },
    {
      "level": 4,
      "title": "Figure 194. Injected simultaneous mode on 4 channels: dual ADC mode",
      "page_pdf_1based": 1017
    },
    {
      "level": 4,
      "title": "Figure 195. Regular simultaneous mode on 16 channels: dual ADC mode",
      "page_pdf_1based": 1019
    },
    {
      "level": 4,
      "title": "Figure 196. Interleaved mode on 1 channel in continuous conversion mode: dual ADC mode",
      "page_pdf_1based": 1020
    },
    {
      "level": 4,
      "title": "Figure 197. Interleaved mode on 1 channel in single conversion mode: dual ADC mode",
      "page_pdf_1based": 1021
    },
    {
      "level": 4,
      "title": "Figure 198. Interleaved conversion with injection",
      "page_pdf_1based": 1021
    },
    {
      "level": 4,
      "title": "Figure 199. Alternate trigger: injected group of each ADC",
      "page_pdf_1based": 1022
    },
    {
      "level": 4,
      "title": "Figure 200. Alternate trigger: 4 injected channels (each ADC) in discontinuous mode",
      "page_pdf_1based": 1023
    },
    {
      "level": 4,
      "title": "Figure 201. Alternate + regular simultaneous",
      "page_pdf_1based": 1024
    },
    {
      "level": 4,
      "title": "Figure 202. Case of trigger occurring during injected conversion",
      "page_pdf_1based": 1024
    },
    {
      "level": 4,
      "title": "Figure 203. Interleaved single channel CH0 with injected sequence CH11, CH12",
      "page_pdf_1based": 1025
    },
    {
      "level": 4,
      "title": "Figure 204. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12 - case 1: Master interrupted first",
      "page_pdf_1based": 1025
    },
    {
      "level": 4,
      "title": "Figure 205. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12 - case 2: Slave interrupted first",
      "page_pdf_1based": 1025
    },
    {
      "level": 4,
      "title": "Figure 206. DMA Requests in regular simultaneous mode when DAMDF=0b00",
      "page_pdf_1based": 1026
    },
    {
      "level": 4,
      "title": "Figure 207. DMA requests in regular simultaneous mode when DAMDF=0b10",
      "page_pdf_1based": 1027
    },
    {
      "level": 4,
      "title": "Figure 208. DMA requests in interleaved mode when DAMDF=0b10",
      "page_pdf_1based": 1027
    },
    {
      "level": 3,
      "title": "26.4.33 Temperature sensor",
      "page_pdf_1based": 1029
    },
    {
      "level": 4,
      "title": "Figure 209. Temperature sensor channel block diagram",
      "page_pdf_1based": 1029
    },
    {
      "level": 3,
      "title": "26.4.34 VBAT supply monitoring",
      "page_pdf_1based": 1030
    },
    {
      "level": 4,
      "title": "Figure 210. VBAT channel block diagram",
      "page_pdf_1based": 1031
    },
    {
      "level": 3,
      "title": "26.4.35 Monitoring the internal voltage reference",
      "page_pdf_1based": 1031
    },
    {
      "level": 4,
      "title": "Figure 211. VREFINT channel block diagram",
      "page_pdf_1based": 1031
    },
    {
      "level": 2,
      "title": "26.5 ADC interrupts",
      "page_pdf_1based": 1033
    },
    {
      "level": 3,
      "title": "Table 223. ADC interrupts per each ADC",
      "page_pdf_1based": 1033
    },
    {
      "level": 2,
      "title": "26.6 ADC registers (for each ADC)",
      "page_pdf_1based": 1034
    },
    {
      "level": 3,
      "title": "26.6.1 ADC interrupt and status register (ADC_ISR)",
      "page_pdf_1based": 1034
    },
    {
      "level": 3,
      "title": "26.6.2 ADC interrupt enable register (ADC_IER)",
      "page_pdf_1based": 1037
    },
    {
      "level": 3,
      "title": "26.6.3 ADC control register (ADC_CR)",
      "page_pdf_1based": 1039
    },
    {
      "level": 3,
      "title": "26.6.4 ADC configuration register (ADC_CFGR)",
      "page_pdf_1based": 1044
    },
    {
      "level": 3,
      "title": "26.6.5 ADC configuration register 2 (ADC_CFGR2)",
      "page_pdf_1based": 1048
    },
    {
      "level": 3,
      "title": "26.6.6 ADC sample time register 1 (ADC_SMPR1)",
      "page_pdf_1based": 1050
    },
    {
      "level": 3,
      "title": "26.6.7 ADC sample time register 2 (ADC_SMPR2)",
      "page_pdf_1based": 1051
    },
    {
      "level": 3,
      "title": "26.6.8 ADC channel preselection register (ADC_PCSEL)",
      "page_pdf_1based": 1052
    },
    {
      "level": 3,
      "title": "26.6.9 ADC watchdog threshold register 1 (ADC_LTR1)",
      "page_pdf_1based": 1052
    },
    {
      "level": 3,
      "title": "26.6.10 ADC watchdog threshold register 1 (ADC_HTR1)",
      "page_pdf_1based": 1053
    },
    {
      "level": 3,
      "title": "26.6.11 ADC regular sequence register 1 (ADC_SQR1)",
      "page_pdf_1based": 1054
    },
    {
      "level": 3,
      "title": "26.6.12 ADC regular sequence register 2 (ADC_SQR2)",
      "page_pdf_1based": 1055
    },
    {
      "level": 3,
      "title": "26.6.13 ADC regular sequence register 3 (ADC_SQR3)",
      "page_pdf_1based": 1056
    },
    {
      "level": 3,
      "title": "26.6.14 ADC regular sequence register 4 (ADC_SQR4)",
      "page_pdf_1based": 1057
    },
    {
      "level": 3,
      "title": "26.6.15 ADC regular Data Register (ADC_DR)",
      "page_pdf_1based": 1058
    },
    {
      "level": 3,
      "title": "26.6.16 ADC injected sequence register (ADC_JSQR)",
      "page_pdf_1based": 1059
    },
    {
      "level": 3,
      "title": "26.6.17 ADC injected channel y offset register (ADC_OFRy)",
      "page_pdf_1based": 1061
    },
    {
      "level": 3,
      "title": "26.6.18 ADC injected channel y data register (ADC_JDRy)",
      "page_pdf_1based": 1062
    },
    {
      "level": 3,
      "title": "26.6.19 ADC analog watchdog 2 configuration register (ADC_AWD2CR)",
      "page_pdf_1based": 1062
    },
    {
      "level": 3,
      "title": "26.6.20 ADC analog watchdog 3 configuration register (ADC_AWD3CR)",
      "page_pdf_1based": 1063
    },
    {
      "level": 3,
      "title": "26.6.21 ADC watchdog lower threshold register 2 (ADC_LTR2)",
      "page_pdf_1based": 1063
    },
    {
      "level": 3,
      "title": "26.6.22 ADC watchdog higher threshold register 2 (ADC_HTR2)",
      "page_pdf_1based": 1064
    },
    {
      "level": 3,
      "title": "26.6.23 ADC watchdog lower threshold register 3 (ADC_LTR3)",
      "page_pdf_1based": 1064
    },
    {
      "level": 3,
      "title": "26.6.24 ADC watchdog higher threshold register 3 (ADC_HTR3)",
      "page_pdf_1based": 1065
    },
    {
      "level": 3,
      "title": "26.6.25 ADC differential mode selection register (ADC_DIFSEL)",
      "page_pdf_1based": 1065
    },
    {
      "level": 3,
      "title": "26.6.26 ADC calibration factors register (ADC_CALFACT)",
      "page_pdf_1based": 1066
    },
    {
      "level": 3,
      "title": "26.6.27 ADC calibration factor register 2 (ADC_CALFACT2)",
      "page_pdf_1based": 1066
    },
    {
      "level": 2,
      "title": "26.7 ADC common registers",
      "page_pdf_1based": 1067
    },
    {
      "level": 3,
      "title": "26.7.1 ADC x common status register (ADCx_CSR) (x=1/2 or 3)",
      "page_pdf_1based": 1067
    },
    {
      "level": 3,
      "title": "26.7.2 ADC x common control register (ADCx_CCR) (x=1/2 or 3)",
      "page_pdf_1based": 1069
    },
    {
      "level": 4,
      "title": "Table 224. DELAY bits versus ADC resolution",
      "page_pdf_1based": 1071
    },
    {
      "level": 3,
      "title": "26.7.3 ADC x common regular data register for dual mode (ADCx_CDR) (x=1/2 or 3)",
      "page_pdf_1based": 1072
    },
    {
      "level": 3,
      "title": "26.7.4 ADC x common regular data register for 32-bit dual mode (ADCx_CDR2) (x=1/2 or 3)",
      "page_pdf_1based": 1072
    },
    {
      "level": 2,
      "title": "26.8 ADC register map",
      "page_pdf_1based": 1073
    },
    {
      "level": 3,
      "title": "Table 225. ADC global register map",
      "page_pdf_1based": 1073
    },
    {
      "level": 3,
      "title": "Table 226. ADC register map and reset values for each ADC (offset=0x000 for master ADC, 0x100 for slave ADC)",
      "page_pdf_1based": 1073
    },
    {
      "level": 3,
      "title": "Table 227. ADC register map and reset values (master and slave ADC common registers) offset =0x300)",
      "page_pdf_1based": 1076
    },
    {
      "level": 1,
      "title": "27 Digital-to-analog converter (DAC)",
      "page_pdf_1based": 1077
    },
    {
      "level": 2,
      "title": "27.1 Introduction",
      "page_pdf_1based": 1077
    },
    {
      "level": 2,
      "title": "27.2 DAC main features",
      "page_pdf_1based": 1077
    },
    {
      "level": 2,
      "title": "27.3 DAC implementation",
      "page_pdf_1based": 1078
    },
    {
      "level": 3,
      "title": "Table 228. DAC features",
      "page_pdf_1based": 1078
    },
    {
      "level": 2,
      "title": "27.4 DAC functional description",
      "page_pdf_1based": 1079
    },
    {
      "level": 3,
      "title": "27.4.1 DAC block diagram",
      "page_pdf_1based": 1079
    },
    {
      "level": 4,
      "title": "Figure 212. Dual-channel DAC block diagram",
      "page_pdf_1based": 1079
    },
    {
      "level": 3,
      "title": "27.4.2 DAC pins and internal signals",
      "page_pdf_1based": 1080
    },
    {
      "level": 4,
      "title": "Table 229. DAC input/output pins",
      "page_pdf_1based": 1080
    },
    {
      "level": 4,
      "title": "Table 230. DAC internal input/output signals",
      "page_pdf_1based": 1080
    },
    {
      "level": 4,
      "title": "Table 231. DAC interconnection",
      "page_pdf_1based": 1081
    },
    {
      "level": 3,
      "title": "27.4.3 DAC channel enable",
      "page_pdf_1based": 1081
    },
    {
      "level": 3,
      "title": "27.4.4 DAC data format",
      "page_pdf_1based": 1081
    },
    {
      "level": 4,
      "title": "Figure 213. Data registers in single DAC channel mode",
      "page_pdf_1based": 1082
    },
    {
      "level": 4,
      "title": "Figure 214. Data registers in dual DAC channel mode",
      "page_pdf_1based": 1082
    },
    {
      "level": 3,
      "title": "27.4.5 DAC conversion",
      "page_pdf_1based": 1083
    },
    {
      "level": 4,
      "title": "Figure 215. Timing diagram for conversion with trigger disabled TEN = 0",
      "page_pdf_1based": 1083
    },
    {
      "level": 3,
      "title": "27.4.6 DAC output voltage",
      "page_pdf_1based": 1083
    },
    {
      "level": 3,
      "title": "27.4.7 DAC trigger selection",
      "page_pdf_1based": 1083
    },
    {
      "level": 3,
      "title": "27.4.8 DMA requests",
      "page_pdf_1based": 1084
    },
    {
      "level": 3,
      "title": "27.4.9 Noise generation",
      "page_pdf_1based": 1084
    },
    {
      "level": 4,
      "title": "Figure 216. DAC LFSR register calculation algorithm",
      "page_pdf_1based": 1085
    },
    {
      "level": 4,
      "title": "Figure 217. DAC conversion (SW trigger enabled) with LFSR wave generation",
      "page_pdf_1based": 1085
    },
    {
      "level": 3,
      "title": "27.4.10 Triangle-wave generation",
      "page_pdf_1based": 1086
    },
    {
      "level": 4,
      "title": "Figure 218. DAC triangle wave generation",
      "page_pdf_1based": 1086
    },
    {
      "level": 4,
      "title": "Figure 219. DAC conversion (SW trigger enabled) with triangle wave generation",
      "page_pdf_1based": 1086
    },
    {
      "level": 3,
      "title": "27.4.11 DAC channel modes",
      "page_pdf_1based": 1087
    },
    {
      "level": 4,
      "title": "Table 232. Sample and refresh timings",
      "page_pdf_1based": 1088
    },
    {
      "level": 4,
      "title": "Figure 220. DAC Sample and hold mode phase diagram",
      "page_pdf_1based": 1089
    },
    {
      "level": 4,
      "title": "Table 233. Channel output modes summary",
      "page_pdf_1based": 1089
    },
    {
      "level": 3,
      "title": "27.4.12 DAC channel buffer calibration",
      "page_pdf_1based": 1090
    },
    {
      "level": 3,
      "title": "27.4.13 Dual DAC channel conversion modes (if dual channels are available)",
      "page_pdf_1based": 1091
    },
    {
      "level": 2,
      "title": "27.5 DAC in low-power modes",
      "page_pdf_1based": 1095
    },
    {
      "level": 3,
      "title": "Table 234. Effect of low-power modes on DAC",
      "page_pdf_1based": 1095
    },
    {
      "level": 2,
      "title": "27.6 DAC interrupts",
      "page_pdf_1based": 1096
    },
    {
      "level": 3,
      "title": "Table 235. DAC interrupts",
      "page_pdf_1based": 1096
    },
    {
      "level": 2,
      "title": "27.7 DAC registers",
      "page_pdf_1based": 1097
    },
    {
      "level": 3,
      "title": "27.7.1 DAC control register (DAC_CR)",
      "page_pdf_1based": 1097
    },
    {
      "level": 3,
      "title": "27.7.2 DAC software trigger register (DAC_SWTRGR)",
      "page_pdf_1based": 1100
    },
    {
      "level": 3,
      "title": "27.7.3 DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)",
      "page_pdf_1based": 1101
    },
    {
      "level": 3,
      "title": "27.7.4 DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)",
      "page_pdf_1based": 1101
    },
    {
      "level": 3,
      "title": "27.7.5 DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)",
      "page_pdf_1based": 1102
    },
    {
      "level": 3,
      "title": "27.7.6 DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)",
      "page_pdf_1based": 1102
    },
    {
      "level": 3,
      "title": "27.7.7 DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)",
      "page_pdf_1based": 1103
    },
    {
      "level": 3,
      "title": "27.7.8 DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)",
      "page_pdf_1based": 1103
    },
    {
      "level": 3,
      "title": "27.7.9 Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)",
      "page_pdf_1based": 1104
    },
    {
      "level": 3,
      "title": "27.7.10 Dual DAC 12-bit left aligned data holding register (DAC_DHR12LD)",
      "page_pdf_1based": 1104
    },
    {
      "level": 3,
      "title": "27.7.11 Dual DAC 8-bit right aligned data holding register (DAC_DHR8RD)",
      "page_pdf_1based": 1105
    },
    {
      "level": 3,
      "title": "27.7.12 DAC channel1 data output register (DAC_DOR1)",
      "page_pdf_1based": 1105
    },
    {
      "level": 3,
      "title": "27.7.13 DAC channel2 data output register (DAC_DOR2)",
      "page_pdf_1based": 1106
    },
    {
      "level": 3,
      "title": "27.7.14 DAC status register (DAC_SR)",
      "page_pdf_1based": 1106
    },
    {
      "level": 3,
      "title": "27.7.15 DAC calibration control register (DAC_CCR)",
      "page_pdf_1based": 1108
    },
    {
      "level": 3,
      "title": "27.7.16 DAC mode control register (DAC_MCR)",
      "page_pdf_1based": 1108
    },
    {
      "level": 3,
      "title": "27.7.17 DAC channel1 sample and hold sample time register (DAC_SHSR1)",
      "page_pdf_1based": 1110
    },
    {
      "level": 3,
      "title": "27.7.18 DAC channel2 sample and hold sample time register (DAC_SHSR2)",
      "page_pdf_1based": 1110
    },
    {
      "level": 3,
      "title": "27.7.19 DAC sample and hold time register (DAC_SHHR)",
      "page_pdf_1based": 1111
    },
    {
      "level": 3,
      "title": "27.7.20 DAC sample and hold refresh time register (DAC_SHRR)",
      "page_pdf_1based": 1111
    },
    {
      "level": 3,
      "title": "27.7.21 DAC register map",
      "page_pdf_1based": 1112
    },
    {
      "level": 4,
      "title": "Table 236. DAC register map and reset values",
      "page_pdf_1based": 1112
    },
    {
      "level": 1,
      "title": "28 Voltage reference buffer (VREFBUF)",
      "page_pdf_1based": 1114
    },
    {
      "level": 2,
      "title": "28.1 Introduction",
      "page_pdf_1based": 1114
    },
    {
      "level": 2,
      "title": "28.2 VREFBUF functional description",
      "page_pdf_1based": 1114
    },
    {
      "level": 3,
      "title": "Table 237. VREF buffer modes",
      "page_pdf_1based": 1114
    },
    {
      "level": 2,
      "title": "28.3 VREFBUF registers",
      "page_pdf_1based": 1115
    },
    {
      "level": 3,
      "title": "28.3.1 VREFBUF control and status register (VREFBUF_CSR)",
      "page_pdf_1based": 1115
    },
    {
      "level": 3,
      "title": "28.3.2 VREFBUF calibration control register (VREFBUF_CCR)",
      "page_pdf_1based": 1116
    },
    {
      "level": 3,
      "title": "28.3.3 VREFBUF register map",
      "page_pdf_1based": 1116
    },
    {
      "level": 4,
      "title": "Table 238. VREFBUF register map and reset values",
      "page_pdf_1based": 1116
    },
    {
      "level": 1,
      "title": "29 Comparator (COMP)",
      "page_pdf_1based": 1117
    },
    {
      "level": 2,
      "title": "29.1 Introduction",
      "page_pdf_1based": 1117
    },
    {
      "level": 2,
      "title": "29.2 COMP main features",
      "page_pdf_1based": 1117
    },
    {
      "level": 2,
      "title": "29.3 COMP functional description",
      "page_pdf_1based": 1118
    },
    {
      "level": 3,
      "title": "29.3.1 COMP block diagram",
      "page_pdf_1based": 1118
    },
    {
      "level": 4,
      "title": "Figure 221. Comparator functional block diagram",
      "page_pdf_1based": 1118
    },
    {
      "level": 3,
      "title": "29.3.2 COMP pins and internal signals",
      "page_pdf_1based": 1118
    },
    {
      "level": 4,
      "title": "Table 239. COMP input/output internal signals",
      "page_pdf_1based": 1119
    },
    {
      "level": 4,
      "title": "Table 240. COMP input/output pins",
      "page_pdf_1based": 1119
    },
    {
      "level": 3,
      "title": "29.3.3 COMP reset and clocks",
      "page_pdf_1based": 1120
    },
    {
      "level": 3,
      "title": "29.3.4 Comparator LOCK mechanism",
      "page_pdf_1based": 1120
    },
    {
      "level": 3,
      "title": "29.3.5 Window comparator",
      "page_pdf_1based": 1120
    },
    {
      "level": 3,
      "title": "29.3.6 Hysteresis",
      "page_pdf_1based": 1120
    },
    {
      "level": 4,
      "title": "Figure 222. Comparator hysteresis",
      "page_pdf_1based": 1121
    },
    {
      "level": 3,
      "title": "29.3.7 Comparator output blanking function",
      "page_pdf_1based": 1121
    },
    {
      "level": 4,
      "title": "Figure 223. Comparator output blanking",
      "page_pdf_1based": 1121
    },
    {
      "level": 3,
      "title": "29.3.8 Comparator output on GPIOs",
      "page_pdf_1based": 1122
    },
    {
      "level": 4,
      "title": "Table 241. COMP1_OUT assignment to GPIOs",
      "page_pdf_1based": 1122
    },
    {
      "level": 4,
      "title": "Table 242. COMP2_OUT assignment to GPIOs",
      "page_pdf_1based": 1122
    },
    {
      "level": 3,
      "title": "29.3.9 Comparator output redirection",
      "page_pdf_1based": 1123
    },
    {
      "level": 4,
      "title": "Figure 224. Output redirection",
      "page_pdf_1based": 1123
    },
    {
      "level": 3,
      "title": "29.3.10 COMP power and speed modes",
      "page_pdf_1based": 1123
    },
    {
      "level": 2,
      "title": "29.4 COMP low-power modes",
      "page_pdf_1based": 1124
    },
    {
      "level": 3,
      "title": "Table 243. Comparator behavior in the low-power modes",
      "page_pdf_1based": 1124
    },
    {
      "level": 2,
      "title": "29.5 COMP interrupts",
      "page_pdf_1based": 1124
    },
    {
      "level": 3,
      "title": "29.5.1 Interrupt through EXTI block",
      "page_pdf_1based": 1124
    },
    {
      "level": 4,
      "title": "Table 244. Interrupt control bits",
      "page_pdf_1based": 1124
    },
    {
      "level": 3,
      "title": "29.5.2 Interrupt through NVIC of the CPU",
      "page_pdf_1based": 1125
    },
    {
      "level": 4,
      "title": "Table 245. Interrupt control bits",
      "page_pdf_1based": 1125
    },
    {
      "level": 2,
      "title": "29.6 SCALER function",
      "page_pdf_1based": 1125
    },
    {
      "level": 3,
      "title": "Figure 225. Scaler block diagram",
      "page_pdf_1based": 1125
    },
    {
      "level": 2,
      "title": "29.7 COMP registers",
      "page_pdf_1based": 1126
    },
    {
      "level": 3,
      "title": "29.7.1 Comparator status register (COMP_SR)",
      "page_pdf_1based": 1126
    },
    {
      "level": 3,
      "title": "29.7.2 Comparator interrupt clear flag register (COMP_ICFR)",
      "page_pdf_1based": 1126
    },
    {
      "level": 3,
      "title": "29.7.3 Comparator option register (COMP_OR)",
      "page_pdf_1based": 1127
    },
    {
      "level": 3,
      "title": "29.7.4 Comparator configuration register 1 (COMP_CFGR1)",
      "page_pdf_1based": 1127
    },
    {
      "level": 3,
      "title": "29.7.5 Comparator configuration register 2 (COMP_CFGR2)",
      "page_pdf_1based": 1129
    },
    {
      "level": 3,
      "title": "29.7.6 COMP register map",
      "page_pdf_1based": 1132
    },
    {
      "level": 4,
      "title": "Table 246. COMP register map and reset values",
      "page_pdf_1based": 1132
    },
    {
      "level": 1,
      "title": "30 Operational amplifiers (OPAMP)",
      "page_pdf_1based": 1133
    },
    {
      "level": 2,
      "title": "30.1 Introduction",
      "page_pdf_1based": 1133
    },
    {
      "level": 2,
      "title": "30.2 OPAMP main features",
      "page_pdf_1based": 1133
    },
    {
      "level": 2,
      "title": "30.3 OPAMP functional description",
      "page_pdf_1based": 1133
    },
    {
      "level": 3,
      "title": "30.3.1 OPAMP reset and clocks",
      "page_pdf_1based": 1133
    },
    {
      "level": 3,
      "title": "30.3.2 Initial configuration",
      "page_pdf_1based": 1134
    },
    {
      "level": 3,
      "title": "30.3.3 Signal routing",
      "page_pdf_1based": 1134
    },
    {
      "level": 4,
      "title": "Table 247. Operational amplifier possible connections",
      "page_pdf_1based": 1134
    },
    {
      "level": 3,
      "title": "30.3.4 OPAMP modes",
      "page_pdf_1based": 1135
    },
    {
      "level": 4,
      "title": "Figure 226. Standalone mode: external gain setting mode",
      "page_pdf_1based": 1135
    },
    {
      "level": 4,
      "title": "Figure 227. Follower configuration",
      "page_pdf_1based": 1136
    },
    {
      "level": 4,
      "title": "Figure 228. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input not used",
      "page_pdf_1based": 1137
    },
    {
      "level": 4,
      "title": "Figure 229. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input used for filtering",
      "page_pdf_1based": 1138
    },
    {
      "level": 4,
      "title": "Figure 230. PGA mode, non-inverting gain setting (x2/x4/x8/x16) or inverting gain setting (x-1/x-3/x-7/x-15)",
      "page_pdf_1based": 1139
    },
    {
      "level": 4,
      "title": "Figure 231. Example configuration",
      "page_pdf_1based": 1139
    },
    {
      "level": 4,
      "title": "Figure 232. PGA mode, non-inverting gain setting (x2/x4/x8/x16) or inverting gain setting (x-1/x-3/x-7/x-15) with filtering",
      "page_pdf_1based": 1140
    },
    {
      "level": 4,
      "title": "Figure 233. Example configuration",
      "page_pdf_1based": 1140
    },
    {
      "level": 3,
      "title": "30.3.5 Calibration",
      "page_pdf_1based": 1141
    },
    {
      "level": 4,
      "title": "Table 248. Operating modes and calibration",
      "page_pdf_1based": 1141
    },
    {
      "level": 2,
      "title": "30.4 OPAMP low-power modes",
      "page_pdf_1based": 1143
    },
    {
      "level": 3,
      "title": "Table 249. Effect of low-power modes on the OPAMP",
      "page_pdf_1based": 1143
    },
    {
      "level": 2,
      "title": "30.5 OPAMP PGA gain",
      "page_pdf_1based": 1143
    },
    {
      "level": 2,
      "title": "30.6 OPAMP registers",
      "page_pdf_1based": 1143
    },
    {
      "level": 3,
      "title": "30.6.1 OPAMP1 control/status register (OPAMP1_CSR)",
      "page_pdf_1based": 1143
    },
    {
      "level": 3,
      "title": "30.6.2 OPAMP1 trimming register in normal mode (OPAMP1_OTR)",
      "page_pdf_1based": 1145
    },
    {
      "level": 3,
      "title": "30.6.3 OPAMP1 trimming register in high-speed mode (OPAMP1_HSOTR)",
      "page_pdf_1based": 1146
    },
    {
      "level": 3,
      "title": "30.6.4 OPAMP option register (OPAMP_OR)",
      "page_pdf_1based": 1146
    },
    {
      "level": 3,
      "title": "30.6.5 OPAMP2 control/status register (OPAMP2_CSR)",
      "page_pdf_1based": 1146
    },
    {
      "level": 3,
      "title": "30.6.6 OPAMP2 trimming register in normal mode (OPAMP2_OTR)",
      "page_pdf_1based": 1148
    },
    {
      "level": 3,
      "title": "30.6.7 OPAMP2 trimming register in high-speed mode (OPAMP2_HSOTR)",
      "page_pdf_1based": 1149
    },
    {
      "level": 3,
      "title": "30.6.8 OPAMP register map",
      "page_pdf_1based": 1150
    },
    {
      "level": 4,
      "title": "Table 250. OPAMP register map and reset values",
      "page_pdf_1based": 1150
    },
    {
      "level": 1,
      "title": "31 Digital filter for sigma delta modulators (DFSDM)",
      "page_pdf_1based": 1151
    },
    {
      "level": 2,
      "title": "31.1 Introduction",
      "page_pdf_1based": 1151
    },
    {
      "level": 2,
      "title": "31.2 DFSDM main features",
      "page_pdf_1based": 1152
    },
    {
      "level": 2,
      "title": "31.3 DFSDM implementation",
      "page_pdf_1based": 1153
    },
    {
      "level": 3,
      "title": "Table 251. DFSDM1 implementation",
      "page_pdf_1based": 1153
    },
    {
      "level": 2,
      "title": "31.4 DFSDM functional description",
      "page_pdf_1based": 1154
    },
    {
      "level": 3,
      "title": "31.4.1 DFSDM block diagram",
      "page_pdf_1based": 1154
    },
    {
      "level": 4,
      "title": "Figure 234. Single DFSDM block diagram",
      "page_pdf_1based": 1154
    },
    {
      "level": 3,
      "title": "31.4.2 DFSDM pins and internal signals",
      "page_pdf_1based": 1155
    },
    {
      "level": 4,
      "title": "Table 252. DFSDM external pins",
      "page_pdf_1based": 1155
    },
    {
      "level": 4,
      "title": "Table 253. DFSDM internal signals",
      "page_pdf_1based": 1155
    },
    {
      "level": 4,
      "title": "Table 254. DFSDM triggers connection",
      "page_pdf_1based": 1155
    },
    {
      "level": 4,
      "title": "Table 255. DFSDM break connection",
      "page_pdf_1based": 1156
    },
    {
      "level": 3,
      "title": "31.4.3 DFSDM reset and clocks",
      "page_pdf_1based": 1156
    },
    {
      "level": 3,
      "title": "31.4.4 Serial channel transceivers",
      "page_pdf_1based": 1157
    },
    {
      "level": 4,
      "title": "Figure 235. Input channel pins redirection",
      "page_pdf_1based": 1158
    },
    {
      "level": 4,
      "title": "Figure 236. Channel transceiver timing diagrams",
      "page_pdf_1based": 1161
    },
    {
      "level": 4,
      "title": "Figure 237. Clock absence timing diagram for SPI",
      "page_pdf_1based": 1162
    },
    {
      "level": 4,
      "title": "Figure 238. Clock absence timing diagram for Manchester coding",
      "page_pdf_1based": 1163
    },
    {
      "level": 4,
      "title": "Figure 239. First conversion for Manchester coding (Manchester synchronization)",
      "page_pdf_1based": 1165
    },
    {
      "level": 3,
      "title": "31.4.5 Configuring the input serial interface",
      "page_pdf_1based": 1167
    },
    {
      "level": 3,
      "title": "31.4.6 Parallel data inputs",
      "page_pdf_1based": 1167
    },
    {
      "level": 4,
      "title": "Figure 240. DFSDM_CHyDATINR registers operation modes and assignment",
      "page_pdf_1based": 1169
    },
    {
      "level": 3,
      "title": "31.4.7 Channel selection",
      "page_pdf_1based": 1169
    },
    {
      "level": 3,
      "title": "31.4.8 Digital filter configuration",
      "page_pdf_1based": 1170
    },
    {
      "level": 4,
      "title": "Figure 241. Example: Sinc3 filter response",
      "page_pdf_1based": 1171
    },
    {
      "level": 4,
      "title": "Table 256. Filter maximum output resolution (peak data values from filter output) for some FOSR values",
      "page_pdf_1based": 1171
    },
    {
      "level": 3,
      "title": "31.4.9 Integrator unit",
      "page_pdf_1based": 1171
    },
    {
      "level": 4,
      "title": "Table 257. Integrator maximum output resolution (peak data values from integrator output) for some IOSR values and FOSR = 256 and Sinc3 filter type (largest data)",
      "page_pdf_1based": 1172
    },
    {
      "level": 3,
      "title": "31.4.10 Analog watchdog",
      "page_pdf_1based": 1172
    },
    {
      "level": 3,
      "title": "31.4.11 Short-circuit detector",
      "page_pdf_1based": 1174
    },
    {
      "level": 3,
      "title": "31.4.12 Extreme detector",
      "page_pdf_1based": 1175
    },
    {
      "level": 3,
      "title": "31.4.13 Data unit block",
      "page_pdf_1based": 1175
    },
    {
      "level": 3,
      "title": "31.4.14 Signed data format",
      "page_pdf_1based": 1176
    },
    {
      "level": 3,
      "title": "31.4.15 Launching conversions",
      "page_pdf_1based": 1177
    },
    {
      "level": 3,
      "title": "31.4.16 Continuous and fast continuous modes",
      "page_pdf_1based": 1177
    },
    {
      "level": 3,
      "title": "31.4.17 Request precedence",
      "page_pdf_1based": 1178
    },
    {
      "level": 3,
      "title": "31.4.18 Power optimization in run mode",
      "page_pdf_1based": 1179
    },
    {
      "level": 2,
      "title": "31.5 DFSDM interrupts",
      "page_pdf_1based": 1179
    },
    {
      "level": 3,
      "title": "Table 258. DFSDM interrupt requests",
      "page_pdf_1based": 1180
    },
    {
      "level": 2,
      "title": "31.6 DFSDM DMA transfer",
      "page_pdf_1based": 1181
    },
    {
      "level": 2,
      "title": "31.7 DFSDM channel y registers (y=0..7)",
      "page_pdf_1based": 1181
    },
    {
      "level": 3,
      "title": "31.7.1 DFSDM channel y configuration register (DFSDM_CHyCFGR1)",
      "page_pdf_1based": 1181
    },
    {
      "level": 3,
      "title": "31.7.2 DFSDM channel y configuration register (DFSDM_CHyCFGR2)",
      "page_pdf_1based": 1183
    },
    {
      "level": 3,
      "title": "31.7.3 DFSDM channel y analog watchdog and short-circuit detector register (DFSDM_CHyAWSCDR)",
      "page_pdf_1based": 1184
    },
    {
      "level": 3,
      "title": "31.7.4 DFSDM channel y watchdog filter data register (DFSDM_CHyWDATR)",
      "page_pdf_1based": 1185
    },
    {
      "level": 3,
      "title": "31.7.5 DFSDM channel y data input register (DFSDM_CHyDATINR)",
      "page_pdf_1based": 1185
    },
    {
      "level": 2,
      "title": "31.8 DFSDM filter x module registers (x=0..3)",
      "page_pdf_1based": 1186
    },
    {
      "level": 3,
      "title": "31.8.1 DFSDM filter x control register 1 (DFSDM_FLTxCR1)",
      "page_pdf_1based": 1186
    },
    {
      "level": 3,
      "title": "31.8.2 DFSDM filter x control register 2 (DFSDM_FLTxCR2)",
      "page_pdf_1based": 1189
    },
    {
      "level": 3,
      "title": "31.8.3 DFSDM filter x interrupt and status register (DFSDM_FLTxISR)",
      "page_pdf_1based": 1190
    },
    {
      "level": 3,
      "title": "31.8.4 DFSDM filter x interrupt flag clear register (DFSDM_FLTxICR)",
      "page_pdf_1based": 1192
    },
    {
      "level": 3,
      "title": "31.8.5 DFSDM filter x injected channel group selection register (DFSDM_FLTxJCHGR)",
      "page_pdf_1based": 1193
    },
    {
      "level": 3,
      "title": "31.8.6 DFSDM filter x control register (DFSDM_FLTxFCR)",
      "page_pdf_1based": 1193
    },
    {
      "level": 3,
      "title": "31.8.7 DFSDM filter x data register for injected group (DFSDM_FLTxJDATAR)",
      "page_pdf_1based": 1194
    },
    {
      "level": 3,
      "title": "31.8.8 DFSDM filter x data register for the regular channel (DFSDM_FLTxRDATAR)",
      "page_pdf_1based": 1195
    },
    {
      "level": 3,
      "title": "31.8.9 DFSDM filter x analog watchdog high threshold register (DFSDM_FLTxAWHTR)",
      "page_pdf_1based": 1196
    },
    {
      "level": 3,
      "title": "31.8.10 DFSDM filter x analog watchdog low threshold register (DFSDM_FLTxAWLTR)",
      "page_pdf_1based": 1196
    },
    {
      "level": 3,
      "title": "31.8.11 DFSDM filter x analog watchdog status register (DFSDM_FLTxAWSR)",
      "page_pdf_1based": 1197
    },
    {
      "level": 3,
      "title": "31.8.12 DFSDM filter x analog watchdog clear flag register (DFSDM_FLTxAWCFR)",
      "page_pdf_1based": 1198
    },
    {
      "level": 3,
      "title": "31.8.13 DFSDM filter x extremes detector maximum register (DFSDM_FLTxEXMAX)",
      "page_pdf_1based": 1198
    },
    {
      "level": 3,
      "title": "31.8.14 DFSDM filter x extremes detector minimum register (DFSDM_FLTxEXMIN)",
      "page_pdf_1based": 1199
    },
    {
      "level": 3,
      "title": "31.8.15 DFSDM filter x conversion timer register (DFSDM_FLTxCNVTIMR)",
      "page_pdf_1based": 1199
    },
    {
      "level": 3,
      "title": "31.8.16 DFSDM register map",
      "page_pdf_1based": 1200
    },
    {
      "level": 4,
      "title": "Table 259. DFSDM register map and reset values",
      "page_pdf_1based": 1200
    },
    {
      "level": 1,
      "title": "32 Digital camera interface (DCMI)",
      "page_pdf_1based": 1210
    },
    {
      "level": 2,
      "title": "32.1 Introduction",
      "page_pdf_1based": 1210
    },
    {
      "level": 2,
      "title": "32.2 DCMI main features",
      "page_pdf_1based": 1210
    },
    {
      "level": 2,
      "title": "32.3 DCMI functional description",
      "page_pdf_1based": 1210
    },
    {
      "level": 3,
      "title": "32.3.1 DCMI block diagram",
      "page_pdf_1based": 1211
    },
    {
      "level": 4,
      "title": "Figure 242. DCMI block diagram",
      "page_pdf_1based": 1211
    },
    {
      "level": 3,
      "title": "32.3.2 DCMI pins and internal signals",
      "page_pdf_1based": 1211
    },
    {
      "level": 4,
      "title": "Table 260. DCMI input/output pins",
      "page_pdf_1based": 1211
    },
    {
      "level": 4,
      "title": "Table 261. DCMI internal input/output signals",
      "page_pdf_1based": 1211
    },
    {
      "level": 3,
      "title": "32.3.3 DCMI clocks",
      "page_pdf_1based": 1212
    },
    {
      "level": 3,
      "title": "32.3.4 DCMI DMA interface",
      "page_pdf_1based": 1212
    },
    {
      "level": 3,
      "title": "32.3.5 DCMI physical interface",
      "page_pdf_1based": 1212
    },
    {
      "level": 4,
      "title": "Figure 243. DCMI signal waveforms",
      "page_pdf_1based": 1212
    },
    {
      "level": 4,
      "title": "Table 262. Positioning of captured data bytes in 32-bit words (8-bit width)",
      "page_pdf_1based": 1213
    },
    {
      "level": 4,
      "title": "Table 263. Positioning of captured data bytes in 32-bit words (10-bit width)",
      "page_pdf_1based": 1213
    },
    {
      "level": 4,
      "title": "Table 264. Positioning of captured data bytes in 32-bit words (12-bit width)",
      "page_pdf_1based": 1213
    },
    {
      "level": 4,
      "title": "Table 265. Positioning of captured data bytes in 32-bit words (14-bit width)",
      "page_pdf_1based": 1214
    },
    {
      "level": 3,
      "title": "32.3.6 DCMI synchronization",
      "page_pdf_1based": 1214
    },
    {
      "level": 4,
      "title": "Figure 244. Timing diagram",
      "page_pdf_1based": 1214
    },
    {
      "level": 3,
      "title": "32.3.7 DCMI capture modes",
      "page_pdf_1based": 1216
    },
    {
      "level": 4,
      "title": "Figure 245. Frame capture waveforms in snapshot mode",
      "page_pdf_1based": 1216
    },
    {
      "level": 4,
      "title": "Figure 246. Frame capture waveforms in continuous grab mode",
      "page_pdf_1based": 1217
    },
    {
      "level": 3,
      "title": "32.3.8 DCMI crop feature",
      "page_pdf_1based": 1217
    },
    {
      "level": 4,
      "title": "Figure 247. Coordinates and size of the window after cropping",
      "page_pdf_1based": 1217
    },
    {
      "level": 4,
      "title": "Figure 248. Data capture waveforms",
      "page_pdf_1based": 1218
    },
    {
      "level": 3,
      "title": "32.3.9 DCMI JPEG format",
      "page_pdf_1based": 1218
    },
    {
      "level": 3,
      "title": "32.3.10 DCMI FIFO",
      "page_pdf_1based": 1218
    },
    {
      "level": 3,
      "title": "32.3.11 DCMI data format description",
      "page_pdf_1based": 1219
    },
    {
      "level": 4,
      "title": "Figure 249. Pixel raster scan order",
      "page_pdf_1based": 1219
    },
    {
      "level": 4,
      "title": "Table 266. Data storage in monochrome progressive video format",
      "page_pdf_1based": 1219
    },
    {
      "level": 4,
      "title": "Table 267. Data storage in RGB progressive video format",
      "page_pdf_1based": 1220
    },
    {
      "level": 4,
      "title": "Table 268. Data storage in YCbCr progressive video format",
      "page_pdf_1based": 1220
    },
    {
      "level": 4,
      "title": "Table 269. Data storage in YCbCr progressive video format - Y extraction mode",
      "page_pdf_1based": 1221
    },
    {
      "level": 2,
      "title": "32.4 DCMI interrupts",
      "page_pdf_1based": 1221
    },
    {
      "level": 3,
      "title": "Table 270. DCMI interrupts",
      "page_pdf_1based": 1221
    },
    {
      "level": 2,
      "title": "32.5 DCMI registers",
      "page_pdf_1based": 1222
    },
    {
      "level": 3,
      "title": "32.5.1 DCMI control register (DCMI_CR)",
      "page_pdf_1based": 1222
    },
    {
      "level": 3,
      "title": "32.5.2 DCMI status register (DCMI_SR)",
      "page_pdf_1based": 1224
    },
    {
      "level": 3,
      "title": "32.5.3 DCMI raw interrupt status register (DCMI_RIS)",
      "page_pdf_1based": 1225
    },
    {
      "level": 3,
      "title": "32.5.4 DCMI interrupt enable register (DCMI_IER)",
      "page_pdf_1based": 1226
    },
    {
      "level": 3,
      "title": "32.5.5 DCMI masked interrupt status register (DCMI_MIS)",
      "page_pdf_1based": 1227
    },
    {
      "level": 3,
      "title": "32.5.6 DCMI interrupt clear register (DCMI_ICR)",
      "page_pdf_1based": 1228
    },
    {
      "level": 3,
      "title": "32.5.7 DCMI embedded synchronization code register (DCMI_ESCR)",
      "page_pdf_1based": 1228
    },
    {
      "level": 3,
      "title": "32.5.8 DCMI embedded synchronization unmask register (DCMI_ESUR)",
      "page_pdf_1based": 1229
    },
    {
      "level": 3,
      "title": "32.5.9 DCMI crop window start (DCMI_CWSTRT)",
      "page_pdf_1based": 1230
    },
    {
      "level": 3,
      "title": "32.5.10 DCMI crop window size (DCMI_CWSIZE)",
      "page_pdf_1based": 1230
    },
    {
      "level": 3,
      "title": "32.5.11 DCMI data register (DCMI_DR)",
      "page_pdf_1based": 1231
    },
    {
      "level": 3,
      "title": "32.5.12 DCMI register map",
      "page_pdf_1based": 1231
    },
    {
      "level": 4,
      "title": "Table 271. DCMI register map and reset values",
      "page_pdf_1based": 1231
    },
    {
      "level": 1,
      "title": "33 LCD-TFT display controller (LTDC)",
      "page_pdf_1based": 1233
    },
    {
      "level": 2,
      "title": "33.1 Introduction",
      "page_pdf_1based": 1233
    },
    {
      "level": 2,
      "title": "33.2 LTDC main features",
      "page_pdf_1based": 1233
    },
    {
      "level": 2,
      "title": "33.3 LTDC functional description",
      "page_pdf_1based": 1234
    },
    {
      "level": 3,
      "title": "33.3.1 LTDC block diagram",
      "page_pdf_1based": 1234
    },
    {
      "level": 4,
      "title": "Figure 250. LTDC block diagram",
      "page_pdf_1based": 1234
    },
    {
      "level": 3,
      "title": "33.3.2 LTDC pins and internal signals",
      "page_pdf_1based": 1234
    },
    {
      "level": 4,
      "title": "Table 272. LTDC external pins",
      "page_pdf_1based": 1234
    },
    {
      "level": 4,
      "title": "Table 273. LTDC internal signals",
      "page_pdf_1based": 1235
    },
    {
      "level": 3,
      "title": "33.3.3 LTDC reset and clocks",
      "page_pdf_1based": 1235
    },
    {
      "level": 4,
      "title": "Table 274. Clock domain for each register",
      "page_pdf_1based": 1235
    },
    {
      "level": 4,
      "title": "Table 275. LTDC register access and update durations",
      "page_pdf_1based": 1236
    },
    {
      "level": 2,
      "title": "33.4 LTDC programmable parameters",
      "page_pdf_1based": 1237
    },
    {
      "level": 3,
      "title": "33.4.1 LTDC global configuration parameters",
      "page_pdf_1based": 1237
    },
    {
      "level": 4,
      "title": "Figure 251. LTDC synchronous timings",
      "page_pdf_1based": 1237
    },
    {
      "level": 3,
      "title": "33.4.2 Layer programmable parameters",
      "page_pdf_1based": 1239
    },
    {
      "level": 4,
      "title": "Figure 252. Layer window programmable parameters",
      "page_pdf_1based": 1240
    },
    {
      "level": 4,
      "title": "Table 276. Pixel data mapping versus color format",
      "page_pdf_1based": 1240
    },
    {
      "level": 4,
      "title": "Figure 253. Blending two layers with background",
      "page_pdf_1based": 1242
    },
    {
      "level": 2,
      "title": "33.5 LTDC interrupts",
      "page_pdf_1based": 1243
    },
    {
      "level": 3,
      "title": "Figure 254. Interrupt events",
      "page_pdf_1based": 1244
    },
    {
      "level": 3,
      "title": "Table 277. LTDC interrupt requests",
      "page_pdf_1based": 1244
    },
    {
      "level": 2,
      "title": "33.6 LTDC programming procedure",
      "page_pdf_1based": 1244
    },
    {
      "level": 2,
      "title": "33.7 LTDC registers",
      "page_pdf_1based": 1245
    },
    {
      "level": 3,
      "title": "33.7.1 LTDC synchronization size configuration register (LTDC_SSCR)",
      "page_pdf_1based": 1245
    },
    {
      "level": 3,
      "title": "33.7.2 LTDC back porch configuration register (LTDC_BPCR)",
      "page_pdf_1based": 1245
    },
    {
      "level": 3,
      "title": "33.7.3 LTDC active width configuration register (LTDC_AWCR)",
      "page_pdf_1based": 1246
    },
    {
      "level": 3,
      "title": "33.7.4 LTDC total width configuration register (LTDC_TWCR)",
      "page_pdf_1based": 1247
    },
    {
      "level": 3,
      "title": "33.7.5 LTDC global control register (LTDC_GCR)",
      "page_pdf_1based": 1247
    },
    {
      "level": 3,
      "title": "33.7.6 LTDC shadow reload configuration register (LTDC_SRCR)",
      "page_pdf_1based": 1249
    },
    {
      "level": 3,
      "title": "33.7.7 LTDC background color configuration register (LTDC_BCCR)",
      "page_pdf_1based": 1249
    },
    {
      "level": 3,
      "title": "33.7.8 LTDC interrupt enable register (LTDC_IER)",
      "page_pdf_1based": 1250
    },
    {
      "level": 3,
      "title": "33.7.9 LTDC interrupt status register (LTDC_ISR)",
      "page_pdf_1based": 1251
    },
    {
      "level": 3,
      "title": "33.7.10 LTDC interrupt clear register (LTDC_ICR)",
      "page_pdf_1based": 1251
    },
    {
      "level": 3,
      "title": "33.7.11 LTDC line interrupt position configuration register (LTDC_LIPCR)",
      "page_pdf_1based": 1252
    },
    {
      "level": 3,
      "title": "33.7.12 LTDC current position status register (LTDC_CPSR)",
      "page_pdf_1based": 1252
    },
    {
      "level": 3,
      "title": "33.7.13 LTDC current display status register (LTDC_CDSR)",
      "page_pdf_1based": 1253
    },
    {
      "level": 3,
      "title": "33.7.14 LTDC layer x control register (LTDC_LxCR)",
      "page_pdf_1based": 1253
    },
    {
      "level": 3,
      "title": "33.7.15 LTDC layer x window horizontal position configuration register (LTDC_LxWHPCR)",
      "page_pdf_1based": 1254
    },
    {
      "level": 3,
      "title": "33.7.16 LTDC layer x window vertical position configuration register (LTDC_LxWVPCR)",
      "page_pdf_1based": 1255
    },
    {
      "level": 3,
      "title": "33.7.17 LTDC layer x color keying configuration register (LTDC_LxCKCR)",
      "page_pdf_1based": 1256
    },
    {
      "level": 3,
      "title": "33.7.18 LTDC layer x pixel format configuration register (LTDC_LxPFCR)",
      "page_pdf_1based": 1256
    },
    {
      "level": 3,
      "title": "33.7.19 LTDC layer x constant alpha configuration register (LTDC_LxCACR)",
      "page_pdf_1based": 1257
    },
    {
      "level": 3,
      "title": "33.7.20 LTDC layer x default color configuration register (LTDC_LxDCCR)",
      "page_pdf_1based": 1257
    },
    {
      "level": 3,
      "title": "33.7.21 LTDC layer x blending factors configuration register (LTDC_LxBFCR)",
      "page_pdf_1based": 1258
    },
    {
      "level": 3,
      "title": "33.7.22 LTDC layer x color frame buffer address register (LTDC_LxCFBAR)",
      "page_pdf_1based": 1259
    },
    {
      "level": 3,
      "title": "33.7.23 LTDC layer x color frame buffer length register (LTDC_LxCFBLR)",
      "page_pdf_1based": 1259
    },
    {
      "level": 3,
      "title": "33.7.24 LTDC layer x color frame buffer line number register (LTDC_LxCFBLNR)",
      "page_pdf_1based": 1260
    },
    {
      "level": 3,
      "title": "33.7.25 LTDC layer x CLUT write register (LTDC_LxCLUTWR)",
      "page_pdf_1based": 1260
    },
    {
      "level": 3,
      "title": "33.7.26 LTDC register map",
      "page_pdf_1based": 1261
    },
    {
      "level": 4,
      "title": "Table 278. LTDC register map and reset values",
      "page_pdf_1based": 1261
    },
    {
      "level": 1,
      "title": "34 DSI Host (DSI)",
      "page_pdf_1based": 1264
    },
    {
      "level": 2,
      "title": "34.1 Introduction",
      "page_pdf_1based": 1264
    },
    {
      "level": 2,
      "title": "34.2 Standard and references",
      "page_pdf_1based": 1264
    },
    {
      "level": 2,
      "title": "34.3 DSI Host main features",
      "page_pdf_1based": 1265
    },
    {
      "level": 2,
      "title": "34.4 DSI Host functional description",
      "page_pdf_1based": 1266
    },
    {
      "level": 3,
      "title": "34.4.1 General description",
      "page_pdf_1based": 1266
    },
    {
      "level": 4,
      "title": "Figure 255. DSI block diagram",
      "page_pdf_1based": 1266
    },
    {
      "level": 3,
      "title": "34.4.2 DSI Host pins and internal signals",
      "page_pdf_1based": 1266
    },
    {
      "level": 4,
      "title": "Table 279. DSI pins",
      "page_pdf_1based": 1266
    },
    {
      "level": 4,
      "title": "Table 280. DSI internal input/output signals",
      "page_pdf_1based": 1267
    },
    {
      "level": 3,
      "title": "34.4.3 Supported resolutions and frame rates",
      "page_pdf_1based": 1267
    },
    {
      "level": 3,
      "title": "34.4.4 System level architecture",
      "page_pdf_1based": 1267
    },
    {
      "level": 4,
      "title": "Figure 256. DSI Host architecture",
      "page_pdf_1based": 1268
    },
    {
      "level": 2,
      "title": "34.5 Functional description: video mode on LTDC interface",
      "page_pdf_1based": 1270
    },
    {
      "level": 3,
      "title": "Table 281. Location of color components in the LTDC interface",
      "page_pdf_1based": 1270
    },
    {
      "level": 3,
      "title": "Table 282. Multiplicity of the payload size in pixels for each data type",
      "page_pdf_1based": 1271
    },
    {
      "level": 3,
      "title": "34.5.1 Video transmission mode",
      "page_pdf_1based": 1271
    },
    {
      "level": 3,
      "title": "34.5.2 Updating the LTDC interface configuration in video mode",
      "page_pdf_1based": 1273
    },
    {
      "level": 4,
      "title": "Figure 257. Flow to update the LTDC interface configuration using shadow registers",
      "page_pdf_1based": 1273
    },
    {
      "level": 4,
      "title": "Figure 258. Immediate update procedure",
      "page_pdf_1based": 1274
    },
    {
      "level": 4,
      "title": "Figure 259. Configuration update during the transmission of a frame",
      "page_pdf_1based": 1274
    },
    {
      "level": 2,
      "title": "34.6 Functional description: adapted command mode on LTDC interface",
      "page_pdf_1based": 1275
    },
    {
      "level": 3,
      "title": "Figure 260. Adapted command mode usage flow",
      "page_pdf_1based": 1276
    },
    {
      "level": 2,
      "title": "34.7 Functional description: APB slave generic interface",
      "page_pdf_1based": 1279
    },
    {
      "level": 3,
      "title": "34.7.1 Packet transmission using the generic interface",
      "page_pdf_1based": 1279
    },
    {
      "level": 4,
      "title": "Figure 261. 24 bpp APB pixel to byte organization",
      "page_pdf_1based": 1280
    },
    {
      "level": 4,
      "title": "Figure 262. 18 bpp APB pixel to byte organization",
      "page_pdf_1based": 1281
    },
    {
      "level": 4,
      "title": "Figure 263. 16 bpp APB pixel to byte organization",
      "page_pdf_1based": 1281
    },
    {
      "level": 4,
      "title": "Figure 264. 12 bpp APB pixel to byte organization",
      "page_pdf_1based": 1282
    },
    {
      "level": 4,
      "title": "Figure 265. 8 bpp APB pixel to byte organization",
      "page_pdf_1based": 1282
    },
    {
      "level": 2,
      "title": "34.8 Functional description: timeout counters",
      "page_pdf_1based": 1283
    },
    {
      "level": 3,
      "title": "34.8.1 Contention error detection timeout counters",
      "page_pdf_1based": 1283
    },
    {
      "level": 4,
      "title": "Table 283. Contention detection timeout counters configuration",
      "page_pdf_1based": 1283
    },
    {
      "level": 3,
      "title": "34.8.2 Peripheral response timeout counters",
      "page_pdf_1based": 1284
    },
    {
      "level": 4,
      "title": "Table 284. List of events of different categories of the PRESP_TO counter",
      "page_pdf_1based": 1284
    },
    {
      "level": 4,
      "title": "Figure 266. Timing of PRESP_TO after a bus-turn-around",
      "page_pdf_1based": 1285
    },
    {
      "level": 4,
      "title": "Figure 267. Timing of PRESP_TO after a read request (HS or LP)",
      "page_pdf_1based": 1286
    },
    {
      "level": 4,
      "title": "Figure 268. Timing of PRESP_TO after a write request (HS or LP)",
      "page_pdf_1based": 1287
    },
    {
      "level": 4,
      "title": "Table 285. PRESP_TO counter configuration",
      "page_pdf_1based": 1287
    },
    {
      "level": 4,
      "title": "Figure 269. Effect of prep mode at 1",
      "page_pdf_1based": 1288
    },
    {
      "level": 2,
      "title": "34.9 Functional description: transmission of commands",
      "page_pdf_1based": 1289
    },
    {
      "level": 3,
      "title": "34.9.1 Transmission of commands in video mode",
      "page_pdf_1based": 1289
    },
    {
      "level": 4,
      "title": "Figure 270. Command transmission periods within the image area",
      "page_pdf_1based": 1289
    },
    {
      "level": 4,
      "title": "Figure 271. Transmission of commands on the last line of a frame",
      "page_pdf_1based": 1290
    },
    {
      "level": 3,
      "title": "34.9.2 Transmission of commands in low-power mode",
      "page_pdf_1based": 1291
    },
    {
      "level": 4,
      "title": "Figure 272. LPSIZE for non-burst with sync pulses",
      "page_pdf_1based": 1291
    },
    {
      "level": 4,
      "title": "Figure 273. LPSIZE for burst or non-burst with sync events",
      "page_pdf_1based": 1291
    },
    {
      "level": 4,
      "title": "Figure 274. VLPSIZE for non-burst with sync pulses",
      "page_pdf_1based": 1293
    },
    {
      "level": 4,
      "title": "Figure 275. VLPSIZE for non-burst with sync events",
      "page_pdf_1based": 1293
    },
    {
      "level": 4,
      "title": "Figure 276. VLPSIZE for burst mode",
      "page_pdf_1based": 1293
    },
    {
      "level": 4,
      "title": "Figure 277. Location of LPSIZE and VLPSIZE in the image area",
      "page_pdf_1based": 1295
    },
    {
      "level": 3,
      "title": "34.9.3 Transmission of commands in high-speed",
      "page_pdf_1based": 1295
    },
    {
      "level": 3,
      "title": "34.9.4 Read command transmission",
      "page_pdf_1based": 1295
    },
    {
      "level": 3,
      "title": "34.9.5 Clock lane in low-power mode",
      "page_pdf_1based": 1296
    },
    {
      "level": 4,
      "title": "Figure 278. Clock lane and data lane in HS",
      "page_pdf_1based": 1296
    },
    {
      "level": 4,
      "title": "Figure 279. Clock lane in HS and data lanes in LP",
      "page_pdf_1based": 1297
    },
    {
      "level": 4,
      "title": "Figure 280. Clock lane and data lane in LP",
      "page_pdf_1based": 1297
    },
    {
      "level": 2,
      "title": "34.10 Functional description: virtual channels",
      "page_pdf_1based": 1298
    },
    {
      "level": 3,
      "title": "Figure 281. Command transmission by the generic interface",
      "page_pdf_1based": 1298
    },
    {
      "level": 2,
      "title": "34.11 Functional description: video mode pattern generator",
      "page_pdf_1based": 1299
    },
    {
      "level": 3,
      "title": "Table 286. Frame requirement configuration registers",
      "page_pdf_1based": 1299
    },
    {
      "level": 3,
      "title": "34.11.1 Color bar pattern",
      "page_pdf_1based": 1299
    },
    {
      "level": 4,
      "title": "Figure 282. Vertical color bar mode",
      "page_pdf_1based": 1300
    },
    {
      "level": 4,
      "title": "Figure 283. Horizontal color bar mode",
      "page_pdf_1based": 1300
    },
    {
      "level": 3,
      "title": "34.11.2 Color coding",
      "page_pdf_1based": 1301
    },
    {
      "level": 4,
      "title": "Table 287. RGB components",
      "page_pdf_1based": 1301
    },
    {
      "level": 3,
      "title": "34.11.3 BER testing pattern",
      "page_pdf_1based": 1301
    },
    {
      "level": 4,
      "title": "Figure 284. RGB888 BER testing pattern",
      "page_pdf_1based": 1301
    },
    {
      "level": 3,
      "title": "34.11.4 Video mode pattern generator resolution",
      "page_pdf_1based": 1302
    },
    {
      "level": 4,
      "title": "Figure 285. Vertical pattern (103x15)",
      "page_pdf_1based": 1302
    },
    {
      "level": 4,
      "title": "Figure 286. Horizontal pattern (103x15)",
      "page_pdf_1based": 1302
    },
    {
      "level": 2,
      "title": "34.12 Functional description: D-PHY management",
      "page_pdf_1based": 1303
    },
    {
      "level": 3,
      "title": "34.12.1 D-PHY configuration",
      "page_pdf_1based": 1303
    },
    {
      "level": 4,
      "title": "Table 288. Slew-rate and delay tuning",
      "page_pdf_1based": 1303
    },
    {
      "level": 4,
      "title": "Table 289. Custom lane configuration",
      "page_pdf_1based": 1304
    },
    {
      "level": 4,
      "title": "Table 290. Custom timing parameters",
      "page_pdf_1based": 1304
    },
    {
      "level": 3,
      "title": "34.12.2 D-PHY HS2LP and LP2HS durations",
      "page_pdf_1based": 1305
    },
    {
      "level": 4,
      "title": "Table 291. HS2LP and LP2HS values",
      "page_pdf_1based": 1305
    },
    {
      "level": 3,
      "title": "34.12.3 Special D-PHY operations",
      "page_pdf_1based": 1305
    },
    {
      "level": 3,
      "title": "34.12.4 Special low-power D-PHY functions",
      "page_pdf_1based": 1305
    },
    {
      "level": 3,
      "title": "34.12.5 DSI PLL control",
      "page_pdf_1based": 1306
    },
    {
      "level": 4,
      "title": "Figure 287. PLL block diagram",
      "page_pdf_1based": 1306
    },
    {
      "level": 3,
      "title": "34.12.6 Regulator control",
      "page_pdf_1based": 1307
    },
    {
      "level": 2,
      "title": "34.13 Functional description: interrupts and errors",
      "page_pdf_1based": 1307
    },
    {
      "level": 3,
      "title": "34.13.1 DSI Wrapper interrupts",
      "page_pdf_1based": 1307
    },
    {
      "level": 4,
      "title": "Table 292. DSI Wrapper interrupt requests",
      "page_pdf_1based": 1308
    },
    {
      "level": 3,
      "title": "34.13.2 DSI Host interrupts and errors",
      "page_pdf_1based": 1308
    },
    {
      "level": 4,
      "title": "Figure 288. Error sources",
      "page_pdf_1based": 1309
    },
    {
      "level": 4,
      "title": "Table 293. Error causes and recovery",
      "page_pdf_1based": 1309
    },
    {
      "level": 2,
      "title": "34.14 Programing procedure",
      "page_pdf_1based": 1315
    },
    {
      "level": 3,
      "title": "34.14.1 Programing procedure overview",
      "page_pdf_1based": 1315
    },
    {
      "level": 3,
      "title": "34.14.2 Configuring the D-PHY parameters",
      "page_pdf_1based": 1315
    },
    {
      "level": 3,
      "title": "34.14.3 Configuring the DSI Host timing",
      "page_pdf_1based": 1316
    },
    {
      "level": 3,
      "title": "34.14.4 Configuring flow control and DBI interface",
      "page_pdf_1based": 1317
    },
    {
      "level": 3,
      "title": "34.14.5 Configuring the DSI Host LTDC interface",
      "page_pdf_1based": 1317
    },
    {
      "level": 3,
      "title": "34.14.6 Configuring the video mode",
      "page_pdf_1based": 1318
    },
    {
      "level": 4,
      "title": "Figure 289. Video packet transmission configuration flow diagram",
      "page_pdf_1based": 1320
    },
    {
      "level": 3,
      "title": "34.14.7 Configuring the adapted command mode",
      "page_pdf_1based": 1322
    },
    {
      "level": 3,
      "title": "34.14.8 Configuring the video mode pattern generator",
      "page_pdf_1based": 1322
    },
    {
      "level": 4,
      "title": "Figure 290. Programming sequence to send a test pattern",
      "page_pdf_1based": 1322
    },
    {
      "level": 4,
      "title": "Figure 291. Frame configuration registers",
      "page_pdf_1based": 1323
    },
    {
      "level": 3,
      "title": "34.14.9 Managing ULPM",
      "page_pdf_1based": 1323
    },
    {
      "level": 2,
      "title": "34.15 DSI Host registers",
      "page_pdf_1based": 1326
    },
    {
      "level": 3,
      "title": "34.15.1 DSI Host version register (DSI_VR)",
      "page_pdf_1based": 1326
    },
    {
      "level": 3,
      "title": "34.15.2 DSI Host control register (DSI_CR)",
      "page_pdf_1based": 1326
    },
    {
      "level": 3,
      "title": "34.15.3 DSI Host clock control register (DSI_CCR)",
      "page_pdf_1based": 1326
    },
    {
      "level": 3,
      "title": "34.15.4 DSI Host LTDC VCID register (DSI_LVCIDR)",
      "page_pdf_1based": 1327
    },
    {
      "level": 3,
      "title": "34.15.5 DSI Host LTDC color coding register (DSI_LCOLCR)",
      "page_pdf_1based": 1327
    },
    {
      "level": 3,
      "title": "34.15.6 DSI Host LTDC polarity configuration register (DSI_LPCR)",
      "page_pdf_1based": 1328
    },
    {
      "level": 3,
      "title": "34.15.7 DSI Host low-power mode configuration register (DSI_LPMCR)",
      "page_pdf_1based": 1328
    },
    {
      "level": 3,
      "title": "34.15.8 DSI Host protocol configuration register (DSI_PCR)",
      "page_pdf_1based": 1329
    },
    {
      "level": 3,
      "title": "34.15.9 DSI Host generic VCID register (DSI_GVCIDR)",
      "page_pdf_1based": 1330
    },
    {
      "level": 3,
      "title": "34.15.10 DSI Host mode configuration register (DSI_MCR)",
      "page_pdf_1based": 1330
    },
    {
      "level": 3,
      "title": "34.15.11 DSI Host video mode configuration register (DSI_VMCR)",
      "page_pdf_1based": 1330
    },
    {
      "level": 3,
      "title": "34.15.12 DSI Host video packet configuration register (DSI_VPCR)",
      "page_pdf_1based": 1332
    },
    {
      "level": 3,
      "title": "34.15.13 DSI Host video chunks configuration register (DSI_VCCR)",
      "page_pdf_1based": 1332
    },
    {
      "level": 3,
      "title": "34.15.14 DSI Host video null packet configuration register (DSI_VNPCR)",
      "page_pdf_1based": 1333
    },
    {
      "level": 3,
      "title": "34.15.15 DSI Host video HSA configuration register (DSI_VHSACR)",
      "page_pdf_1based": 1333
    },
    {
      "level": 3,
      "title": "34.15.16 DSI Host video HBP configuration register (DSI_VHBPCR)",
      "page_pdf_1based": 1334
    },
    {
      "level": 3,
      "title": "34.15.17 DSI Host video line configuration register (DSI_VLCR)",
      "page_pdf_1based": 1334
    },
    {
      "level": 3,
      "title": "34.15.18 DSI Host video VSA configuration register (DSI_VVSACR)",
      "page_pdf_1based": 1334
    },
    {
      "level": 3,
      "title": "34.15.19 DSI Host video VBP configuration register (DSI_VVBPCR)",
      "page_pdf_1based": 1335
    },
    {
      "level": 3,
      "title": "34.15.20 DSI Host video VFP configuration register (DSI_VVFPCR)",
      "page_pdf_1based": 1335
    },
    {
      "level": 3,
      "title": "34.15.21 DSI Host video VA configuration register (DSI_VVACR)",
      "page_pdf_1based": 1335
    },
    {
      "level": 3,
      "title": "34.15.22 DSI Host LTDC command configuration register (DSI_LCCR)",
      "page_pdf_1based": 1336
    },
    {
      "level": 3,
      "title": "34.15.23 DSI Host command mode configuration register (DSI_CMCR)",
      "page_pdf_1based": 1336
    },
    {
      "level": 3,
      "title": "34.15.24 DSI Host generic header configuration register (DSI_GHCR)",
      "page_pdf_1based": 1338
    },
    {
      "level": 3,
      "title": "34.15.25 DSI Host generic payload data register (DSI_GPDR)",
      "page_pdf_1based": 1339
    },
    {
      "level": 3,
      "title": "34.15.26 DSI Host generic packet status register (DSI_GPSR)",
      "page_pdf_1based": 1339
    },
    {
      "level": 3,
      "title": "34.15.27 DSI Host timeout counter configuration register 0 (DSI_TCCR0)",
      "page_pdf_1based": 1340
    },
    {
      "level": 3,
      "title": "34.15.28 DSI Host timeout counter configuration register 1 (DSI_TCCR1)",
      "page_pdf_1based": 1341
    },
    {
      "level": 3,
      "title": "34.15.29 DSI Host timeout counter configuration register 2 (DSI_TCCR2)",
      "page_pdf_1based": 1341
    },
    {
      "level": 3,
      "title": "34.15.30 DSI Host timeout counter configuration register 3 (DSI_TCCR3)",
      "page_pdf_1based": 1341
    },
    {
      "level": 3,
      "title": "34.15.31 DSI Host timeout counter configuration register 4 (DSI_TCCR4)",
      "page_pdf_1based": 1342
    },
    {
      "level": 3,
      "title": "34.15.32 DSI Host timeout counter configuration register 5 (DSI_TCCR5)",
      "page_pdf_1based": 1342
    },
    {
      "level": 3,
      "title": "34.15.33 DSI Host clock lane configuration register (DSI_CLCR)",
      "page_pdf_1based": 1343
    },
    {
      "level": 3,
      "title": "34.15.34 DSI Host clock lane timer configuration register (DSI_CLTCR)",
      "page_pdf_1based": 1343
    },
    {
      "level": 3,
      "title": "34.15.35 DSI Host data lane timer configuration register (DSI_DLTCR)",
      "page_pdf_1based": 1344
    },
    {
      "level": 3,
      "title": "34.15.36 DSI Host PHY control register (DSI_PCTLR)",
      "page_pdf_1based": 1344
    },
    {
      "level": 3,
      "title": "34.15.37 DSI Host PHY configuration register (DSI_PCONFR)",
      "page_pdf_1based": 1345
    },
    {
      "level": 3,
      "title": "34.15.38 DSI Host PHY ULPS control register (DSI_PUCR)",
      "page_pdf_1based": 1345
    },
    {
      "level": 3,
      "title": "34.15.39 DSI Host PHY TX triggers configuration register (DSI_PTTCR)",
      "page_pdf_1based": 1346
    },
    {
      "level": 3,
      "title": "34.15.40 DSI Host PHY status register (DSI_PSR)",
      "page_pdf_1based": 1346
    },
    {
      "level": 3,
      "title": "34.15.41 DSI Host interrupt and status register 0 (DSI_ISR0)",
      "page_pdf_1based": 1347
    },
    {
      "level": 3,
      "title": "34.15.42 DSI Host interrupt and status register 1 (DSI_ISR1)",
      "page_pdf_1based": 1349
    },
    {
      "level": 3,
      "title": "34.15.43 DSI Host interrupt enable register 0 (DSI_IER0)",
      "page_pdf_1based": 1350
    },
    {
      "level": 3,
      "title": "34.15.44 DSI Host interrupt enable register 1 (DSI_IER1)",
      "page_pdf_1based": 1352
    },
    {
      "level": 3,
      "title": "34.15.45 DSI Host force interrupt register 0 (DSI_FIR0)",
      "page_pdf_1based": 1354
    },
    {
      "level": 3,
      "title": "34.15.46 DSI Host force interrupt register 1 (DSI_FIR1)",
      "page_pdf_1based": 1355
    },
    {
      "level": 3,
      "title": "34.15.47 DSI Host video shadow control register (DSI_VSCR)",
      "page_pdf_1based": 1356
    },
    {
      "level": 3,
      "title": "34.15.48 DSI Host LTDC current VCID register (DSI_LCVCIDR)",
      "page_pdf_1based": 1357
    },
    {
      "level": 3,
      "title": "34.15.49 DSI Host LTDC current color coding register (DSI_LCCCR)",
      "page_pdf_1based": 1357
    },
    {
      "level": 3,
      "title": "34.15.50 DSI Host low-power mode current configuration register (DSI_LPMCCR)",
      "page_pdf_1based": 1358
    },
    {
      "level": 3,
      "title": "34.15.51 DSI Host video mode current configuration register (DSI_VMCCR)",
      "page_pdf_1based": 1358
    },
    {
      "level": 3,
      "title": "34.15.52 DSI Host video packet current configuration register (DSI_VPCCR)",
      "page_pdf_1based": 1359
    },
    {
      "level": 3,
      "title": "34.15.53 DSI Host video chunks current configuration register (DSI_VCCCR)",
      "page_pdf_1based": 1360
    },
    {
      "level": 3,
      "title": "34.15.54 DSI Host video null packet current configuration register (DSI_VNPCCR)",
      "page_pdf_1based": 1360
    },
    {
      "level": 3,
      "title": "34.15.55 DSI Host video HSA current configuration register (DSI_VHSACCR)",
      "page_pdf_1based": 1361
    },
    {
      "level": 3,
      "title": "34.15.56 DSI Host video HBP current configuration register (DSI_VHBPCCR)",
      "page_pdf_1based": 1361
    },
    {
      "level": 3,
      "title": "34.15.57 DSI Host video line current configuration register (DSI_VLCCR)",
      "page_pdf_1based": 1361
    },
    {
      "level": 3,
      "title": "34.15.58 DSI Host video VSA current configuration register (DSI_VVSACCR)",
      "page_pdf_1based": 1362
    },
    {
      "level": 3,
      "title": "34.15.59 DSI Host video VBP current configuration register (DSI_VVBPCCR)",
      "page_pdf_1based": 1362
    },
    {
      "level": 3,
      "title": "34.15.60 DSI Host video VFP current configuration register (DSI_VVFPCCR)",
      "page_pdf_1based": 1363
    },
    {
      "level": 3,
      "title": "34.15.61 DSI Host video VA current configuration register (DSI_VVACCR)",
      "page_pdf_1based": 1363
    },
    {
      "level": 2,
      "title": "34.16 DSI Wrapper registers",
      "page_pdf_1based": 1364
    },
    {
      "level": 3,
      "title": "34.16.1 DSI Wrapper configuration register (DSI_WCFGR)",
      "page_pdf_1based": 1364
    },
    {
      "level": 3,
      "title": "34.16.2 DSI Wrapper control register (DSI_WCR)",
      "page_pdf_1based": 1365
    },
    {
      "level": 3,
      "title": "34.16.3 DSI Wrapper interrupt enable register (DSI_WIER)",
      "page_pdf_1based": 1365
    },
    {
      "level": 3,
      "title": "34.16.4 DSI Wrapper interrupt and status register (DSI_WISR)",
      "page_pdf_1based": 1366
    },
    {
      "level": 3,
      "title": "34.16.5 DSI Wrapper interrupt flag clear register (DSI_WIFCR)",
      "page_pdf_1based": 1367
    },
    {
      "level": 3,
      "title": "34.16.6 DSI Wrapper PHY configuration register 0 (DSI_WPCR0)",
      "page_pdf_1based": 1368
    },
    {
      "level": 3,
      "title": "34.16.7 DSI Wrapper PHY configuration register 1 (DSI_WPCR1)",
      "page_pdf_1based": 1370
    },
    {
      "level": 3,
      "title": "34.16.8 DSI Wrapper PHY configuration register 2 (DSI_WPCR2)",
      "page_pdf_1based": 1372
    },
    {
      "level": 3,
      "title": "34.16.9 DSI Wrapper PHY configuration register 3 (DSI_WPCR3)",
      "page_pdf_1based": 1373
    },
    {
      "level": 3,
      "title": "34.16.10 DSI Wrapper PHY configuration register 4 (DSI_WPCR4)",
      "page_pdf_1based": 1373
    },
    {
      "level": 3,
      "title": "34.16.11 DSI Wrapper regulator and PLL control register (DSI_WRPCR)",
      "page_pdf_1based": 1374
    },
    {
      "level": 3,
      "title": "34.16.12 DSI register map",
      "page_pdf_1based": 1375
    },
    {
      "level": 4,
      "title": "Table 294. DSI register map and reset values",
      "page_pdf_1based": 1375
    },
    {
      "level": 1,
      "title": "35 JPEG codec (JPEG)",
      "page_pdf_1based": 1381
    },
    {
      "level": 2,
      "title": "35.1 Introduction",
      "page_pdf_1based": 1381
    },
    {
      "level": 2,
      "title": "35.2 JPEG codec main features",
      "page_pdf_1based": 1381
    },
    {
      "level": 2,
      "title": "35.3 JPEG codec block functional description",
      "page_pdf_1based": 1382
    },
    {
      "level": 3,
      "title": "35.3.1 General description",
      "page_pdf_1based": 1382
    },
    {
      "level": 4,
      "title": "Figure 292. JPEG codec block diagram",
      "page_pdf_1based": 1382
    },
    {
      "level": 3,
      "title": "35.3.2 JPEG internal signals",
      "page_pdf_1based": 1382
    },
    {
      "level": 4,
      "title": "Table 295. JPEG internal signals",
      "page_pdf_1based": 1382
    },
    {
      "level": 3,
      "title": "35.3.3 JPEG decoding procedure",
      "page_pdf_1based": 1383
    },
    {
      "level": 3,
      "title": "35.3.4 JPEG encoding procedure",
      "page_pdf_1based": 1384
    },
    {
      "level": 2,
      "title": "35.4 JPEG codec interrupts",
      "page_pdf_1based": 1386
    },
    {
      "level": 3,
      "title": "Table 296. JPEG codec interrupt requests",
      "page_pdf_1based": 1386
    },
    {
      "level": 2,
      "title": "35.5 JPEG codec registers",
      "page_pdf_1based": 1387
    },
    {
      "level": 3,
      "title": "35.5.1 JPEG codec control register (JPEG_CONFR0)",
      "page_pdf_1based": 1387
    },
    {
      "level": 3,
      "title": "35.5.2 JPEG codec configuration register 1 (JPEG_CONFR1)",
      "page_pdf_1based": 1387
    },
    {
      "level": 3,
      "title": "35.5.3 JPEG codec configuration register 2 (JPEG_CONFR2)",
      "page_pdf_1based": 1388
    },
    {
      "level": 3,
      "title": "35.5.4 JPEG codec configuration register 3 (JPEG_CONFR3)",
      "page_pdf_1based": 1389
    },
    {
      "level": 3,
      "title": "35.5.5 JPEG codec configuration register x (JPEG_CONFRx)",
      "page_pdf_1based": 1389
    },
    {
      "level": 3,
      "title": "35.5.6 JPEG control register (JPEG_CR)",
      "page_pdf_1based": 1390
    },
    {
      "level": 3,
      "title": "35.5.7 JPEG status register (JPEG_SR)",
      "page_pdf_1based": 1391
    },
    {
      "level": 3,
      "title": "35.5.8 JPEG clear flag register (JPEG_CFR)",
      "page_pdf_1based": 1392
    },
    {
      "level": 3,
      "title": "35.5.9 JPEG data input register (JPEG_DIR)",
      "page_pdf_1based": 1393
    },
    {
      "level": 3,
      "title": "35.5.10 JPEG data output register (JPEG_DOR)",
      "page_pdf_1based": 1393
    },
    {
      "level": 3,
      "title": "35.5.11 JPEG quantization memory x (JPEG_QMEMx_y)",
      "page_pdf_1based": 1394
    },
    {
      "level": 3,
      "title": "35.5.12 JPEG Huffman min (JPEG_HUFFMINx_y)",
      "page_pdf_1based": 1394
    },
    {
      "level": 3,
      "title": "35.5.13 JPEG Huffman min x (JPEG_HUFFMINx_y)",
      "page_pdf_1based": 1395
    },
    {
      "level": 3,
      "title": "35.5.14 JPEG Huffman base (JPEG_HUFFBASEx)",
      "page_pdf_1based": 1395
    },
    {
      "level": 3,
      "title": "35.5.15 JPEG Huffman symbol (JPEG_HUFFSYMBx)",
      "page_pdf_1based": 1396
    },
    {
      "level": 3,
      "title": "35.5.16 JPEG DHT memory (JPEG_DHTMEMx)",
      "page_pdf_1based": 1397
    },
    {
      "level": 3,
      "title": "35.5.17 JPEG Huffman encoder ACx (JPEG_HUFFENC_ACx_y)",
      "page_pdf_1based": 1397
    },
    {
      "level": 3,
      "title": "35.5.18 JPEG Huffman encoder DCx (JPEG_HUFFENC_DCx_y)",
      "page_pdf_1based": 1398
    },
    {
      "level": 3,
      "title": "35.5.19 JPEG codec register map",
      "page_pdf_1based": 1399
    },
    {
      "level": 4,
      "title": "Table 297. JPEG codec register map and reset values",
      "page_pdf_1based": 1399
    },
    {
      "level": 1,
      "title": "36 True random number generator (RNG)",
      "page_pdf_1based": 1401
    },
    {
      "level": 2,
      "title": "36.1 Introduction",
      "page_pdf_1based": 1401
    },
    {
      "level": 2,
      "title": "36.2 RNG main features",
      "page_pdf_1based": 1401
    },
    {
      "level": 2,
      "title": "36.3 RNG functional description",
      "page_pdf_1based": 1402
    },
    {
      "level": 3,
      "title": "36.3.1 RNG block diagram",
      "page_pdf_1based": 1402
    },
    {
      "level": 4,
      "title": "Figure 293. RNG block diagram",
      "page_pdf_1based": 1402
    },
    {
      "level": 3,
      "title": "36.3.2 RNG internal signals",
      "page_pdf_1based": 1402
    },
    {
      "level": 4,
      "title": "Table 298. RNG internal input/output signals",
      "page_pdf_1based": 1402
    },
    {
      "level": 3,
      "title": "36.3.3 Random number generation",
      "page_pdf_1based": 1403
    },
    {
      "level": 4,
      "title": "Figure 294. Entropy source model",
      "page_pdf_1based": 1403
    },
    {
      "level": 3,
      "title": "36.3.4 RNG initialization",
      "page_pdf_1based": 1405
    },
    {
      "level": 4,
      "title": "Figure 295. RNG initialization overview",
      "page_pdf_1based": 1406
    },
    {
      "level": 3,
      "title": "36.3.5 RNG operation",
      "page_pdf_1based": 1406
    },
    {
      "level": 3,
      "title": "36.3.6 RNG clocking",
      "page_pdf_1based": 1407
    },
    {
      "level": 3,
      "title": "36.3.7 Error management",
      "page_pdf_1based": 1407
    },
    {
      "level": 3,
      "title": "36.3.8 RNG low-power use",
      "page_pdf_1based": 1408
    },
    {
      "level": 2,
      "title": "36.4 RNG interrupts",
      "page_pdf_1based": 1409
    },
    {
      "level": 3,
      "title": "Table 299. RNG interrupt requests",
      "page_pdf_1based": 1409
    },
    {
      "level": 2,
      "title": "36.5 RNG processing time",
      "page_pdf_1based": 1409
    },
    {
      "level": 2,
      "title": "36.6 RNG entropy source validation",
      "page_pdf_1based": 1409
    },
    {
      "level": 3,
      "title": "36.6.1 Introduction",
      "page_pdf_1based": 1409
    },
    {
      "level": 3,
      "title": "36.6.2 Validation conditions",
      "page_pdf_1based": 1409
    },
    {
      "level": 3,
      "title": "36.6.3 Data collection",
      "page_pdf_1based": 1410
    },
    {
      "level": 2,
      "title": "36.7 RNG registers",
      "page_pdf_1based": 1410
    },
    {
      "level": 3,
      "title": "36.7.1 RNG control register (RNG_CR)",
      "page_pdf_1based": 1410
    },
    {
      "level": 3,
      "title": "36.7.2 RNG status register (RNG_SR)",
      "page_pdf_1based": 1411
    },
    {
      "level": 3,
      "title": "36.7.3 RNG data register (RNG_DR)",
      "page_pdf_1based": 1412
    },
    {
      "level": 3,
      "title": "36.7.4 RNG register map",
      "page_pdf_1based": 1412
    },
    {
      "level": 4,
      "title": "Table 300. RNG register map and reset map",
      "page_pdf_1based": 1412
    },
    {
      "level": 1,
      "title": "37 Cryptographic processor (CRYP)",
      "page_pdf_1based": 1413
    },
    {
      "level": 2,
      "title": "37.1 Introduction",
      "page_pdf_1based": 1413
    },
    {
      "level": 2,
      "title": "37.2 CRYP main features",
      "page_pdf_1based": 1413
    },
    {
      "level": 2,
      "title": "37.3 CRYP implementation",
      "page_pdf_1based": 1414
    },
    {
      "level": 2,
      "title": "37.4 CRYP functional description",
      "page_pdf_1based": 1415
    },
    {
      "level": 3,
      "title": "37.4.1 CRYP block diagram",
      "page_pdf_1based": 1415
    },
    {
      "level": 4,
      "title": "Figure 296. CRYP block diagram",
      "page_pdf_1based": 1415
    },
    {
      "level": 3,
      "title": "37.4.2 CRYP internal signals",
      "page_pdf_1based": 1416
    },
    {
      "level": 4,
      "title": "Table 301. CRYP internal input/output signals",
      "page_pdf_1based": 1416
    },
    {
      "level": 3,
      "title": "37.4.3 CRYP DES/TDES cryptographic core",
      "page_pdf_1based": 1416
    },
    {
      "level": 3,
      "title": "37.4.4 CRYP AES cryptographic core",
      "page_pdf_1based": 1417
    },
    {
      "level": 4,
      "title": "Figure 297. AES-ECB mode overview",
      "page_pdf_1based": 1418
    },
    {
      "level": 4,
      "title": "Figure 298. AES-CBC mode overview",
      "page_pdf_1based": 1419
    },
    {
      "level": 4,
      "title": "Figure 299. AES-CTR mode overview",
      "page_pdf_1based": 1420
    },
    {
      "level": 4,
      "title": "Figure 300. AES-GCM mode overview",
      "page_pdf_1based": 1421
    },
    {
      "level": 4,
      "title": "Figure 301. AES-GMAC mode overview",
      "page_pdf_1based": 1421
    },
    {
      "level": 4,
      "title": "Figure 302. AES-CCM mode overview",
      "page_pdf_1based": 1422
    },
    {
      "level": 3,
      "title": "37.4.5 CRYP procedure to perform a cipher operation",
      "page_pdf_1based": 1423
    },
    {
      "level": 3,
      "title": "37.4.6 CRYP busy state",
      "page_pdf_1based": 1425
    },
    {
      "level": 3,
      "title": "37.4.7 Preparing the CRYP AES key for decryption",
      "page_pdf_1based": 1426
    },
    {
      "level": 3,
      "title": "37.4.8 CRYP stealing and data padding",
      "page_pdf_1based": 1426
    },
    {
      "level": 3,
      "title": "37.4.9 CRYP suspend/resume operations",
      "page_pdf_1based": 1427
    },
    {
      "level": 4,
      "title": "Figure 303. Example of suspend mode management",
      "page_pdf_1based": 1427
    },
    {
      "level": 3,
      "title": "37.4.10 CRYP DES/TDES basic chaining modes (ECB, CBC)",
      "page_pdf_1based": 1428
    },
    {
      "level": 4,
      "title": "Figure 304. DES/TDES-ECB mode encryption",
      "page_pdf_1based": 1428
    },
    {
      "level": 4,
      "title": "Figure 305. DES/TDES-ECB mode decryption",
      "page_pdf_1based": 1429
    },
    {
      "level": 4,
      "title": "Figure 306. DES/TDES-CBC mode encryption",
      "page_pdf_1based": 1430
    },
    {
      "level": 4,
      "title": "Figure 307. DES/TDES-CBC mode decryption",
      "page_pdf_1based": 1431
    },
    {
      "level": 3,
      "title": "37.4.11 CRYP AES basic chaining modes (ECB, CBC)",
      "page_pdf_1based": 1433
    },
    {
      "level": 4,
      "title": "Figure 308. AES-ECB mode encryption",
      "page_pdf_1based": 1433
    },
    {
      "level": 4,
      "title": "Figure 309. AES-ECB mode decryption",
      "page_pdf_1based": 1434
    },
    {
      "level": 4,
      "title": "Figure 310. AES-CBC mode encryption",
      "page_pdf_1based": 1435
    },
    {
      "level": 4,
      "title": "Figure 311. AES-CBC mode decryption",
      "page_pdf_1based": 1436
    },
    {
      "level": 3,
      "title": "37.4.12 CRYP AES counter mode (AES-CTR)",
      "page_pdf_1based": 1438
    },
    {
      "level": 4,
      "title": "Figure 312. Message construction for the Counter mode",
      "page_pdf_1based": 1438
    },
    {
      "level": 4,
      "title": "Figure 313. AES-CTR mode encryption",
      "page_pdf_1based": 1439
    },
    {
      "level": 4,
      "title": "Figure 314. AES-CTR mode decryption",
      "page_pdf_1based": 1440
    },
    {
      "level": 4,
      "title": "Table 302. Counter mode initialization vector",
      "page_pdf_1based": 1440
    },
    {
      "level": 3,
      "title": "37.4.13 CRYP AES Galois/counter mode (GCM)",
      "page_pdf_1based": 1442
    },
    {
      "level": 4,
      "title": "Figure 315. Message construction for the Galois/counter mode",
      "page_pdf_1based": 1442
    },
    {
      "level": 4,
      "title": "Table 303. GCM last block definition",
      "page_pdf_1based": 1443
    },
    {
      "level": 4,
      "title": "Table 304. GCM mode IV registers initialization",
      "page_pdf_1based": 1443
    },
    {
      "level": 3,
      "title": "37.4.14 CRYP AES Galois message authentication code (GMAC)",
      "page_pdf_1based": 1447
    },
    {
      "level": 4,
      "title": "Figure 316. Message construction for the Galois Message Authentication Code mode",
      "page_pdf_1based": 1447
    },
    {
      "level": 3,
      "title": "37.4.15 CRYP AES Counter with CBC-MAC (CCM)",
      "page_pdf_1based": 1448
    },
    {
      "level": 4,
      "title": "Figure 317. Message construction for the Counter with CBC-MAC mode",
      "page_pdf_1based": 1448
    },
    {
      "level": 4,
      "title": "Table 305. CCM mode IV registers initialization",
      "page_pdf_1based": 1450
    },
    {
      "level": 3,
      "title": "37.4.16 CRYP data registers and data swapping",
      "page_pdf_1based": 1453
    },
    {
      "level": 4,
      "title": "Table 306. DES/TDES data swapping example",
      "page_pdf_1based": 1454
    },
    {
      "level": 4,
      "title": "Figure 318. 64-bit block construction according to the data type (IN FIFO)",
      "page_pdf_1based": 1455
    },
    {
      "level": 4,
      "title": "Table 307. AES data swapping example",
      "page_pdf_1based": 1455
    },
    {
      "level": 4,
      "title": "Figure 319. 128-bit block construction according to the data type",
      "page_pdf_1based": 1457
    },
    {
      "level": 3,
      "title": "37.4.17 CRYP key registers",
      "page_pdf_1based": 1457
    },
    {
      "level": 4,
      "title": "Table 308. Key endianness in CRYP_KxR/LR registers (AES 128/192/256-bit keys)",
      "page_pdf_1based": 1457
    },
    {
      "level": 4,
      "title": "Table 309. Key endianness in CRYP_KxR/LR registers (DES K1 and TDES K1/2/3)",
      "page_pdf_1based": 1458
    },
    {
      "level": 3,
      "title": "37.4.18 CRYP initialization vector registers",
      "page_pdf_1based": 1458
    },
    {
      "level": 4,
      "title": "Table 310. Initialization vector endianness in CRYP_IVx(L/R)R registers (AES)",
      "page_pdf_1based": 1458
    },
    {
      "level": 4,
      "title": "Table 311. Initialization vector endianness in CRYP_IVx(L/R)R registers (DES/TDES)",
      "page_pdf_1based": 1458
    },
    {
      "level": 3,
      "title": "37.4.19 CRYP DMA interface",
      "page_pdf_1based": 1459
    },
    {
      "level": 4,
      "title": "Table 312. Cryptographic processor configuration for memory-to-peripheral DMA transfers",
      "page_pdf_1based": 1459
    },
    {
      "level": 4,
      "title": "Table 313. Cryptographic processor configuration for peripheral-to-memory DMA transfers",
      "page_pdf_1based": 1460
    },
    {
      "level": 3,
      "title": "37.4.20 CRYP error management",
      "page_pdf_1based": 1461
    },
    {
      "level": 2,
      "title": "37.5 CRYP interrupts",
      "page_pdf_1based": 1461
    },
    {
      "level": 3,
      "title": "Table 314. CRYP interrupt requests",
      "page_pdf_1based": 1462
    },
    {
      "level": 2,
      "title": "37.6 CRYP processing time",
      "page_pdf_1based": 1462
    },
    {
      "level": 3,
      "title": "Table 315. Processing latency for ECB, CBC and CTR",
      "page_pdf_1based": 1463
    },
    {
      "level": 3,
      "title": "Table 316. Processing time (in clock cycle) for GCM and CCM per 128-bit block",
      "page_pdf_1based": 1463
    },
    {
      "level": 2,
      "title": "37.7 CRYP registers",
      "page_pdf_1based": 1463
    },
    {
      "level": 3,
      "title": "37.7.1 CRYP control register (CRYP_CR)",
      "page_pdf_1based": 1463
    },
    {
      "level": 3,
      "title": "37.7.2 CRYP status register (CRYP_SR)",
      "page_pdf_1based": 1465
    },
    {
      "level": 3,
      "title": "37.7.3 CRYP data input register (CRYP_DIN)",
      "page_pdf_1based": 1466
    },
    {
      "level": 3,
      "title": "37.7.4 CRYP data output register (CRYP_DOUT)",
      "page_pdf_1based": 1467
    },
    {
      "level": 3,
      "title": "37.7.5 CRYP DMA control register (CRYP_DMACR)",
      "page_pdf_1based": 1468
    },
    {
      "level": 3,
      "title": "37.7.6 CRYP interrupt mask set/clear register (CRYP_IMSCR)",
      "page_pdf_1based": 1468
    },
    {
      "level": 3,
      "title": "37.7.7 CRYP raw interrupt status register (CRYP_RISR)",
      "page_pdf_1based": 1469
    },
    {
      "level": 3,
      "title": "37.7.8 CRYP masked interrupt status register (CRYP_MISR)",
      "page_pdf_1based": 1470
    },
    {
      "level": 3,
      "title": "37.7.9 CRYP key register 0L (CRYP_K0LR)",
      "page_pdf_1based": 1470
    },
    {
      "level": 3,
      "title": "37.7.10 CRYP key register 0R (CRYP_K0RR)",
      "page_pdf_1based": 1471
    },
    {
      "level": 3,
      "title": "37.7.11 CRYP key register 1L (CRYP_K1LR)",
      "page_pdf_1based": 1471
    },
    {
      "level": 3,
      "title": "37.7.12 CRYP key register 1R (CRYP_K1RR)",
      "page_pdf_1based": 1472
    },
    {
      "level": 3,
      "title": "37.7.13 CRYP key register 2L (CRYP_K2LR)",
      "page_pdf_1based": 1472
    },
    {
      "level": 3,
      "title": "37.7.14 CRYP key register 2R (CRYP_K2RR)",
      "page_pdf_1based": 1473
    },
    {
      "level": 3,
      "title": "37.7.15 CRYP key register 3L (CRYP_K3LR)",
      "page_pdf_1based": 1473
    },
    {
      "level": 3,
      "title": "37.7.16 CRYP key register 3R (CRYP_K3RR)",
      "page_pdf_1based": 1474
    },
    {
      "level": 3,
      "title": "37.7.17 CRYP initialization vector register 0L (CRYP_IV0LR)",
      "page_pdf_1based": 1474
    },
    {
      "level": 3,
      "title": "37.7.18 CRYP initialization vector register 0R (CRYP_IV0RR)",
      "page_pdf_1based": 1475
    },
    {
      "level": 3,
      "title": "37.7.19 CRYP initialization vector register 1L (CRYP_IV1LR)",
      "page_pdf_1based": 1475
    },
    {
      "level": 3,
      "title": "37.7.20 CRYP initialization vector register 1R (CRYP_IV1RR)",
      "page_pdf_1based": 1476
    },
    {
      "level": 3,
      "title": "37.7.21 CRYP context swap GCM-CCM registers (CRYP_CSGCMCCMxR)",
      "page_pdf_1based": 1476
    },
    {
      "level": 3,
      "title": "37.7.22 CRYP context swap GCM registers (CRYP_CSGCMxR)",
      "page_pdf_1based": 1477
    },
    {
      "level": 3,
      "title": "37.7.23 CRYP register map",
      "page_pdf_1based": 1477
    },
    {
      "level": 4,
      "title": "Table 317. CRYP register map and reset values",
      "page_pdf_1based": 1477
    },
    {
      "level": 1,
      "title": "38 Hash processor (HASH)",
      "page_pdf_1based": 1480
    },
    {
      "level": 2,
      "title": "38.1 Introduction",
      "page_pdf_1based": 1480
    },
    {
      "level": 2,
      "title": "38.2 HASH main features",
      "page_pdf_1based": 1480
    },
    {
      "level": 2,
      "title": "38.3 HASH implementation",
      "page_pdf_1based": 1481
    },
    {
      "level": 2,
      "title": "38.4 HASH functional description",
      "page_pdf_1based": 1481
    },
    {
      "level": 3,
      "title": "38.4.1 HASH block diagram",
      "page_pdf_1based": 1481
    },
    {
      "level": 4,
      "title": "Figure 320. HASH block diagram",
      "page_pdf_1based": 1481
    },
    {
      "level": 3,
      "title": "38.4.2 HASH internal signals",
      "page_pdf_1based": 1482
    },
    {
      "level": 4,
      "title": "Table 318. HASH internal input/output signals",
      "page_pdf_1based": 1482
    },
    {
      "level": 3,
      "title": "38.4.3 About secure hash algorithms",
      "page_pdf_1based": 1482
    },
    {
      "level": 3,
      "title": "38.4.4 Message data feeding",
      "page_pdf_1based": 1482
    },
    {
      "level": 4,
      "title": "Figure 321. Message data swapping feature",
      "page_pdf_1based": 1483
    },
    {
      "level": 3,
      "title": "38.4.5 Message digest computing",
      "page_pdf_1based": 1484
    },
    {
      "level": 4,
      "title": "Table 319. Hash processor outputs",
      "page_pdf_1based": 1485
    },
    {
      "level": 3,
      "title": "38.4.6 Message padding",
      "page_pdf_1based": 1485
    },
    {
      "level": 3,
      "title": "38.4.7 HMAC operation",
      "page_pdf_1based": 1487
    },
    {
      "level": 3,
      "title": "38.4.8 HASH suspend/resume operations",
      "page_pdf_1based": 1489
    },
    {
      "level": 4,
      "title": "Figure 322. HASH suspend/resume mechanism",
      "page_pdf_1based": 1489
    },
    {
      "level": 3,
      "title": "38.4.9 HASH DMA interface",
      "page_pdf_1based": 1491
    },
    {
      "level": 3,
      "title": "38.4.10 HASH error management",
      "page_pdf_1based": 1491
    },
    {
      "level": 2,
      "title": "38.5 HASH interrupts",
      "page_pdf_1based": 1491
    },
    {
      "level": 3,
      "title": "Table 320. HASH interrupt requests",
      "page_pdf_1based": 1492
    },
    {
      "level": 2,
      "title": "38.6 HASH processing time",
      "page_pdf_1based": 1492
    },
    {
      "level": 3,
      "title": "Table 321. Processing time (in clock cycle)",
      "page_pdf_1based": 1492
    },
    {
      "level": 2,
      "title": "38.7 HASH registers",
      "page_pdf_1based": 1493
    },
    {
      "level": 3,
      "title": "38.7.1 HASH control register (HASH_CR)",
      "page_pdf_1based": 1493
    },
    {
      "level": 3,
      "title": "38.7.2 HASH data input register (HASH_DIN)",
      "page_pdf_1based": 1495
    },
    {
      "level": 3,
      "title": "38.7.3 HASH start register (HASH_STR)",
      "page_pdf_1based": 1496
    },
    {
      "level": 3,
      "title": "38.7.4 HASH digest registers",
      "page_pdf_1based": 1497
    },
    {
      "level": 3,
      "title": "38.7.5 HASH interrupt enable register (HASH_IMR)",
      "page_pdf_1based": 1498
    },
    {
      "level": 3,
      "title": "38.7.6 HASH status register (HASH_SR)",
      "page_pdf_1based": 1499
    },
    {
      "level": 3,
      "title": "38.7.7 HASH context swap registers",
      "page_pdf_1based": 1499
    },
    {
      "level": 3,
      "title": "38.7.8 HASH register map",
      "page_pdf_1based": 1500
    },
    {
      "level": 4,
      "title": "Table 322. HASH register map and reset values",
      "page_pdf_1based": 1500
    },
    {
      "level": 1,
      "title": "39 High-resolution timer (HRTIM)",
      "page_pdf_1based": 1502
    },
    {
      "level": 2,
      "title": "39.1 Introduction",
      "page_pdf_1based": 1502
    },
    {
      "level": 2,
      "title": "39.2 Main features",
      "page_pdf_1based": 1503
    },
    {
      "level": 2,
      "title": "39.3 Functional description",
      "page_pdf_1based": 1504
    },
    {
      "level": 3,
      "title": "39.3.1 General description",
      "page_pdf_1based": 1504
    },
    {
      "level": 4,
      "title": "Figure 323. High-resolution timer block diagram",
      "page_pdf_1based": 1505
    },
    {
      "level": 3,
      "title": "39.3.2 HRTIM pins and internal signals",
      "page_pdf_1based": 1506
    },
    {
      "level": 4,
      "title": "Table 323. HRTIM Input/output summary",
      "page_pdf_1based": 1506
    },
    {
      "level": 3,
      "title": "39.3.3 Clocks",
      "page_pdf_1based": 1507
    },
    {
      "level": 4,
      "title": "Table 324. Timer resolution and min. PWM frequency for fHRTIM = 400 MHz",
      "page_pdf_1based": 1508
    },
    {
      "level": 3,
      "title": "39.3.4 Timer A..E timing units",
      "page_pdf_1based": 1510
    },
    {
      "level": 4,
      "title": "Figure 324. Timer A..E overview",
      "page_pdf_1based": 1510
    },
    {
      "level": 4,
      "title": "Table 325. Period and Compare registers min and max values",
      "page_pdf_1based": 1510
    },
    {
      "level": 4,
      "title": "Table 326. Timer operating modes",
      "page_pdf_1based": 1511
    },
    {
      "level": 4,
      "title": "Figure 325. Continuous timer operation",
      "page_pdf_1based": 1511
    },
    {
      "level": 4,
      "title": "Figure 326. Single-shot timer operation",
      "page_pdf_1based": 1512
    },
    {
      "level": 4,
      "title": "Figure 327. Timer reset resynchronization (prescaling ratio above 32)",
      "page_pdf_1based": 1513
    },
    {
      "level": 4,
      "title": "Figure 328. Repetition rate vs HRTIM_REPxR content in continuous mode",
      "page_pdf_1based": 1514
    },
    {
      "level": 4,
      "title": "Figure 329. Repetition counter behavior in single-shot mode",
      "page_pdf_1based": 1515
    },
    {
      "level": 4,
      "title": "Table 327. Events mapping across Timer A to E",
      "page_pdf_1based": 1516
    },
    {
      "level": 4,
      "title": "Figure 330. Compare events action on outputs: set on compare 1, reset on compare 2",
      "page_pdf_1based": 1516
    },
    {
      "level": 4,
      "title": "Figure 331. Timing unit capture circuitry",
      "page_pdf_1based": 1518
    },
    {
      "level": 4,
      "title": "Figure 332. Auto-delayed overview (Compare 2 only)",
      "page_pdf_1based": 1519
    },
    {
      "level": 4,
      "title": "Figure 333. Auto-delayed compare",
      "page_pdf_1based": 1520
    },
    {
      "level": 4,
      "title": "Figure 334. Push-pull mode block diagram",
      "page_pdf_1based": 1522
    },
    {
      "level": 4,
      "title": "Figure 335. Push-pull mode example",
      "page_pdf_1based": 1523
    },
    {
      "level": 4,
      "title": "Figure 336. Complementary outputs with deadtime insertion",
      "page_pdf_1based": 1523
    },
    {
      "level": 4,
      "title": "Figure 337. Deadtime insertion vs deadtime sign (1 indicates negative deadtime)",
      "page_pdf_1based": 1524
    },
    {
      "level": 4,
      "title": "Table 328. Deadtime resolution and max absolute values",
      "page_pdf_1based": 1524
    },
    {
      "level": 4,
      "title": "Figure 338. Complementary outputs for low pulse width (SDTRx = SDTFx = 0)",
      "page_pdf_1based": 1525
    },
    {
      "level": 4,
      "title": "Figure 339. Complementary outputs for low pulse width (SDTRx = SDTFx = 1)",
      "page_pdf_1based": 1525
    },
    {
      "level": 4,
      "title": "Figure 340. Complementary outputs for low pulse width (SDTRx = 0, SDTFx = 1)",
      "page_pdf_1based": 1525
    },
    {
      "level": 4,
      "title": "Figure 341. Complementary outputs for low pulse width (SDTRx = 1, SDTFx=0)",
      "page_pdf_1based": 1526
    },
    {
      "level": 3,
      "title": "39.3.5 Master timer",
      "page_pdf_1based": 1527
    },
    {
      "level": 4,
      "title": "Figure 342. Master timer overview",
      "page_pdf_1based": 1527
    },
    {
      "level": 3,
      "title": "39.3.6 Set/reset events priorities and narrow pulses management",
      "page_pdf_1based": 1528
    },
    {
      "level": 3,
      "title": "39.3.7 External events global conditioning",
      "page_pdf_1based": 1529
    },
    {
      "level": 4,
      "title": "Figure 343. External event conditioning overview (1 channel represented)",
      "page_pdf_1based": 1530
    },
    {
      "level": 4,
      "title": "Table 329. External events mapping and associated features",
      "page_pdf_1based": 1531
    },
    {
      "level": 4,
      "title": "Table 330. Output set/reset latency and jitter vs external event operating mode",
      "page_pdf_1based": 1532
    },
    {
      "level": 4,
      "title": "Figure 344. Latency to external events falling edge (counter reset and output set)",
      "page_pdf_1based": 1533
    },
    {
      "level": 4,
      "title": "Figure 345. Latency to external events (output reset on external event)",
      "page_pdf_1based": 1533
    },
    {
      "level": 3,
      "title": "39.3.8 External event filtering in timing units",
      "page_pdf_1based": 1534
    },
    {
      "level": 4,
      "title": "Figure 346. Event blanking mode",
      "page_pdf_1based": 1534
    },
    {
      "level": 4,
      "title": "Figure 347. Event postpone mode",
      "page_pdf_1based": 1534
    },
    {
      "level": 4,
      "title": "Table 331. Filtering signals mapping per time",
      "page_pdf_1based": 1535
    },
    {
      "level": 4,
      "title": "Figure 348. External trigger blanking with edge-sensitive trigger",
      "page_pdf_1based": 1536
    },
    {
      "level": 4,
      "title": "Figure 349. External trigger blanking, level sensitive triggering",
      "page_pdf_1based": 1536
    },
    {
      "level": 4,
      "title": "Figure 350. Event windowing mode",
      "page_pdf_1based": 1537
    },
    {
      "level": 4,
      "title": "Table 332. Windowing signals mapping per timer (EEFLTR[3:0] = 1111)",
      "page_pdf_1based": 1537
    },
    {
      "level": 4,
      "title": "Figure 351. External trigger windowing with edge-sensitive trigger",
      "page_pdf_1based": 1538
    },
    {
      "level": 4,
      "title": "Figure 352. External trigger windowing, level sensitive triggering",
      "page_pdf_1based": 1538
    },
    {
      "level": 3,
      "title": "39.3.9 Delayed Protection",
      "page_pdf_1based": 1539
    },
    {
      "level": 4,
      "title": "Figure 353. Delayed Idle mode entry",
      "page_pdf_1based": 1540
    },
    {
      "level": 4,
      "title": "Figure 354. Burst mode and delayed protection priorities (DIDL = 0)",
      "page_pdf_1based": 1541
    },
    {
      "level": 4,
      "title": "Figure 355. Burst mode and delayed protection priorities (DIDL = 1)",
      "page_pdf_1based": 1542
    },
    {
      "level": 4,
      "title": "Figure 356. Balanced Idle protection example",
      "page_pdf_1based": 1543
    },
    {
      "level": 3,
      "title": "39.3.10 Register preload and update management",
      "page_pdf_1based": 1545
    },
    {
      "level": 4,
      "title": "Table 333. HRTIM preloadable control registers and associated update sources",
      "page_pdf_1based": 1546
    },
    {
      "level": 4,
      "title": "Table 334. Update enable inputs and sources",
      "page_pdf_1based": 1547
    },
    {
      "level": 3,
      "title": "39.3.11 Events propagation within or across multiple timers",
      "page_pdf_1based": 1548
    },
    {
      "level": 4,
      "title": "Table 335. Master timer update event propagation",
      "page_pdf_1based": 1549
    },
    {
      "level": 4,
      "title": "Table 336. TIMx update event propagation",
      "page_pdf_1based": 1549
    },
    {
      "level": 4,
      "title": "Table 337. Reset events able to generate an update",
      "page_pdf_1based": 1550
    },
    {
      "level": 4,
      "title": "Table 338. Update event propagation for a timer reset",
      "page_pdf_1based": 1551
    },
    {
      "level": 3,
      "title": "39.3.12 Output management",
      "page_pdf_1based": 1552
    },
    {
      "level": 4,
      "title": "Table 339. Output state programming, x= A..E, y = 1 or 2",
      "page_pdf_1based": 1552
    },
    {
      "level": 4,
      "title": "Figure 357. Output management overview",
      "page_pdf_1based": 1553
    },
    {
      "level": 4,
      "title": "Figure 358. HRTIM output states and transitions",
      "page_pdf_1based": 1553
    },
    {
      "level": 3,
      "title": "39.3.13 Burst mode controller",
      "page_pdf_1based": 1554
    },
    {
      "level": 4,
      "title": "Figure 359. Burst mode operation example",
      "page_pdf_1based": 1555
    },
    {
      "level": 4,
      "title": "Table 340. Timer output programming for burst mode",
      "page_pdf_1based": 1555
    },
    {
      "level": 4,
      "title": "Table 341. Burst mode clock sources from general purpose timer",
      "page_pdf_1based": 1557
    },
    {
      "level": 4,
      "title": "Figure 360. Burst mode trigger on external event",
      "page_pdf_1based": 1557
    },
    {
      "level": 4,
      "title": "Figure 361. Delayed burst mode entry with deadtime enabled and IDLESx = 1",
      "page_pdf_1based": 1559
    },
    {
      "level": 4,
      "title": "Figure 362. Delayed Burst mode entry during deadtime",
      "page_pdf_1based": 1560
    },
    {
      "level": 4,
      "title": "Figure 363. Burst mode exit when the deadtime generator is enabled",
      "page_pdf_1based": 1561
    },
    {
      "level": 4,
      "title": "Figure 364. Burst mode emulation example",
      "page_pdf_1based": 1563
    },
    {
      "level": 3,
      "title": "39.3.14 Chopper",
      "page_pdf_1based": 1563
    },
    {
      "level": 4,
      "title": "Figure 365. Carrier frequency signal insertion",
      "page_pdf_1based": 1563
    },
    {
      "level": 4,
      "title": "Figure 366. HRTIM outputs with Chopper mode enabled",
      "page_pdf_1based": 1564
    },
    {
      "level": 3,
      "title": "39.3.15 Fault protection",
      "page_pdf_1based": 1564
    },
    {
      "level": 4,
      "title": "Figure 367. Fault protection circuitry (FAULT1 fully represented, FAULT2..5 partially)",
      "page_pdf_1based": 1565
    },
    {
      "level": 4,
      "title": "Table 342. Fault inputs",
      "page_pdf_1based": 1565
    },
    {
      "level": 4,
      "title": "Figure 368. Fault signal filtering (FLTxF[3:0]= 0010: fSAMPLING = fHRTIM, N = 4)",
      "page_pdf_1based": 1566
    },
    {
      "level": 4,
      "title": "Table 343. Sampling rate and filter length vs FLTFxF[3:0] and clock setting",
      "page_pdf_1based": 1566
    },
    {
      "level": 3,
      "title": "39.3.16 Auxiliary outputs",
      "page_pdf_1based": 1567
    },
    {
      "level": 4,
      "title": "Figure 369. Auxiliary outputs",
      "page_pdf_1based": 1568
    },
    {
      "level": 4,
      "title": "Figure 370. Auxiliary and main outputs during burst mode (DIDLx = 0)",
      "page_pdf_1based": 1569
    },
    {
      "level": 4,
      "title": "Figure 371. Deadtime distortion on auxiliary output when exiting burst mode",
      "page_pdf_1based": 1569
    },
    {
      "level": 3,
      "title": "39.3.17 Synchronizing the HRTIM with other timers or HRTIM instances",
      "page_pdf_1based": 1570
    },
    {
      "level": 4,
      "title": "Table 344. Effect of sync event vs timer operating modes",
      "page_pdf_1based": 1571
    },
    {
      "level": 4,
      "title": "Figure 372. Counter behavior in synchronized start mode",
      "page_pdf_1based": 1573
    },
    {
      "level": 3,
      "title": "39.3.18 ADC triggers",
      "page_pdf_1based": 1573
    },
    {
      "level": 4,
      "title": "Figure 373. ADC trigger selection overview",
      "page_pdf_1based": 1574
    },
    {
      "level": 3,
      "title": "39.3.19 DAC triggers",
      "page_pdf_1based": 1574
    },
    {
      "level": 4,
      "title": "Figure 374. Combining several updates on a single hrtim_dac_trgx output",
      "page_pdf_1based": 1575
    },
    {
      "level": 3,
      "title": "39.3.20 HRTIM Interrupts",
      "page_pdf_1based": 1576
    },
    {
      "level": 4,
      "title": "Table 345. HRTIM interrupt summary",
      "page_pdf_1based": 1577
    },
    {
      "level": 3,
      "title": "39.3.21 DMA",
      "page_pdf_1based": 1578
    },
    {
      "level": 4,
      "title": "Table 346. HRTIM DMA request summary",
      "page_pdf_1based": 1578
    },
    {
      "level": 4,
      "title": "Figure 375. DMA burst overview",
      "page_pdf_1based": 1579
    },
    {
      "level": 4,
      "title": "Figure 376. Burst DMA operation flowchart",
      "page_pdf_1based": 1580
    },
    {
      "level": 4,
      "title": "Figure 377. Registers update following DMA burst transfer",
      "page_pdf_1based": 1581
    },
    {
      "level": 3,
      "title": "39.3.22 HRTIM initialization",
      "page_pdf_1based": 1581
    },
    {
      "level": 3,
      "title": "39.3.23 Debug",
      "page_pdf_1based": 1582
    },
    {
      "level": 2,
      "title": "39.4 Application use cases",
      "page_pdf_1based": 1583
    },
    {
      "level": 3,
      "title": "39.4.1 Buck converter",
      "page_pdf_1based": 1583
    },
    {
      "level": 4,
      "title": "Figure 378. Buck converter topology",
      "page_pdf_1based": 1583
    },
    {
      "level": 4,
      "title": "Figure 379. Dual Buck converter management",
      "page_pdf_1based": 1584
    },
    {
      "level": 3,
      "title": "39.4.2 Buck converter with synchronous rectification",
      "page_pdf_1based": 1584
    },
    {
      "level": 4,
      "title": "Figure 380. Synchronous rectification depending on output current",
      "page_pdf_1based": 1584
    },
    {
      "level": 4,
      "title": "Figure 381. Buck with synchronous rectification",
      "page_pdf_1based": 1585
    },
    {
      "level": 3,
      "title": "39.4.3 Multiphase converters",
      "page_pdf_1based": 1585
    },
    {
      "level": 4,
      "title": "Figure 382. 3-phase interleaved buck converter",
      "page_pdf_1based": 1586
    },
    {
      "level": 4,
      "title": "Figure 383. 3-phase interleaved buck converter control",
      "page_pdf_1based": 1587
    },
    {
      "level": 3,
      "title": "39.4.4 Transition mode Power Factor Correction",
      "page_pdf_1based": 1587
    },
    {
      "level": 4,
      "title": "Figure 384. Transition mode PFC",
      "page_pdf_1based": 1587
    },
    {
      "level": 4,
      "title": "Figure 385. Transition mode PFC waveforms",
      "page_pdf_1based": 1588
    },
    {
      "level": 2,
      "title": "39.5 HRTIM registers",
      "page_pdf_1based": 1589
    },
    {
      "level": 3,
      "title": "39.5.1 HRTIM Master Timer Control Register (HRTIM_MCR)",
      "page_pdf_1based": 1589
    },
    {
      "level": 3,
      "title": "39.5.2 HRTIM Master Timer Interrupt Status Register (HRTIM_MISR)",
      "page_pdf_1based": 1592
    },
    {
      "level": 3,
      "title": "39.5.3 HRTIM Master Timer Interrupt Clear Register (HRTIM_MICR)",
      "page_pdf_1based": 1593
    },
    {
      "level": 3,
      "title": "39.5.4 HRTIM Master Timer DMA / Interrupt Enable Register (HRTIM_MDIER)",
      "page_pdf_1based": 1594
    },
    {
      "level": 3,
      "title": "39.5.5 HRTIM Master Timer Counter Register (HRTIM_MCNTR)",
      "page_pdf_1based": 1596
    },
    {
      "level": 3,
      "title": "39.5.6 HRTIM Master Timer Period Register (HRTIM_MPER)",
      "page_pdf_1based": 1596
    },
    {
      "level": 3,
      "title": "39.5.7 HRTIM Master Timer Repetition Register (HRTIM_MREP)",
      "page_pdf_1based": 1597
    },
    {
      "level": 3,
      "title": "39.5.8 HRTIM Master Timer Compare 1 Register (HRTIM_MCMP1R)",
      "page_pdf_1based": 1597
    },
    {
      "level": 3,
      "title": "39.5.9 HRTIM Master Timer Compare 2 Register (HRTIM_MCMP2R)",
      "page_pdf_1based": 1598
    },
    {
      "level": 3,
      "title": "39.5.10 HRTIM Master Timer Compare 3 Register (HRTIM_MCMP3R)",
      "page_pdf_1based": 1598
    },
    {
      "level": 3,
      "title": "39.5.11 HRTIM Master Timer Compare 4 Register (HRTIM_MCMP4R)",
      "page_pdf_1based": 1599
    },
    {
      "level": 3,
      "title": "39.5.12 HRTIM Timerx Control Register (HRTIM_TIMxCR)",
      "page_pdf_1based": 1600
    },
    {
      "level": 3,
      "title": "39.5.13 HRTIM Timerx Interrupt Status Register (HRTIM_TIMxISR)",
      "page_pdf_1based": 1604
    },
    {
      "level": 3,
      "title": "39.5.14 HRTIM Timerx Interrupt Clear Register (HRTIM_TIMxICR)",
      "page_pdf_1based": 1606
    },
    {
      "level": 3,
      "title": "39.5.15 HRTIM Timerx DMA / Interrupt Enable Register (HRTIM_TIMxDIER)",
      "page_pdf_1based": 1607
    },
    {
      "level": 3,
      "title": "39.5.16 HRTIM Timerx Counter Register (HRTIM_CNTxR)",
      "page_pdf_1based": 1610
    },
    {
      "level": 3,
      "title": "39.5.17 HRTIM Timerx Period Register (HRTIM_PERxR)",
      "page_pdf_1based": 1610
    },
    {
      "level": 3,
      "title": "39.5.18 HRTIM Timerx Repetition Register (HRTIM_REPxR)",
      "page_pdf_1based": 1611
    },
    {
      "level": 3,
      "title": "39.5.19 HRTIM Timerx Compare 1 Register (HRTIM_CMP1xR)",
      "page_pdf_1based": 1611
    },
    {
      "level": 3,
      "title": "39.5.20 HRTIM Timerx Compare 1 Compound Register (HRTIM_CMP1CxR)",
      "page_pdf_1based": 1612
    },
    {
      "level": 3,
      "title": "39.5.21 HRTIM Timerx Compare 2 Register (HRTIM_CMP2xR)",
      "page_pdf_1based": 1612
    },
    {
      "level": 3,
      "title": "39.5.22 HRTIM Timerx Compare 3 Register (HRTIM_CMP3xR)",
      "page_pdf_1based": 1613
    },
    {
      "level": 3,
      "title": "39.5.23 HRTIM Timerx Compare 4 Register (HRTIM_CMP4xR)",
      "page_pdf_1based": 1613
    },
    {
      "level": 3,
      "title": "39.5.24 HRTIM Timerx Capture 1 Register (HRTIM_CPT1xR)",
      "page_pdf_1based": 1614
    },
    {
      "level": 3,
      "title": "39.5.25 HRTIM Timerx Capture 2 Register (HRTIM_CPT2xR)",
      "page_pdf_1based": 1614
    },
    {
      "level": 3,
      "title": "39.5.26 HRTIM Timerx Deadtime Register (HRTIM_DTxR)",
      "page_pdf_1based": 1615
    },
    {
      "level": 3,
      "title": "39.5.27 HRTIM Timerx Output1 Set Register (HRTIM_SETx1R)",
      "page_pdf_1based": 1617
    },
    {
      "level": 3,
      "title": "39.5.28 HRTIM Timerx Output1 Reset Register (HRTIM_RSTx1R)",
      "page_pdf_1based": 1619
    },
    {
      "level": 3,
      "title": "39.5.29 HRTIM Timerx Output2 Set Register (HRTIM_SETx2R)",
      "page_pdf_1based": 1619
    },
    {
      "level": 3,
      "title": "39.5.30 HRTIM Timerx Output2 Reset Register (HRTIM_RSTx2R)",
      "page_pdf_1based": 1620
    },
    {
      "level": 3,
      "title": "39.5.31 HRTIM Timerx External Event Filtering Register 1 (HRTIM_EEFxR1)",
      "page_pdf_1based": 1621
    },
    {
      "level": 3,
      "title": "39.5.32 HRTIM Timerx External Event Filtering Register 2 (HRTIM_EEFxR2)",
      "page_pdf_1based": 1623
    },
    {
      "level": 3,
      "title": "39.5.33 HRTIM Timerx Reset Register (HRTIM_RSTxR)",
      "page_pdf_1based": 1624
    },
    {
      "level": 3,
      "title": "39.5.34 HRTIM Timerx Chopper Register (HRTIM_CHPxR)",
      "page_pdf_1based": 1627
    },
    {
      "level": 3,
      "title": "39.5.35 HRTIM Timerx Capture 1 Control Register (HRTIM_CPT1xCR)",
      "page_pdf_1based": 1629
    },
    {
      "level": 3,
      "title": "39.5.36 HRTIM Timerx Capture 2 Control Register (HRTIM_CPT2xCR)",
      "page_pdf_1based": 1630
    },
    {
      "level": 3,
      "title": "39.5.37 HRTIM Timerx Output Register (HRTIM_OUTxR)",
      "page_pdf_1based": 1633
    },
    {
      "level": 3,
      "title": "39.5.38 HRTIM Timerx Fault Register (HRTIM_FLTxR)",
      "page_pdf_1based": 1636
    },
    {
      "level": 3,
      "title": "39.5.39 HRTIM Control Register 1 (HRTIM_CR1)",
      "page_pdf_1based": 1637
    },
    {
      "level": 3,
      "title": "39.5.40 HRTIM Control Register 2 (HRTIM_CR2)",
      "page_pdf_1based": 1639
    },
    {
      "level": 3,
      "title": "39.5.41 HRTIM Interrupt Status Register (HRTIM_ISR)",
      "page_pdf_1based": 1640
    },
    {
      "level": 3,
      "title": "39.5.42 HRTIM Interrupt Clear Register (HRTIM_ICR)",
      "page_pdf_1based": 1641
    },
    {
      "level": 3,
      "title": "39.5.43 HRTIM Interrupt Enable Register (HRTIM_IER)",
      "page_pdf_1based": 1642
    },
    {
      "level": 3,
      "title": "39.5.44 HRTIM Output Enable Register (HRTIM_OENR)",
      "page_pdf_1based": 1643
    },
    {
      "level": 3,
      "title": "39.5.45 HRTIM Output Disable Register (HRTIM_ODISR)",
      "page_pdf_1based": 1644
    },
    {
      "level": 3,
      "title": "39.5.46 HRTIM Output Disable Status Register (HRTIM_ODSR)",
      "page_pdf_1based": 1645
    },
    {
      "level": 3,
      "title": "39.5.47 HRTIM Burst Mode Control Register (HRTIM_BMCR)",
      "page_pdf_1based": 1646
    },
    {
      "level": 3,
      "title": "39.5.48 HRTIM Burst Mode Trigger Register (HRTIM_BMTRGR)",
      "page_pdf_1based": 1648
    },
    {
      "level": 3,
      "title": "39.5.49 HRTIM Burst Mode Compare Register (HRTIM_BMCMPR)",
      "page_pdf_1based": 1650
    },
    {
      "level": 3,
      "title": "39.5.50 HRTIM Burst Mode Period Register (HRTIM_BMPER)",
      "page_pdf_1based": 1650
    },
    {
      "level": 3,
      "title": "39.5.51 HRTIM Timer External Event Control Register 1 (HRTIM_EECR1)",
      "page_pdf_1based": 1651
    },
    {
      "level": 3,
      "title": "39.5.52 HRTIM Timer External Event Control Register 2 (HRTIM_EECR2)",
      "page_pdf_1based": 1653
    },
    {
      "level": 3,
      "title": "39.5.53 HRTIM Timer External Event Control Register 3 (HRTIM_EECR3)",
      "page_pdf_1based": 1654
    },
    {
      "level": 3,
      "title": "39.5.54 HRTIM ADC Trigger 1 Register (HRTIM_ADC1R)",
      "page_pdf_1based": 1655
    },
    {
      "level": 3,
      "title": "39.5.55 HRTIM ADC Trigger 2 Register (HRTIM_ADC2R)",
      "page_pdf_1based": 1656
    },
    {
      "level": 3,
      "title": "39.5.56 HRTIM ADC Trigger 3 Register (HRTIM_ADC3R)",
      "page_pdf_1based": 1657
    },
    {
      "level": 3,
      "title": "39.5.57 HRTIM ADC Trigger 4 Register (HRTIM_ADC4R)",
      "page_pdf_1based": 1659
    },
    {
      "level": 3,
      "title": "39.5.58 HRTIM Fault Input Register 1 (HRTIM_FLTINR1)",
      "page_pdf_1based": 1661
    },
    {
      "level": 3,
      "title": "39.5.59 HRTIM Fault Input Register 2 (HRTIM_FLTINR2)",
      "page_pdf_1based": 1663
    },
    {
      "level": 3,
      "title": "39.5.60 HRTIM Burst DMA Master timer update Register (HRTIM_BDMUPR)",
      "page_pdf_1based": 1665
    },
    {
      "level": 3,
      "title": "39.5.61 HRTIM Burst DMA Timerx update Register (HRTIM_BDTxUPR)",
      "page_pdf_1based": 1666
    },
    {
      "level": 3,
      "title": "39.5.62 HRTIM Burst DMA Data Register (HRTIM_BDMADR)",
      "page_pdf_1based": 1667
    },
    {
      "level": 3,
      "title": "39.5.63 HRTIM register map",
      "page_pdf_1based": 1668
    },
    {
      "level": 4,
      "title": "Table 347. RTIM global register map",
      "page_pdf_1based": 1668
    },
    {
      "level": 4,
      "title": "Table 348. HRTIM Register map and reset values: Master timer",
      "page_pdf_1based": 1668
    },
    {
      "level": 4,
      "title": "Table 349. HRTIM Register map and reset values: TIMx (x= A..E)",
      "page_pdf_1based": 1670
    },
    {
      "level": 4,
      "title": "Table 350. HRTIM Register map and reset values: Common functions",
      "page_pdf_1based": 1674
    },
    {
      "level": 1,
      "title": "40 Advanced-control timers (TIM1/TIM8)",
      "page_pdf_1based": 1677
    },
    {
      "level": 2,
      "title": "40.1 TIM1/TIM8 introduction",
      "page_pdf_1based": 1677
    },
    {
      "level": 2,
      "title": "40.2 TIM1/TIM8 main features",
      "page_pdf_1based": 1677
    },
    {
      "level": 3,
      "title": "Figure 386. Advanced-control timer block diagram",
      "page_pdf_1based": 1678
    },
    {
      "level": 2,
      "title": "40.3 TIM1/TIM8 functional description",
      "page_pdf_1based": 1679
    },
    {
      "level": 3,
      "title": "40.3.1 Time-base unit",
      "page_pdf_1based": 1679
    },
    {
      "level": 4,
      "title": "Figure 387. Counter timing diagram with prescaler division change from 1 to 2",
      "page_pdf_1based": 1680
    },
    {
      "level": 4,
      "title": "Figure 388. Counter timing diagram with prescaler division change from 1 to 4",
      "page_pdf_1based": 1680
    },
    {
      "level": 3,
      "title": "40.3.2 Counter modes",
      "page_pdf_1based": 1681
    },
    {
      "level": 4,
      "title": "Figure 389. Counter timing diagram, internal clock divided by 1",
      "page_pdf_1based": 1682
    },
    {
      "level": 4,
      "title": "Figure 390. Counter timing diagram, internal clock divided by 2",
      "page_pdf_1based": 1682
    },
    {
      "level": 4,
      "title": "Figure 391. Counter timing diagram, internal clock divided by 4",
      "page_pdf_1based": 1683
    },
    {
      "level": 4,
      "title": "Figure 392. Counter timing diagram, internal clock divided by N",
      "page_pdf_1based": 1683
    },
    {
      "level": 4,
      "title": "Figure 393. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)",
      "page_pdf_1based": 1684
    },
    {
      "level": 4,
      "title": "Figure 394. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
      "page_pdf_1based": 1684
    },
    {
      "level": 4,
      "title": "Figure 395. Counter timing diagram, internal clock divided by 1",
      "page_pdf_1based": 1686
    },
    {
      "level": 4,
      "title": "Figure 396. Counter timing diagram, internal clock divided by 2",
      "page_pdf_1based": 1686
    },
    {
      "level": 4,
      "title": "Figure 397. Counter timing diagram, internal clock divided by 4",
      "page_pdf_1based": 1687
    },
    {
      "level": 4,
      "title": "Figure 398. Counter timing diagram, internal clock divided by N",
      "page_pdf_1based": 1687
    },
    {
      "level": 4,
      "title": "Figure 399. Counter timing diagram, update event when repetition counter is not used",
      "page_pdf_1based": 1688
    },
    {
      "level": 4,
      "title": "Figure 400. Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6",
      "page_pdf_1based": 1689
    },
    {
      "level": 4,
      "title": "Figure 401. Counter timing diagram, internal clock divided by 2",
      "page_pdf_1based": 1690
    },
    {
      "level": 4,
      "title": "Figure 402. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36",
      "page_pdf_1based": 1690
    },
    {
      "level": 4,
      "title": "Figure 403. Counter timing diagram, internal clock divided by N",
      "page_pdf_1based": 1691
    },
    {
      "level": 4,
      "title": "Figure 404. Counter timing diagram, update event with ARPE=1 (counter underflow)",
      "page_pdf_1based": 1691
    },
    {
      "level": 4,
      "title": "Figure 405. Counter timing diagram, Update event with ARPE=1 (counter overflow)",
      "page_pdf_1based": 1692
    },
    {
      "level": 3,
      "title": "40.3.3 Repetition counter",
      "page_pdf_1based": 1692
    },
    {
      "level": 4,
      "title": "Figure 406. Update rate examples depending on mode and TIMx_RCR register settings",
      "page_pdf_1based": 1693
    },
    {
      "level": 3,
      "title": "40.3.4 External trigger input",
      "page_pdf_1based": 1694
    },
    {
      "level": 4,
      "title": "Figure 407. External trigger input block",
      "page_pdf_1based": 1694
    },
    {
      "level": 4,
      "title": "Figure 408. TIM1/TIM8 ETR input circuitry",
      "page_pdf_1based": 1694
    },
    {
      "level": 3,
      "title": "40.3.5 Clock selection",
      "page_pdf_1based": 1695
    },
    {
      "level": 4,
      "title": "Figure 409. Control circuit in normal mode, internal clock divided by 1",
      "page_pdf_1based": 1695
    },
    {
      "level": 4,
      "title": "Figure 410. TI2 external clock connection example",
      "page_pdf_1based": 1696
    },
    {
      "level": 4,
      "title": "Figure 411. Control circuit in external clock mode 1",
      "page_pdf_1based": 1697
    },
    {
      "level": 4,
      "title": "Figure 412. External trigger input block",
      "page_pdf_1based": 1697
    },
    {
      "level": 4,
      "title": "Figure 413. Control circuit in external clock mode 2",
      "page_pdf_1based": 1698
    },
    {
      "level": 3,
      "title": "40.3.6 Capture/compare channels",
      "page_pdf_1based": 1699
    },
    {
      "level": 4,
      "title": "Figure 414. Capture/compare channel (example: channel 1 input stage)",
      "page_pdf_1based": 1699
    },
    {
      "level": 4,
      "title": "Figure 415. Capture/compare channel 1 main circuit",
      "page_pdf_1based": 1699
    },
    {
      "level": 4,
      "title": "Figure 416. Output stage of capture/compare channel (channel 1, idem ch. 2 and 3)",
      "page_pdf_1based": 1700
    },
    {
      "level": 4,
      "title": "Figure 417. Output stage of capture/compare channel (channel 4)",
      "page_pdf_1based": 1700
    },
    {
      "level": 4,
      "title": "Figure 418. Output stage of capture/compare channel (channel 5, idem ch. 6)",
      "page_pdf_1based": 1701
    },
    {
      "level": 3,
      "title": "40.3.7 Input capture mode",
      "page_pdf_1based": 1701
    },
    {
      "level": 3,
      "title": "40.3.8 PWM input mode",
      "page_pdf_1based": 1702
    },
    {
      "level": 4,
      "title": "Figure 419. PWM input mode timing",
      "page_pdf_1based": 1703
    },
    {
      "level": 3,
      "title": "40.3.9 Forced output mode",
      "page_pdf_1based": 1703
    },
    {
      "level": 3,
      "title": "40.3.10 Output compare mode",
      "page_pdf_1based": 1704
    },
    {
      "level": 4,
      "title": "Figure 420. Output compare mode, toggle on OC1",
      "page_pdf_1based": 1705
    },
    {
      "level": 3,
      "title": "40.3.11 PWM mode",
      "page_pdf_1based": 1705
    },
    {
      "level": 4,
      "title": "Figure 421. Edge-aligned PWM waveforms (ARR=8)",
      "page_pdf_1based": 1706
    },
    {
      "level": 4,
      "title": "Figure 422. Center-aligned PWM waveforms (ARR=8)",
      "page_pdf_1based": 1707
    },
    {
      "level": 3,
      "title": "40.3.12 Asymmetric PWM mode",
      "page_pdf_1based": 1708
    },
    {
      "level": 4,
      "title": "Figure 423. Generation of 2 phase-shifted PWM signals with 50% duty cycle",
      "page_pdf_1based": 1709
    },
    {
      "level": 3,
      "title": "40.3.13 Combined PWM mode",
      "page_pdf_1based": 1709
    },
    {
      "level": 4,
      "title": "Figure 424. Combined PWM mode on channel 1 and 3",
      "page_pdf_1based": 1710
    },
    {
      "level": 3,
      "title": "40.3.14 Combined 3-phase PWM mode",
      "page_pdf_1based": 1710
    },
    {
      "level": 4,
      "title": "Figure 425. 3-phase combined PWM signals with multiple trigger pulses per period",
      "page_pdf_1based": 1711
    },
    {
      "level": 3,
      "title": "40.3.15 Complementary outputs and dead-time insertion",
      "page_pdf_1based": 1711
    },
    {
      "level": 4,
      "title": "Figure 426. Complementary output with dead-time insertion",
      "page_pdf_1based": 1712
    },
    {
      "level": 4,
      "title": "Figure 427. Dead-time waveforms with delay greater than the negative pulse",
      "page_pdf_1based": 1712
    },
    {
      "level": 4,
      "title": "Figure 428. Dead-time waveforms with delay greater than the positive pulse",
      "page_pdf_1based": 1713
    },
    {
      "level": 3,
      "title": "40.3.16 Using the break function",
      "page_pdf_1based": 1713
    },
    {
      "level": 4,
      "title": "Figure 429. Break and Break2 circuitry overview",
      "page_pdf_1based": 1715
    },
    {
      "level": 4,
      "title": "Figure 430. Various output behavior in response to a break event on BRK (OSSI = 1)",
      "page_pdf_1based": 1717
    },
    {
      "level": 4,
      "title": "Table 351. Behavior of timer outputs versus BRK/BRK2 inputs",
      "page_pdf_1based": 1718
    },
    {
      "level": 4,
      "title": "Figure 431. PWM output state following BRK and BRK2 pins assertion (OSSI=1)",
      "page_pdf_1based": 1718
    },
    {
      "level": 4,
      "title": "Figure 432. PWM output state following BRK assertion (OSSI=0)",
      "page_pdf_1based": 1719
    },
    {
      "level": 3,
      "title": "40.3.17 Bidirectional break inputs",
      "page_pdf_1based": 1719
    },
    {
      "level": 4,
      "title": "Figure 433. Output redirection",
      "page_pdf_1based": 1719
    },
    {
      "level": 3,
      "title": "40.3.18 Clearing the OCxREF signal on an external event",
      "page_pdf_1based": 1719
    },
    {
      "level": 4,
      "title": "Figure 434. Clearing TIMx OCxREF",
      "page_pdf_1based": 1720
    },
    {
      "level": 3,
      "title": "40.3.19 6-step PWM generation",
      "page_pdf_1based": 1721
    },
    {
      "level": 4,
      "title": "Figure 435. 6-step generation, COM example (OSSR=1)",
      "page_pdf_1based": 1721
    },
    {
      "level": 3,
      "title": "40.3.20 One-pulse mode",
      "page_pdf_1based": 1722
    },
    {
      "level": 4,
      "title": "Figure 436. Example of one pulse mode.",
      "page_pdf_1based": 1722
    },
    {
      "level": 3,
      "title": "40.3.21 Retriggerable one pulse mode",
      "page_pdf_1based": 1723
    },
    {
      "level": 4,
      "title": "Figure 437. Retriggerable one pulse mode",
      "page_pdf_1based": 1724
    },
    {
      "level": 3,
      "title": "40.3.22 Encoder interface mode",
      "page_pdf_1based": 1724
    },
    {
      "level": 4,
      "title": "Table 352. Counting direction versus encoder signals",
      "page_pdf_1based": 1725
    },
    {
      "level": 4,
      "title": "Figure 438. Example of counter operation in encoder interface mode.",
      "page_pdf_1based": 1725
    },
    {
      "level": 4,
      "title": "Figure 439. Example of encoder interface mode with TI1FP1 polarity inverted.",
      "page_pdf_1based": 1726
    },
    {
      "level": 3,
      "title": "40.3.23 UIF bit remapping",
      "page_pdf_1based": 1726
    },
    {
      "level": 3,
      "title": "40.3.24 Timer input XOR function",
      "page_pdf_1based": 1727
    },
    {
      "level": 4,
      "title": "Figure 440. Measuring time interval between edges on 3 signals",
      "page_pdf_1based": 1727
    },
    {
      "level": 3,
      "title": "40.3.25 Interfacing with Hall sensors",
      "page_pdf_1based": 1727
    },
    {
      "level": 4,
      "title": "Figure 441. Example of Hall sensor interface",
      "page_pdf_1based": 1729
    },
    {
      "level": 3,
      "title": "40.3.26 Timer synchronization",
      "page_pdf_1based": 1730
    },
    {
      "level": 4,
      "title": "Figure 442. Control circuit in reset mode",
      "page_pdf_1based": 1730
    },
    {
      "level": 4,
      "title": "Figure 443. Control circuit in Gated mode",
      "page_pdf_1based": 1731
    },
    {
      "level": 4,
      "title": "Figure 444. Control circuit in trigger mode",
      "page_pdf_1based": 1732
    },
    {
      "level": 4,
      "title": "Figure 445. Control circuit in external clock mode 2 + trigger mode",
      "page_pdf_1based": 1733
    },
    {
      "level": 3,
      "title": "40.3.27 ADC synchronization",
      "page_pdf_1based": 1734
    },
    {
      "level": 3,
      "title": "40.3.28 DMA burst mode",
      "page_pdf_1based": 1734
    },
    {
      "level": 3,
      "title": "40.3.29 Debug mode",
      "page_pdf_1based": 1735
    },
    {
      "level": 2,
      "title": "40.4 TIM1/TIM8 registers",
      "page_pdf_1based": 1736
    },
    {
      "level": 3,
      "title": "40.4.1 TIMx control register 1 (TIMx_CR1)(x = 1, 8)",
      "page_pdf_1based": 1736
    },
    {
      "level": 3,
      "title": "40.4.2 TIMx control register 2 (TIMx_CR2)(x = 1, 8)",
      "page_pdf_1based": 1737
    },
    {
      "level": 3,
      "title": "40.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 1, 8)",
      "page_pdf_1based": 1740
    },
    {
      "level": 4,
      "title": "Table 353. TIMx internal trigger connection",
      "page_pdf_1based": 1742
    },
    {
      "level": 3,
      "title": "40.4.4 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 1, 8)",
      "page_pdf_1based": 1742
    },
    {
      "level": 3,
      "title": "40.4.5 TIMx status register (TIMx_SR)(x = 1, 8)",
      "page_pdf_1based": 1744
    },
    {
      "level": 3,
      "title": "40.4.6 TIMx event generation register (TIMx_EGR)(x = 1, 8)",
      "page_pdf_1based": 1746
    },
    {
      "level": 3,
      "title": "40.4.7 TIMx capture/compare mode register 1(TIMx_CCMR1)(x = 1, 8)",
      "page_pdf_1based": 1747
    },
    {
      "level": 3,
      "title": "40.4.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 1, 8)",
      "page_pdf_1based": 1748
    },
    {
      "level": 3,
      "title": "40.4.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 1, 8)",
      "page_pdf_1based": 1751
    },
    {
      "level": 3,
      "title": "40.4.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2)(x = 1, 8)",
      "page_pdf_1based": 1752
    },
    {
      "level": 3,
      "title": "40.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8)",
      "page_pdf_1based": 1754
    },
    {
      "level": 4,
      "title": "Table 354. Output control bits for complementary OCx and OCxN channels with break feature",
      "page_pdf_1based": 1756
    },
    {
      "level": 3,
      "title": "40.4.12 TIMx counter (TIMx_CNT)(x = 1, 8)",
      "page_pdf_1based": 1757
    },
    {
      "level": 3,
      "title": "40.4.13 TIMx prescaler (TIMx_PSC)(x = 1, 8)",
      "page_pdf_1based": 1757
    },
    {
      "level": 3,
      "title": "40.4.14 TIMx auto-reload register (TIMx_ARR)(x = 1, 8)",
      "page_pdf_1based": 1757
    },
    {
      "level": 3,
      "title": "40.4.15 TIMx repetition counter register (TIMx_RCR)(x = 1, 8)",
      "page_pdf_1based": 1758
    },
    {
      "level": 3,
      "title": "40.4.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 1, 8)",
      "page_pdf_1based": 1758
    },
    {
      "level": 3,
      "title": "40.4.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 1, 8)",
      "page_pdf_1based": 1759
    },
    {
      "level": 3,
      "title": "40.4.18 TIMx capture/compare register 3 (TIMx_CCR3)(x = 1, 8)",
      "page_pdf_1based": 1759
    },
    {
      "level": 3,
      "title": "40.4.19 TIMx capture/compare register 4 (TIMx_CCR4)(x = 1, 8)",
      "page_pdf_1based": 1760
    },
    {
      "level": 3,
      "title": "40.4.20 TIMx break and dead-time register (TIMx_BDTR)(x = 1, 8)",
      "page_pdf_1based": 1760
    },
    {
      "level": 3,
      "title": "40.4.21 TIMx DMA control register (TIMx_DCR)(x = 1, 8)",
      "page_pdf_1based": 1763
    },
    {
      "level": 3,
      "title": "40.4.22 TIMx DMA address for full transfer (TIMx_DMAR)(x = 1, 8)",
      "page_pdf_1based": 1764
    },
    {
      "level": 3,
      "title": "40.4.23 TIMx capture/compare mode register 3 (TIMx_CCMR3)(x = 1, 8)",
      "page_pdf_1based": 1765
    },
    {
      "level": 3,
      "title": "40.4.24 TIMx capture/compare register 5 (TIMx_CCR5)(x = 1, 8)",
      "page_pdf_1based": 1766
    },
    {
      "level": 3,
      "title": "40.4.25 TIMx capture/compare register 6 (TIMx_CCR6)(x = 1, 8)",
      "page_pdf_1based": 1767
    },
    {
      "level": 3,
      "title": "40.4.26 TIM1 alternate function option register 1 (TIM1_AF1)",
      "page_pdf_1based": 1767
    },
    {
      "level": 3,
      "title": "40.4.27 TIM1 Alternate function register 2 (TIM1_AF2)",
      "page_pdf_1based": 1769
    },
    {
      "level": 3,
      "title": "40.4.28 TIM8 Alternate function option register 1 (TIM8_AF1)",
      "page_pdf_1based": 1770
    },
    {
      "level": 3,
      "title": "40.4.29 TIM8 Alternate function option register 2 (TIM8_AF2)",
      "page_pdf_1based": 1772
    },
    {
      "level": 3,
      "title": "40.4.30 TIM1 timer input selection register (TIM1_TISEL)",
      "page_pdf_1based": 1774
    },
    {
      "level": 3,
      "title": "40.4.31 TIM8 timer input selection register (TIM8_TISEL)",
      "page_pdf_1based": 1774
    },
    {
      "level": 3,
      "title": "40.4.32 TIM1 register map",
      "page_pdf_1based": 1776
    },
    {
      "level": 4,
      "title": "Table 355. TIM1 register map and reset values",
      "page_pdf_1based": 1776
    },
    {
      "level": 3,
      "title": "40.4.33 TIM8 register map",
      "page_pdf_1based": 1778
    },
    {
      "level": 4,
      "title": "Table 356. TIM8 register map and reset values",
      "page_pdf_1based": 1778
    },
    {
      "level": 1,
      "title": "41 General-purpose timers (TIM2/TIM3/TIM4/TIM5)",
      "page_pdf_1based": 1781
    },
    {
      "level": 2,
      "title": "41.1 TIM2/TIM3/TIM4/TIM5 introduction",
      "page_pdf_1based": 1781
    },
    {
      "level": 2,
      "title": "41.2 TIM2/TIM3/TIM4/TIM5 main features",
      "page_pdf_1based": 1781
    },
    {
      "level": 3,
      "title": "Figure 446. General-purpose timer block diagram",
      "page_pdf_1based": 1782
    },
    {
      "level": 2,
      "title": "41.3 TIM2/TIM3/TIM4/TIM5 functional description",
      "page_pdf_1based": 1783
    },
    {
      "level": 3,
      "title": "41.3.1 Time-base unit",
      "page_pdf_1based": 1783
    },
    {
      "level": 4,
      "title": "Figure 447. Counter timing diagram with prescaler division change from 1 to 2",
      "page_pdf_1based": 1784
    },
    {
      "level": 4,
      "title": "Figure 448. Counter timing diagram with prescaler division change from 1 to 4",
      "page_pdf_1based": 1784
    },
    {
      "level": 3,
      "title": "41.3.2 Counter modes",
      "page_pdf_1based": 1785
    },
    {
      "level": 4,
      "title": "Figure 449. Counter timing diagram, internal clock divided by 1",
      "page_pdf_1based": 1785
    },
    {
      "level": 4,
      "title": "Figure 450. Counter timing diagram, internal clock divided by 2",
      "page_pdf_1based": 1786
    },
    {
      "level": 4,
      "title": "Figure 451. Counter timing diagram, internal clock divided by 4",
      "page_pdf_1based": 1786
    },
    {
      "level": 4,
      "title": "Figure 452. Counter timing diagram, internal clock divided by N",
      "page_pdf_1based": 1787
    },
    {
      "level": 4,
      "title": "Figure 453. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not preloaded)",
      "page_pdf_1based": 1787
    },
    {
      "level": 4,
      "title": "Figure 454. Counter timing diagram, Update event when ARPE=1 (TIMx_ARR preloaded)",
      "page_pdf_1based": 1788
    },
    {
      "level": 4,
      "title": "Figure 455. Counter timing diagram, internal clock divided by 1",
      "page_pdf_1based": 1789
    },
    {
      "level": 4,
      "title": "Figure 456. Counter timing diagram, internal clock divided by 2",
      "page_pdf_1based": 1789
    },
    {
      "level": 4,
      "title": "Figure 457. Counter timing diagram, internal clock divided by 4",
      "page_pdf_1based": 1790
    },
    {
      "level": 4,
      "title": "Figure 458. Counter timing diagram, internal clock divided by N",
      "page_pdf_1based": 1790
    },
    {
      "level": 4,
      "title": "Figure 459. Counter timing diagram, Update event",
      "page_pdf_1based": 1791
    },
    {
      "level": 4,
      "title": "Figure 460. Counter timing diagram, internal clock divided by 1, TIMx_ARR=0x6",
      "page_pdf_1based": 1792
    },
    {
      "level": 4,
      "title": "Figure 461. Counter timing diagram, internal clock divided by 2",
      "page_pdf_1based": 1793
    },
    {
      "level": 4,
      "title": "Figure 462. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36",
      "page_pdf_1based": 1793
    },
    {
      "level": 4,
      "title": "Figure 463. Counter timing diagram, internal clock divided by N",
      "page_pdf_1based": 1794
    },
    {
      "level": 4,
      "title": "Figure 464. Counter timing diagram, Update event with ARPE=1 (counter underflow)",
      "page_pdf_1based": 1794
    },
    {
      "level": 4,
      "title": "Figure 465. Counter timing diagram, Update event with ARPE=1 (counter overflow)",
      "page_pdf_1based": 1795
    },
    {
      "level": 3,
      "title": "41.3.3 Clock selection",
      "page_pdf_1based": 1795
    },
    {
      "level": 4,
      "title": "Figure 466. Control circuit in normal mode, internal clock divided by 1",
      "page_pdf_1based": 1796
    },
    {
      "level": 4,
      "title": "Figure 467. TI2 external clock connection example",
      "page_pdf_1based": 1796
    },
    {
      "level": 4,
      "title": "Figure 468. Control circuit in external clock mode 1",
      "page_pdf_1based": 1797
    },
    {
      "level": 4,
      "title": "Figure 469. External trigger input block",
      "page_pdf_1based": 1798
    },
    {
      "level": 4,
      "title": "Figure 470. Control circuit in external clock mode 2",
      "page_pdf_1based": 1799
    },
    {
      "level": 3,
      "title": "41.3.4 Capture/Compare channels",
      "page_pdf_1based": 1799
    },
    {
      "level": 4,
      "title": "Figure 471. Capture/Compare channel (example: channel 1 input stage)",
      "page_pdf_1based": 1799
    },
    {
      "level": 4,
      "title": "Figure 472. Capture/Compare channel 1 main circuit",
      "page_pdf_1based": 1800
    },
    {
      "level": 4,
      "title": "Figure 473. Output stage of Capture/Compare channel (channel 1)",
      "page_pdf_1based": 1800
    },
    {
      "level": 3,
      "title": "41.3.5 Input capture mode",
      "page_pdf_1based": 1800
    },
    {
      "level": 3,
      "title": "41.3.6 PWM input mode",
      "page_pdf_1based": 1801
    },
    {
      "level": 4,
      "title": "Figure 474. PWM input mode timing",
      "page_pdf_1based": 1802
    },
    {
      "level": 3,
      "title": "41.3.7 Forced output mode",
      "page_pdf_1based": 1802
    },
    {
      "level": 3,
      "title": "41.3.8 Output compare mode",
      "page_pdf_1based": 1803
    },
    {
      "level": 4,
      "title": "Figure 475. Output compare mode, toggle on OC1",
      "page_pdf_1based": 1804
    },
    {
      "level": 3,
      "title": "41.3.9 PWM mode",
      "page_pdf_1based": 1804
    },
    {
      "level": 4,
      "title": "Figure 476. Edge-aligned PWM waveforms (ARR=8)",
      "page_pdf_1based": 1805
    },
    {
      "level": 4,
      "title": "Figure 477. Center-aligned PWM waveforms (ARR=8)",
      "page_pdf_1based": 1806
    },
    {
      "level": 3,
      "title": "41.3.10 Asymmetric PWM mode",
      "page_pdf_1based": 1807
    },
    {
      "level": 4,
      "title": "Figure 478. Generation of 2 phase-shifted PWM signals with 50% duty cycle",
      "page_pdf_1based": 1807
    },
    {
      "level": 3,
      "title": "41.3.11 Combined PWM mode",
      "page_pdf_1based": 1808
    },
    {
      "level": 4,
      "title": "Figure 479. Combined PWM mode on channels 1 and 3",
      "page_pdf_1based": 1809
    },
    {
      "level": 3,
      "title": "41.3.12 Clearing the OCxREF signal on an external event",
      "page_pdf_1based": 1809
    },
    {
      "level": 4,
      "title": "Figure 480. Clearing TIMx OCxREF",
      "page_pdf_1based": 1810
    },
    {
      "level": 3,
      "title": "41.3.13 One-pulse mode",
      "page_pdf_1based": 1811
    },
    {
      "level": 4,
      "title": "Figure 481. Example of one-pulse mode.",
      "page_pdf_1based": 1811
    },
    {
      "level": 3,
      "title": "41.3.14 Retriggerable one pulse mode",
      "page_pdf_1based": 1812
    },
    {
      "level": 4,
      "title": "Figure 482. Retriggerable one-pulse mode.",
      "page_pdf_1based": 1813
    },
    {
      "level": 3,
      "title": "41.3.15 Encoder interface mode",
      "page_pdf_1based": 1813
    },
    {
      "level": 4,
      "title": "Table 357. Counting direction versus encoder signals",
      "page_pdf_1based": 1814
    },
    {
      "level": 4,
      "title": "Figure 483. Example of counter operation in encoder interface mode",
      "page_pdf_1based": 1814
    },
    {
      "level": 4,
      "title": "Figure 484. Example of encoder interface mode with TI1FP1 polarity inverted",
      "page_pdf_1based": 1815
    },
    {
      "level": 3,
      "title": "41.3.16 UIF bit remapping",
      "page_pdf_1based": 1815
    },
    {
      "level": 3,
      "title": "41.3.17 Timer input XOR function",
      "page_pdf_1based": 1815
    },
    {
      "level": 3,
      "title": "41.3.18 Timers and external trigger synchronization",
      "page_pdf_1based": 1816
    },
    {
      "level": 4,
      "title": "Figure 485. Control circuit in reset mode",
      "page_pdf_1based": 1816
    },
    {
      "level": 4,
      "title": "Figure 486. Control circuit in gated mode",
      "page_pdf_1based": 1817
    },
    {
      "level": 4,
      "title": "Figure 487. Control circuit in trigger mode",
      "page_pdf_1based": 1818
    },
    {
      "level": 4,
      "title": "Figure 488. Control circuit in external clock mode 2 + trigger mode",
      "page_pdf_1based": 1819
    },
    {
      "level": 3,
      "title": "41.3.19 Timer synchronization",
      "page_pdf_1based": 1819
    },
    {
      "level": 4,
      "title": "Figure 489. Master/Slave timer example",
      "page_pdf_1based": 1819
    },
    {
      "level": 4,
      "title": "Figure 490. Master/slave connection example with 1 channel only timers",
      "page_pdf_1based": 1820
    },
    {
      "level": 4,
      "title": "Figure 491. Gating TIM2 with OC1REF of TIM3",
      "page_pdf_1based": 1821
    },
    {
      "level": 4,
      "title": "Figure 492. Gating TIM2 with Enable of TIM3",
      "page_pdf_1based": 1822
    },
    {
      "level": 4,
      "title": "Figure 493. Triggering TIM2 with update of TIM3",
      "page_pdf_1based": 1822
    },
    {
      "level": 4,
      "title": "Figure 494. Triggering TIM2 with Enable of TIM3",
      "page_pdf_1based": 1823
    },
    {
      "level": 4,
      "title": "Figure 495. Triggering TIM3 and TIM2 with TIM3 TI1 input",
      "page_pdf_1based": 1824
    },
    {
      "level": 3,
      "title": "41.3.20 DMA burst mode",
      "page_pdf_1based": 1824
    },
    {
      "level": 3,
      "title": "41.3.21 Debug mode",
      "page_pdf_1based": 1825
    },
    {
      "level": 2,
      "title": "41.4 TIM2/TIM3/TIM4/TIM5 registers",
      "page_pdf_1based": 1826
    },
    {
      "level": 3,
      "title": "41.4.1 TIMx control register 1 (TIMx_CR1)(x = 2 to 5)",
      "page_pdf_1based": 1826
    },
    {
      "level": 3,
      "title": "41.4.2 TIMx control register 2 (TIMx_CR2)(x = 2 to 5)",
      "page_pdf_1based": 1827
    },
    {
      "level": 3,
      "title": "41.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 2 to 5)",
      "page_pdf_1based": 1829
    },
    {
      "level": 4,
      "title": "Table 358. TIMx internal trigger connection",
      "page_pdf_1based": 1832
    },
    {
      "level": 3,
      "title": "41.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 2 to 5)",
      "page_pdf_1based": 1832
    },
    {
      "level": 3,
      "title": "41.4.5 TIMx status register (TIMx_SR)(x = 2 to 5)",
      "page_pdf_1based": 1833
    },
    {
      "level": 3,
      "title": "41.4.6 TIMx event generation register (TIMx_EGR)(x = 2 to 5)",
      "page_pdf_1based": 1834
    },
    {
      "level": 3,
      "title": "41.4.7 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 2 to 5)",
      "page_pdf_1based": 1836
    },
    {
      "level": 3,
      "title": "41.4.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1) (x = 2 to 5)",
      "page_pdf_1based": 1838
    },
    {
      "level": 3,
      "title": "41.4.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 2 to 5)",
      "page_pdf_1based": 1840
    },
    {
      "level": 3,
      "title": "41.4.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2) (x = 2 to 5)",
      "page_pdf_1based": 1841
    },
    {
      "level": 3,
      "title": "41.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 2 to 5)",
      "page_pdf_1based": 1842
    },
    {
      "level": 4,
      "title": "Table 359. Output control bit for standard OCx channels",
      "page_pdf_1based": 1843
    },
    {
      "level": 3,
      "title": "41.4.12 TIMx counter (TIMx_CNT)(x = 2 to 5)",
      "page_pdf_1based": 1843
    },
    {
      "level": 3,
      "title": "41.4.13 TIMx counter [alternate] (TIMx_CNT)(x = 2 to 5)",
      "page_pdf_1based": 1844
    },
    {
      "level": 3,
      "title": "41.4.14 TIMx prescaler (TIMx_PSC)(x = 2 to 5)",
      "page_pdf_1based": 1844
    },
    {
      "level": 3,
      "title": "41.4.15 TIMx auto-reload register (TIMx_ARR)(x = 2 to 5)",
      "page_pdf_1based": 1845
    },
    {
      "level": 3,
      "title": "41.4.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 2 to 5)",
      "page_pdf_1based": 1845
    },
    {
      "level": 3,
      "title": "41.4.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 2 to 5)",
      "page_pdf_1based": 1846
    },
    {
      "level": 3,
      "title": "41.4.18 TIMx capture/compare register 3 (TIMx_CCR3)(x = 2 to 5)",
      "page_pdf_1based": 1846
    },
    {
      "level": 3,
      "title": "41.4.19 TIMx capture/compare register 4 (TIMx_CCR4)(x = 2 to 5)",
      "page_pdf_1based": 1847
    },
    {
      "level": 3,
      "title": "41.4.20 TIMx DMA control register (TIMx_DCR)(x = 2 to 5)",
      "page_pdf_1based": 1848
    },
    {
      "level": 3,
      "title": "41.4.21 TIMx DMA address for full transfer (TIMx_DMAR)(x = 2 to 5)",
      "page_pdf_1based": 1848
    },
    {
      "level": 3,
      "title": "41.4.22 TIM2 alternate function option register 1 (TIM2_AF1)",
      "page_pdf_1based": 1849
    },
    {
      "level": 3,
      "title": "41.4.23 TIM3 alternate function option register 1 (TIM3_AF1)",
      "page_pdf_1based": 1849
    },
    {
      "level": 3,
      "title": "41.4.24 TIM4 alternate function option register 1 (TIM4_AF1)",
      "page_pdf_1based": 1850
    },
    {
      "level": 3,
      "title": "41.4.25 TIM5 alternate function option register 1 (TIM5_AF1)",
      "page_pdf_1based": 1850
    },
    {
      "level": 3,
      "title": "41.4.26 TIM2 timer input selection register (TIM2_TISEL)",
      "page_pdf_1based": 1851
    },
    {
      "level": 3,
      "title": "41.4.27 TIM3 timer input selection register (TIM3_TISEL)",
      "page_pdf_1based": 1851
    },
    {
      "level": 3,
      "title": "41.4.28 TIM4 timer input selection register (TIM4_TISEL)",
      "page_pdf_1based": 1852
    },
    {
      "level": 3,
      "title": "41.4.29 TIM5 timer input selection register (TIM5_TISEL)",
      "page_pdf_1based": 1853
    },
    {
      "level": 3,
      "title": "41.4.30 TIMx register map",
      "page_pdf_1based": 1855
    },
    {
      "level": 4,
      "title": "Table 360. TIM2/TIM3/TIM4/TIM5 register map and reset values",
      "page_pdf_1based": 1855
    },
    {
      "level": 1,
      "title": "42 General-purpose timers (TIM12/TIM13/TIM14)",
      "page_pdf_1based": 1858
    },
    {
      "level": 2,
      "title": "42.1 TIM12/TIM13/TIM14 introduction",
      "page_pdf_1based": 1858
    },
    {
      "level": 2,
      "title": "42.2 TIM12/TIM13/TIM14 main features",
      "page_pdf_1based": 1858
    },
    {
      "level": 3,
      "title": "42.2.1 TIM12 main features",
      "page_pdf_1based": 1858
    },
    {
      "level": 4,
      "title": "Figure 496. General-purpose timer block diagram (TIM12)",
      "page_pdf_1based": 1859
    },
    {
      "level": 3,
      "title": "42.2.2 TIM13/TIM14 main features",
      "page_pdf_1based": 1859
    },
    {
      "level": 4,
      "title": "Figure 497. General-purpose timer block diagram (TIM13/TIM14)",
      "page_pdf_1based": 1860
    },
    {
      "level": 2,
      "title": "42.3 TIM12/TIM13/TIM14 functional description",
      "page_pdf_1based": 1861
    },
    {
      "level": 3,
      "title": "42.3.1 Time-base unit",
      "page_pdf_1based": 1861
    },
    {
      "level": 4,
      "title": "Figure 498. Counter timing diagram with prescaler division change from 1 to 2",
      "page_pdf_1based": 1862
    },
    {
      "level": 4,
      "title": "Figure 499. Counter timing diagram with prescaler division change from 1 to 4",
      "page_pdf_1based": 1862
    },
    {
      "level": 3,
      "title": "42.3.2 Counter modes",
      "page_pdf_1based": 1863
    },
    {
      "level": 4,
      "title": "Figure 500. Counter timing diagram, internal clock divided by 1",
      "page_pdf_1based": 1863
    },
    {
      "level": 4,
      "title": "Figure 501. Counter timing diagram, internal clock divided by 2",
      "page_pdf_1based": 1864
    },
    {
      "level": 4,
      "title": "Figure 502. Counter timing diagram, internal clock divided by 4",
      "page_pdf_1based": 1864
    },
    {
      "level": 4,
      "title": "Figure 503. Counter timing diagram, internal clock divided by N",
      "page_pdf_1based": 1865
    },
    {
      "level": 4,
      "title": "Figure 504. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)",
      "page_pdf_1based": 1865
    },
    {
      "level": 4,
      "title": "Figure 505. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
      "page_pdf_1based": 1866
    },
    {
      "level": 3,
      "title": "42.3.3 Clock selection",
      "page_pdf_1based": 1866
    },
    {
      "level": 4,
      "title": "Figure 506. Control circuit in normal mode, internal clock divided by 1",
      "page_pdf_1based": 1867
    },
    {
      "level": 4,
      "title": "Figure 507. TI2 external clock connection example",
      "page_pdf_1based": 1867
    },
    {
      "level": 4,
      "title": "Figure 508. Control circuit in external clock mode 1",
      "page_pdf_1based": 1868
    },
    {
      "level": 3,
      "title": "42.3.4 Capture/compare channels",
      "page_pdf_1based": 1868
    },
    {
      "level": 4,
      "title": "Figure 509. Capture/compare channel (example: channel 1 input stage)",
      "page_pdf_1based": 1869
    },
    {
      "level": 4,
      "title": "Figure 510. Capture/compare channel 1 main circuit",
      "page_pdf_1based": 1869
    },
    {
      "level": 4,
      "title": "Figure 511. Output stage of capture/compare channel (channel 1)",
      "page_pdf_1based": 1870
    },
    {
      "level": 3,
      "title": "42.3.5 Input capture mode",
      "page_pdf_1based": 1870
    },
    {
      "level": 3,
      "title": "42.3.6 PWM input mode (only for TIM12)",
      "page_pdf_1based": 1871
    },
    {
      "level": 4,
      "title": "Figure 512. PWM input mode timing",
      "page_pdf_1based": 1872
    },
    {
      "level": 3,
      "title": "42.3.7 Forced output mode",
      "page_pdf_1based": 1872
    },
    {
      "level": 3,
      "title": "42.3.8 Output compare mode",
      "page_pdf_1based": 1873
    },
    {
      "level": 4,
      "title": "Figure 513. Output compare mode, toggle on OC1.",
      "page_pdf_1based": 1874
    },
    {
      "level": 3,
      "title": "42.3.9 PWM mode",
      "page_pdf_1based": 1874
    },
    {
      "level": 4,
      "title": "Figure 514. Edge-aligned PWM waveforms (ARR=8)",
      "page_pdf_1based": 1875
    },
    {
      "level": 3,
      "title": "42.3.10 Combined PWM mode (TIM12 only)",
      "page_pdf_1based": 1875
    },
    {
      "level": 4,
      "title": "Figure 515. Combined PWM mode on channel 1 and 2",
      "page_pdf_1based": 1876
    },
    {
      "level": 3,
      "title": "42.3.11 One-pulse mode",
      "page_pdf_1based": 1876
    },
    {
      "level": 4,
      "title": "Figure 516. Example of one pulse mode.",
      "page_pdf_1based": 1877
    },
    {
      "level": 3,
      "title": "42.3.12 Retriggerable one pulse mode (TIM12 only)",
      "page_pdf_1based": 1878
    },
    {
      "level": 4,
      "title": "Figure 517. Retriggerable one pulse mode",
      "page_pdf_1based": 1878
    },
    {
      "level": 3,
      "title": "42.3.13 UIF bit remapping",
      "page_pdf_1based": 1878
    },
    {
      "level": 3,
      "title": "42.3.14 Timer input XOR function",
      "page_pdf_1based": 1879
    },
    {
      "level": 4,
      "title": "Figure 518. Measuring time interval between edges on 2 signals",
      "page_pdf_1based": 1879
    },
    {
      "level": 3,
      "title": "42.3.15 TIM12 external trigger synchronization",
      "page_pdf_1based": 1879
    },
    {
      "level": 4,
      "title": "Figure 519. Control circuit in reset mode",
      "page_pdf_1based": 1880
    },
    {
      "level": 4,
      "title": "Figure 520. Control circuit in gated mode",
      "page_pdf_1based": 1881
    },
    {
      "level": 4,
      "title": "Figure 521. Control circuit in trigger mode",
      "page_pdf_1based": 1881
    },
    {
      "level": 3,
      "title": "42.3.16 Slave mode – combined reset + trigger mode",
      "page_pdf_1based": 1882
    },
    {
      "level": 3,
      "title": "42.3.17 Timer synchronization (TIM12)",
      "page_pdf_1based": 1883
    },
    {
      "level": 3,
      "title": "42.3.18 Using timer output as trigger for other timers (TIM13/TIM14)",
      "page_pdf_1based": 1883
    },
    {
      "level": 3,
      "title": "42.3.19 Debug mode",
      "page_pdf_1based": 1883
    },
    {
      "level": 2,
      "title": "42.4 TIM12 registers",
      "page_pdf_1based": 1883
    },
    {
      "level": 3,
      "title": "42.4.1 TIM12 control register 1 (TIM12_CR1)",
      "page_pdf_1based": 1883
    },
    {
      "level": 3,
      "title": "42.4.2 TIM12 control register 2 (TIM12_CR2)",
      "page_pdf_1based": 1884
    },
    {
      "level": 3,
      "title": "42.4.3 TIM12 slave mode control register (TIM12_SMCR)",
      "page_pdf_1based": 1885
    },
    {
      "level": 4,
      "title": "Table 361. TIMx internal trigger connection",
      "page_pdf_1based": 1886
    },
    {
      "level": 3,
      "title": "42.4.4 TIM12 Interrupt enable register (TIM12_DIER)",
      "page_pdf_1based": 1887
    },
    {
      "level": 3,
      "title": "42.4.5 TIM12 status register (TIM12_SR)",
      "page_pdf_1based": 1887
    },
    {
      "level": 3,
      "title": "42.4.6 TIM12 event generation register (TIM12_EGR)",
      "page_pdf_1based": 1888
    },
    {
      "level": 3,
      "title": "42.4.7 TIM12 capture/compare mode register 1 (TIM12_CCMR1)",
      "page_pdf_1based": 1889
    },
    {
      "level": 3,
      "title": "42.4.8 TIM12 capture/compare mode register 1 [alternate] (TIM12_CCMR1)",
      "page_pdf_1based": 1890
    },
    {
      "level": 3,
      "title": "42.4.9 TIM12 capture/compare enable register (TIM12_CCER)",
      "page_pdf_1based": 1893
    },
    {
      "level": 4,
      "title": "Table 362. Output control bit for standard OCx channels",
      "page_pdf_1based": 1894
    },
    {
      "level": 3,
      "title": "42.4.10 TIM12 counter (TIM12_CNT)",
      "page_pdf_1based": 1894
    },
    {
      "level": 3,
      "title": "42.4.11 TIM12 prescaler (TIM12_PSC)",
      "page_pdf_1based": 1895
    },
    {
      "level": 3,
      "title": "42.4.12 TIM12 auto-reload register (TIM12_ARR)",
      "page_pdf_1based": 1895
    },
    {
      "level": 3,
      "title": "42.4.13 TIM12 capture/compare register 1 (TIM12_CCR1)",
      "page_pdf_1based": 1895
    },
    {
      "level": 3,
      "title": "42.4.14 TIM12 capture/compare register 2 (TIM12_CCR2)",
      "page_pdf_1based": 1896
    },
    {
      "level": 3,
      "title": "42.4.15 TIM12 timer input selection register (TIM12_TISEL)",
      "page_pdf_1based": 1896
    },
    {
      "level": 3,
      "title": "42.4.16 TIM12 register map",
      "page_pdf_1based": 1897
    },
    {
      "level": 4,
      "title": "Table 363. TIM12 register map and reset values",
      "page_pdf_1based": 1897
    },
    {
      "level": 2,
      "title": "42.5 TIM13/TIM14 registers",
      "page_pdf_1based": 1899
    },
    {
      "level": 3,
      "title": "42.5.1 TIMx control register 1 (TIMx_CR1)(x = 13 to 14)",
      "page_pdf_1based": 1899
    },
    {
      "level": 3,
      "title": "42.5.2 TIMx Interrupt enable register (TIMx_DIER)(x = 13 to 14)",
      "page_pdf_1based": 1900
    },
    {
      "level": 3,
      "title": "42.5.3 TIMx status register (TIMx_SR)(x = 13 to 14)",
      "page_pdf_1based": 1900
    },
    {
      "level": 3,
      "title": "42.5.4 TIMx event generation register (TIMx_EGR)(x = 13 to 14)",
      "page_pdf_1based": 1901
    },
    {
      "level": 3,
      "title": "42.5.5 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 13 to 14)",
      "page_pdf_1based": 1902
    },
    {
      "level": 3,
      "title": "42.5.6 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 13 to 14)",
      "page_pdf_1based": 1903
    },
    {
      "level": 3,
      "title": "42.5.7 TIMx capture/compare enable register (TIMx_CCER)(x = 13 to 14)",
      "page_pdf_1based": 1905
    },
    {
      "level": 4,
      "title": "Table 364. Output control bit for standard OCx channels",
      "page_pdf_1based": 1906
    },
    {
      "level": 3,
      "title": "42.5.8 TIMx counter (TIMx_CNT)(x = 13 to 14)",
      "page_pdf_1based": 1906
    },
    {
      "level": 3,
      "title": "42.5.9 TIMx prescaler (TIMx_PSC)(x = 13 to 14)",
      "page_pdf_1based": 1907
    },
    {
      "level": 3,
      "title": "42.5.10 TIMx auto-reload register (TIMx_ARR)(x = 13 to 14)",
      "page_pdf_1based": 1907
    },
    {
      "level": 3,
      "title": "42.5.11 TIMx capture/compare register 1 (TIMx_CCR1)(x = 13 to 14)",
      "page_pdf_1based": 1907
    },
    {
      "level": 3,
      "title": "42.5.12 TIM13 timer input selection register (TIM13_TISEL)",
      "page_pdf_1based": 1908
    },
    {
      "level": 3,
      "title": "42.5.13 TIM14 timer input selection register (TIM14_TISEL)",
      "page_pdf_1based": 1908
    },
    {
      "level": 3,
      "title": "42.5.14 TIM13/TIM14 register map",
      "page_pdf_1based": 1909
    },
    {
      "level": 4,
      "title": "Table 365. TIM13/TIM14 register map and reset values",
      "page_pdf_1based": 1909
    },
    {
      "level": 1,
      "title": "43 General-purpose timers (TIM15/TIM16/TIM17)",
      "page_pdf_1based": 1911
    },
    {
      "level": 2,
      "title": "43.1 TIM15/TIM16/TIM17 introduction",
      "page_pdf_1based": 1911
    },
    {
      "level": 2,
      "title": "43.2 TIM15 main features",
      "page_pdf_1based": 1911
    },
    {
      "level": 2,
      "title": "43.3 TIM16/TIM17 main features",
      "page_pdf_1based": 1912
    },
    {
      "level": 3,
      "title": "Figure 522. TIM15 block diagram",
      "page_pdf_1based": 1913
    },
    {
      "level": 3,
      "title": "Figure 523. TIM16/TIM17 block diagram",
      "page_pdf_1based": 1914
    },
    {
      "level": 2,
      "title": "43.4 TIM15/TIM16/TIM17 functional description",
      "page_pdf_1based": 1915
    },
    {
      "level": 3,
      "title": "43.4.1 Time-base unit",
      "page_pdf_1based": 1915
    },
    {
      "level": 4,
      "title": "Figure 524. Counter timing diagram with prescaler division change from 1 to 2",
      "page_pdf_1based": 1916
    },
    {
      "level": 4,
      "title": "Figure 525. Counter timing diagram with prescaler division change from 1 to 4",
      "page_pdf_1based": 1916
    },
    {
      "level": 3,
      "title": "43.4.2 Counter modes",
      "page_pdf_1based": 1917
    },
    {
      "level": 4,
      "title": "Figure 526. Counter timing diagram, internal clock divided by 1",
      "page_pdf_1based": 1918
    },
    {
      "level": 4,
      "title": "Figure 527. Counter timing diagram, internal clock divided by 2",
      "page_pdf_1based": 1918
    },
    {
      "level": 4,
      "title": "Figure 528. Counter timing diagram, internal clock divided by 4",
      "page_pdf_1based": 1919
    },
    {
      "level": 4,
      "title": "Figure 529. Counter timing diagram, internal clock divided by N",
      "page_pdf_1based": 1919
    },
    {
      "level": 4,
      "title": "Figure 530. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)",
      "page_pdf_1based": 1920
    },
    {
      "level": 4,
      "title": "Figure 531. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
      "page_pdf_1based": 1920
    },
    {
      "level": 3,
      "title": "43.4.3 Repetition counter",
      "page_pdf_1based": 1921
    },
    {
      "level": 4,
      "title": "Figure 532. Update rate examples depending on mode and TIMx_RCR register settings",
      "page_pdf_1based": 1922
    },
    {
      "level": 3,
      "title": "43.4.4 Clock selection",
      "page_pdf_1based": 1922
    },
    {
      "level": 4,
      "title": "Figure 533. Control circuit in normal mode, internal clock divided by 1",
      "page_pdf_1based": 1923
    },
    {
      "level": 4,
      "title": "Figure 534. TI2 external clock connection example",
      "page_pdf_1based": 1923
    },
    {
      "level": 4,
      "title": "Figure 535. Control circuit in external clock mode 1",
      "page_pdf_1based": 1924
    },
    {
      "level": 3,
      "title": "43.4.5 Capture/compare channels",
      "page_pdf_1based": 1924
    },
    {
      "level": 4,
      "title": "Figure 536. Capture/compare channel (example: channel 1 input stage)",
      "page_pdf_1based": 1925
    },
    {
      "level": 4,
      "title": "Figure 537. Capture/compare channel 1 main circuit",
      "page_pdf_1based": 1925
    },
    {
      "level": 4,
      "title": "Figure 538. Output stage of capture/compare channel (channel 1)",
      "page_pdf_1based": 1926
    },
    {
      "level": 4,
      "title": "Figure 539. Output stage of capture/compare channel (channel 2 for TIM15)",
      "page_pdf_1based": 1926
    },
    {
      "level": 3,
      "title": "43.4.6 Input capture mode",
      "page_pdf_1based": 1926
    },
    {
      "level": 3,
      "title": "43.4.7 PWM input mode (only for TIM15)",
      "page_pdf_1based": 1927
    },
    {
      "level": 4,
      "title": "Figure 540. PWM input mode timing",
      "page_pdf_1based": 1928
    },
    {
      "level": 3,
      "title": "43.4.8 Forced output mode",
      "page_pdf_1based": 1928
    },
    {
      "level": 3,
      "title": "43.4.9 Output compare mode",
      "page_pdf_1based": 1929
    },
    {
      "level": 4,
      "title": "Figure 541. Output compare mode, toggle on OC1",
      "page_pdf_1based": 1930
    },
    {
      "level": 3,
      "title": "43.4.10 PWM mode",
      "page_pdf_1based": 1930
    },
    {
      "level": 4,
      "title": "Figure 542. Edge-aligned PWM waveforms (ARR=8)",
      "page_pdf_1based": 1931
    },
    {
      "level": 3,
      "title": "43.4.11 Combined PWM mode (TIM15 only)",
      "page_pdf_1based": 1931
    },
    {
      "level": 4,
      "title": "Figure 543. Combined PWM mode on channel 1 and 2",
      "page_pdf_1based": 1932
    },
    {
      "level": 3,
      "title": "43.4.12 Complementary outputs and dead-time insertion",
      "page_pdf_1based": 1932
    },
    {
      "level": 4,
      "title": "Figure 544. Complementary output with dead-time insertion.",
      "page_pdf_1based": 1933
    },
    {
      "level": 4,
      "title": "Figure 545. Dead-time waveforms with delay greater than the negative pulse.",
      "page_pdf_1based": 1933
    },
    {
      "level": 4,
      "title": "Figure 546. Dead-time waveforms with delay greater than the positive pulse.",
      "page_pdf_1based": 1934
    },
    {
      "level": 3,
      "title": "43.4.13 Using the break function",
      "page_pdf_1based": 1934
    },
    {
      "level": 4,
      "title": "Figure 547. Break circuitry overview",
      "page_pdf_1based": 1936
    },
    {
      "level": 4,
      "title": "Figure 548. Output behavior in response to a break",
      "page_pdf_1based": 1938
    },
    {
      "level": 3,
      "title": "43.4.14 6-step PWM generation",
      "page_pdf_1based": 1939
    },
    {
      "level": 4,
      "title": "Figure 549. 6-step generation, COM example (OSSR=1)",
      "page_pdf_1based": 1939
    },
    {
      "level": 3,
      "title": "43.4.15 One-pulse mode",
      "page_pdf_1based": 1940
    },
    {
      "level": 4,
      "title": "Figure 550. Example of one pulse mode",
      "page_pdf_1based": 1940
    },
    {
      "level": 3,
      "title": "43.4.16 Retriggerable one pulse mode (TIM15 only)",
      "page_pdf_1based": 1941
    },
    {
      "level": 4,
      "title": "Figure 551. Retriggerable one pulse mode",
      "page_pdf_1based": 1942
    },
    {
      "level": 3,
      "title": "43.4.17 UIF bit remapping",
      "page_pdf_1based": 1942
    },
    {
      "level": 3,
      "title": "43.4.18 Timer input XOR function (TIM15 only)",
      "page_pdf_1based": 1943
    },
    {
      "level": 4,
      "title": "Figure 552. Measuring time interval between edges on 2 signals",
      "page_pdf_1based": 1943
    },
    {
      "level": 3,
      "title": "43.4.19 External trigger synchronization (TIM15 only)",
      "page_pdf_1based": 1944
    },
    {
      "level": 4,
      "title": "Figure 553. Control circuit in reset mode",
      "page_pdf_1based": 1944
    },
    {
      "level": 4,
      "title": "Figure 554. Control circuit in gated mode",
      "page_pdf_1based": 1945
    },
    {
      "level": 4,
      "title": "Figure 555. Control circuit in trigger mode",
      "page_pdf_1based": 1946
    },
    {
      "level": 3,
      "title": "43.4.20 Slave mode – combined reset + trigger mode",
      "page_pdf_1based": 1946
    },
    {
      "level": 3,
      "title": "43.4.21 DMA burst mode",
      "page_pdf_1based": 1946
    },
    {
      "level": 3,
      "title": "43.4.22 Timer synchronization (TIM15)",
      "page_pdf_1based": 1948
    },
    {
      "level": 3,
      "title": "43.4.23 Using timer output as trigger for other timers (TIM16/TIM17)",
      "page_pdf_1based": 1948
    },
    {
      "level": 3,
      "title": "43.4.24 Debug mode",
      "page_pdf_1based": 1948
    },
    {
      "level": 2,
      "title": "43.5 TIM15 registers",
      "page_pdf_1based": 1949
    },
    {
      "level": 3,
      "title": "43.5.1 TIM15 control register 1 (TIM15_CR1)",
      "page_pdf_1based": 1949
    },
    {
      "level": 3,
      "title": "43.5.2 TIM15 control register 2 (TIM15_CR2)",
      "page_pdf_1based": 1950
    },
    {
      "level": 3,
      "title": "43.5.3 TIM15 slave mode control register (TIM15_SMCR)",
      "page_pdf_1based": 1952
    },
    {
      "level": 4,
      "title": "Table 366. TIMx Internal trigger connection",
      "page_pdf_1based": 1953
    },
    {
      "level": 3,
      "title": "43.5.4 TIM15 DMA/interrupt enable register (TIM15_DIER)",
      "page_pdf_1based": 1953
    },
    {
      "level": 3,
      "title": "43.5.5 TIM15 status register (TIM15_SR)",
      "page_pdf_1based": 1954
    },
    {
      "level": 3,
      "title": "43.5.6 TIM15 event generation register (TIM15_EGR)",
      "page_pdf_1based": 1956
    },
    {
      "level": 3,
      "title": "43.5.7 TIM15 capture/compare mode register 1 (TIM15_CCMR1)",
      "page_pdf_1based": 1957
    },
    {
      "level": 3,
      "title": "43.5.8 TIM15 capture/compare mode register 1 [alternate] (TIM15_CCMR1)",
      "page_pdf_1based": 1958
    },
    {
      "level": 3,
      "title": "43.5.9 TIM15 capture/compare enable register (TIM15_CCER)",
      "page_pdf_1based": 1961
    },
    {
      "level": 4,
      "title": "Table 367. Output control bits for complementary OCx and OCxN channels with break feature (TIM15)",
      "page_pdf_1based": 1963
    },
    {
      "level": 3,
      "title": "43.5.10 TIM15 counter (TIM15_CNT)",
      "page_pdf_1based": 1964
    },
    {
      "level": 3,
      "title": "43.5.11 TIM15 prescaler (TIM15_PSC)",
      "page_pdf_1based": 1964
    },
    {
      "level": 3,
      "title": "43.5.12 TIM15 auto-reload register (TIM15_ARR)",
      "page_pdf_1based": 1964
    },
    {
      "level": 3,
      "title": "43.5.13 TIM15 repetition counter register (TIM15_RCR)",
      "page_pdf_1based": 1965
    },
    {
      "level": 3,
      "title": "43.5.14 TIM15 capture/compare register 1 (TIM15_CCR1)",
      "page_pdf_1based": 1965
    },
    {
      "level": 3,
      "title": "43.5.15 TIM15 capture/compare register 2 (TIM15_CCR2)",
      "page_pdf_1based": 1966
    },
    {
      "level": 3,
      "title": "43.5.16 TIM15 break and dead-time register (TIM15_BDTR)",
      "page_pdf_1based": 1966
    },
    {
      "level": 3,
      "title": "43.5.17 TIM15 DMA control register (TIM15_DCR)",
      "page_pdf_1based": 1969
    },
    {
      "level": 3,
      "title": "43.5.18 TIM15 DMA address for full transfer (TIM15_DMAR)",
      "page_pdf_1based": 1969
    },
    {
      "level": 3,
      "title": "43.5.19 TIM15 alternate register 1 (TIM15_AF1)",
      "page_pdf_1based": 1970
    },
    {
      "level": 3,
      "title": "43.5.20 TIM15 input selection register (TIM15_TISEL)",
      "page_pdf_1based": 1971
    },
    {
      "level": 3,
      "title": "43.5.21 TIM15 register map",
      "page_pdf_1based": 1972
    },
    {
      "level": 4,
      "title": "Table 368. TIM15 register map and reset values",
      "page_pdf_1based": 1972
    },
    {
      "level": 2,
      "title": "43.6 TIM16/TIM17 registers",
      "page_pdf_1based": 1974
    },
    {
      "level": 3,
      "title": "43.6.1 TIMx control register 1 (TIMx_CR1)(x = 16 to 17)",
      "page_pdf_1based": 1974
    },
    {
      "level": 3,
      "title": "43.6.2 TIMx control register 2 (TIMx_CR2)(x = 16 to 17)",
      "page_pdf_1based": 1975
    },
    {
      "level": 3,
      "title": "43.6.3 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16 to 17)",
      "page_pdf_1based": 1976
    },
    {
      "level": 3,
      "title": "43.6.4 TIMx status register (TIMx_SR)(x = 16 to 17)",
      "page_pdf_1based": 1977
    },
    {
      "level": 3,
      "title": "43.6.5 TIMx event generation register (TIMx_EGR)(x = 16 to 17)",
      "page_pdf_1based": 1978
    },
    {
      "level": 3,
      "title": "43.6.6 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 16 to 17)",
      "page_pdf_1based": 1979
    },
    {
      "level": 3,
      "title": "43.6.7 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 16 to 17)",
      "page_pdf_1based": 1980
    },
    {
      "level": 3,
      "title": "43.6.8 TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17)",
      "page_pdf_1based": 1982
    },
    {
      "level": 4,
      "title": "Table 369. Output control bits for complementary OCx and OCxN channels with break feature (TIM16/17)",
      "page_pdf_1based": 1984
    },
    {
      "level": 3,
      "title": "43.6.9 TIMx counter (TIMx_CNT)(x = 16 to 17)",
      "page_pdf_1based": 1984
    },
    {
      "level": 3,
      "title": "43.6.10 TIMx prescaler (TIMx_PSC)(x = 16 to 17)",
      "page_pdf_1based": 1985
    },
    {
      "level": 3,
      "title": "43.6.11 TIMx auto-reload register (TIMx_ARR)(x = 16 to 17)",
      "page_pdf_1based": 1985
    },
    {
      "level": 3,
      "title": "43.6.12 TIMx repetition counter register (TIMx_RCR)(x = 16 to 17)",
      "page_pdf_1based": 1986
    },
    {
      "level": 3,
      "title": "43.6.13 TIMx capture/compare register 1 (TIMx_CCR1)(x = 16 to 17)",
      "page_pdf_1based": 1986
    },
    {
      "level": 3,
      "title": "43.6.14 TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17)",
      "page_pdf_1based": 1987
    },
    {
      "level": 3,
      "title": "43.6.15 TIMx DMA control register (TIMx_DCR)(x = 16 to 17)",
      "page_pdf_1based": 1989
    },
    {
      "level": 3,
      "title": "43.6.16 TIMx DMA address for full transfer (TIMx_DMAR)(x = 16 to 17)",
      "page_pdf_1based": 1990
    },
    {
      "level": 3,
      "title": "43.6.17 TIM16 alternate function register 1 (TIM16_AF1)",
      "page_pdf_1based": 1991
    },
    {
      "level": 3,
      "title": "43.6.18 TIM16 input selection register (TIM16_TISEL)",
      "page_pdf_1based": 1992
    },
    {
      "level": 3,
      "title": "43.6.19 TIM17 alternate function register 1 (TIM17_AF1)",
      "page_pdf_1based": 1993
    },
    {
      "level": 3,
      "title": "43.6.20 TIM17 input selection register (TIM17_TISEL)",
      "page_pdf_1based": 1994
    },
    {
      "level": 3,
      "title": "43.6.21 TIM16/TIM17 register map",
      "page_pdf_1based": 1995
    },
    {
      "level": 4,
      "title": "Table 370. TIM16/TIM17 register map and reset values",
      "page_pdf_1based": 1995
    },
    {
      "level": 1,
      "title": "44 Basic timers (TIM6/TIM7)",
      "page_pdf_1based": 1997
    },
    {
      "level": 2,
      "title": "44.1 TIM6/TIM7 introduction",
      "page_pdf_1based": 1997
    },
    {
      "level": 2,
      "title": "44.2 TIM6/TIM7 main features",
      "page_pdf_1based": 1997
    },
    {
      "level": 3,
      "title": "Figure 556. Basic timer block diagram",
      "page_pdf_1based": 1997
    },
    {
      "level": 2,
      "title": "44.3 TIM6/TIM7 functional description",
      "page_pdf_1based": 1998
    },
    {
      "level": 3,
      "title": "44.3.1 Time-base unit",
      "page_pdf_1based": 1998
    },
    {
      "level": 4,
      "title": "Figure 557. Counter timing diagram with prescaler division change from 1 to 2",
      "page_pdf_1based": 1999
    },
    {
      "level": 4,
      "title": "Figure 558. Counter timing diagram with prescaler division change from 1 to 4",
      "page_pdf_1based": 1999
    },
    {
      "level": 3,
      "title": "44.3.2 Counting mode",
      "page_pdf_1based": 2000
    },
    {
      "level": 4,
      "title": "Figure 559. Counter timing diagram, internal clock divided by 1",
      "page_pdf_1based": 2000
    },
    {
      "level": 4,
      "title": "Figure 560. Counter timing diagram, internal clock divided by 2",
      "page_pdf_1based": 2001
    },
    {
      "level": 4,
      "title": "Figure 561. Counter timing diagram, internal clock divided by 4",
      "page_pdf_1based": 2001
    },
    {
      "level": 4,
      "title": "Figure 562. Counter timing diagram, internal clock divided by N",
      "page_pdf_1based": 2002
    },
    {
      "level": 4,
      "title": "Figure 563. Counter timing diagram, update event when ARPE = 0 (TIMx_ARR not preloaded)",
      "page_pdf_1based": 2002
    },
    {
      "level": 4,
      "title": "Figure 564. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)",
      "page_pdf_1based": 2003
    },
    {
      "level": 3,
      "title": "44.3.3 UIF bit remapping",
      "page_pdf_1based": 2003
    },
    {
      "level": 3,
      "title": "44.3.4 Clock source",
      "page_pdf_1based": 2003
    },
    {
      "level": 4,
      "title": "Figure 565. Control circuit in normal mode, internal clock divided by 1",
      "page_pdf_1based": 2004
    },
    {
      "level": 3,
      "title": "44.3.5 Debug mode",
      "page_pdf_1based": 2004
    },
    {
      "level": 2,
      "title": "44.4 TIM6/TIM7 registers",
      "page_pdf_1based": 2004
    },
    {
      "level": 3,
      "title": "44.4.1 TIMx control register 1 (TIMx_CR1)(x = 6 to 7)",
      "page_pdf_1based": 2004
    },
    {
      "level": 3,
      "title": "44.4.2 TIMx control register 2 (TIMx_CR2)(x = 6 to 7)",
      "page_pdf_1based": 2006
    },
    {
      "level": 3,
      "title": "44.4.3 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 6 to 7)",
      "page_pdf_1based": 2006
    },
    {
      "level": 3,
      "title": "44.4.4 TIMx status register (TIMx_SR)(x = 6 to 7)",
      "page_pdf_1based": 2007
    },
    {
      "level": 3,
      "title": "44.4.5 TIMx event generation register (TIMx_EGR)(x = 6 to 7)",
      "page_pdf_1based": 2007
    },
    {
      "level": 3,
      "title": "44.4.6 TIMx counter (TIMx_CNT)(x = 6 to 7)",
      "page_pdf_1based": 2007
    },
    {
      "level": 3,
      "title": "44.4.7 TIMx prescaler (TIMx_PSC)(x = 6 to 7)",
      "page_pdf_1based": 2008
    },
    {
      "level": 3,
      "title": "44.4.8 TIMx auto-reload register (TIMx_ARR)(x = 6 to 7)",
      "page_pdf_1based": 2008
    },
    {
      "level": 3,
      "title": "44.4.9 TIMx register map",
      "page_pdf_1based": 2009
    },
    {
      "level": 4,
      "title": "Table 371. TIMx register map and reset values",
      "page_pdf_1based": 2009
    },
    {
      "level": 1,
      "title": "45 Low-power timer (LPTIM)",
      "page_pdf_1based": 2010
    },
    {
      "level": 2,
      "title": "45.1 Introduction",
      "page_pdf_1based": 2010
    },
    {
      "level": 2,
      "title": "45.2 LPTIM main features",
      "page_pdf_1based": 2010
    },
    {
      "level": 2,
      "title": "45.3 LPTIM implementation",
      "page_pdf_1based": 2011
    },
    {
      "level": 3,
      "title": "Table 372. STM32H745/755 and STM32H747/757 LPTIM features",
      "page_pdf_1based": 2011
    },
    {
      "level": 2,
      "title": "45.4 LPTIM functional description",
      "page_pdf_1based": 2011
    },
    {
      "level": 3,
      "title": "45.4.1 LPTIM block diagram",
      "page_pdf_1based": 2011
    },
    {
      "level": 4,
      "title": "Figure 566. Low-power timer block diagram (LPTIM1 and LPTIM2)",
      "page_pdf_1based": 2011
    },
    {
      "level": 4,
      "title": "Figure 567. Low-power timer block diagram (LPTIM3)",
      "page_pdf_1based": 2012
    },
    {
      "level": 4,
      "title": "Figure 568. Low-power timer block diagram (LPTIM4 and LPTIM5)",
      "page_pdf_1based": 2012
    },
    {
      "level": 3,
      "title": "45.4.2 LPTIM pins and internal signals",
      "page_pdf_1based": 2013
    },
    {
      "level": 4,
      "title": "Table 373. LPTIM input/output pins",
      "page_pdf_1based": 2013
    },
    {
      "level": 4,
      "title": "Table 374. LPTIM internal signals",
      "page_pdf_1based": 2013
    },
    {
      "level": 3,
      "title": "45.4.3 LPTIM input and trigger mapping",
      "page_pdf_1based": 2013
    },
    {
      "level": 4,
      "title": "Table 375. LPTIM1 external trigger connection",
      "page_pdf_1based": 2013
    },
    {
      "level": 4,
      "title": "Table 376. LPTIM2 external trigger connection",
      "page_pdf_1based": 2014
    },
    {
      "level": 4,
      "title": "Table 377. LPTIM3 external trigger connection",
      "page_pdf_1based": 2014
    },
    {
      "level": 4,
      "title": "Table 378. LPTIM4 external trigger connection",
      "page_pdf_1based": 2014
    },
    {
      "level": 4,
      "title": "Table 379. LPTIM5 external trigger connection",
      "page_pdf_1based": 2015
    },
    {
      "level": 4,
      "title": "Table 380. LPTIM1 input 1 connection",
      "page_pdf_1based": 2015
    },
    {
      "level": 4,
      "title": "Table 381. LPTIM1 input 2 connection",
      "page_pdf_1based": 2015
    },
    {
      "level": 4,
      "title": "Table 382. LPTIM2 input 1 connection",
      "page_pdf_1based": 2015
    },
    {
      "level": 4,
      "title": "Table 383. LPTIM2 input 2 connection",
      "page_pdf_1based": 2016
    },
    {
      "level": 4,
      "title": "Table 384. LPTIM3 input 1 connection",
      "page_pdf_1based": 2016
    },
    {
      "level": 3,
      "title": "45.4.4 LPTIM reset and clocks",
      "page_pdf_1based": 2016
    },
    {
      "level": 3,
      "title": "45.4.5 Glitch filter",
      "page_pdf_1based": 2016
    },
    {
      "level": 4,
      "title": "Figure 569. Glitch filter timing diagram",
      "page_pdf_1based": 2017
    },
    {
      "level": 3,
      "title": "45.4.6 Prescaler",
      "page_pdf_1based": 2017
    },
    {
      "level": 4,
      "title": "Table 385. Prescaler division ratios",
      "page_pdf_1based": 2017
    },
    {
      "level": 3,
      "title": "45.4.7 Trigger multiplexer",
      "page_pdf_1based": 2018
    },
    {
      "level": 3,
      "title": "45.4.8 Operating mode",
      "page_pdf_1based": 2018
    },
    {
      "level": 4,
      "title": "Figure 570. LPTIM output waveform, single counting mode configuration",
      "page_pdf_1based": 2019
    },
    {
      "level": 4,
      "title": "Figure 571. LPTIM output waveform, Single counting mode configuration and Set-once mode activated (WAVE bit is set)",
      "page_pdf_1based": 2019
    },
    {
      "level": 4,
      "title": "Figure 572. LPTIM output waveform, Continuous counting mode configuration",
      "page_pdf_1based": 2020
    },
    {
      "level": 3,
      "title": "45.4.9 Timeout function",
      "page_pdf_1based": 2020
    },
    {
      "level": 3,
      "title": "45.4.10 Waveform generation",
      "page_pdf_1based": 2020
    },
    {
      "level": 4,
      "title": "Figure 573. Waveform generation",
      "page_pdf_1based": 2021
    },
    {
      "level": 3,
      "title": "45.4.11 Register update",
      "page_pdf_1based": 2021
    },
    {
      "level": 3,
      "title": "45.4.12 Counter mode",
      "page_pdf_1based": 2022
    },
    {
      "level": 3,
      "title": "45.4.13 Timer enable",
      "page_pdf_1based": 2022
    },
    {
      "level": 3,
      "title": "45.4.14 Timer counter reset",
      "page_pdf_1based": 2023
    },
    {
      "level": 3,
      "title": "45.4.15 Encoder mode",
      "page_pdf_1based": 2023
    },
    {
      "level": 4,
      "title": "Table 386. Encoder counting scenarios",
      "page_pdf_1based": 2024
    },
    {
      "level": 4,
      "title": "Figure 574. Encoder mode counting sequence",
      "page_pdf_1based": 2025
    },
    {
      "level": 3,
      "title": "45.4.16 Debug mode",
      "page_pdf_1based": 2025
    },
    {
      "level": 2,
      "title": "45.5 LPTIM low-power modes",
      "page_pdf_1based": 2025
    },
    {
      "level": 3,
      "title": "Table 387. Effect of low-power modes on the LPTIM",
      "page_pdf_1based": 2025
    },
    {
      "level": 2,
      "title": "45.6 LPTIM interrupts",
      "page_pdf_1based": 2026
    },
    {
      "level": 3,
      "title": "Table 388. Interrupt events",
      "page_pdf_1based": 2026
    },
    {
      "level": 2,
      "title": "45.7 LPTIM registers",
      "page_pdf_1based": 2026
    },
    {
      "level": 3,
      "title": "45.7.1 LPTIM interrupt and status register (LPTIM_ISR)",
      "page_pdf_1based": 2027
    },
    {
      "level": 3,
      "title": "45.7.2 LPTIM interrupt clear register (LPTIM_ICR)",
      "page_pdf_1based": 2028
    },
    {
      "level": 3,
      "title": "45.7.3 LPTIM interrupt enable register (LPTIM_IER)",
      "page_pdf_1based": 2028
    },
    {
      "level": 3,
      "title": "45.7.4 LPTIM configuration register (LPTIM_CFGR)",
      "page_pdf_1based": 2029
    },
    {
      "level": 3,
      "title": "45.7.5 LPTIM control register (LPTIM_CR)",
      "page_pdf_1based": 2032
    },
    {
      "level": 3,
      "title": "45.7.6 LPTIM compare register (LPTIM_CMP)",
      "page_pdf_1based": 2034
    },
    {
      "level": 3,
      "title": "45.7.7 LPTIM autoreload register (LPTIM_ARR)",
      "page_pdf_1based": 2034
    },
    {
      "level": 3,
      "title": "45.7.8 LPTIM counter register (LPTIM_CNT)",
      "page_pdf_1based": 2035
    },
    {
      "level": 3,
      "title": "45.7.9 LPTIM configuration register 2 (LPTIM_CFGR2)",
      "page_pdf_1based": 2035
    },
    {
      "level": 3,
      "title": "45.7.10 LPTIM3 configuration register 2 (LPTIM3_CFGR2)",
      "page_pdf_1based": 2036
    },
    {
      "level": 3,
      "title": "45.7.11 LPTIM register map",
      "page_pdf_1based": 2037
    },
    {
      "level": 4,
      "title": "Table 389. LPTIM register map and reset values",
      "page_pdf_1based": 2037
    },
    {
      "level": 1,
      "title": "46 Watchdog overview",
      "page_pdf_1based": 2038
    },
    {
      "level": 2,
      "title": "46.1 Watchdog main features",
      "page_pdf_1based": 2038
    },
    {
      "level": 2,
      "title": "46.2 Watchdog brief functional description",
      "page_pdf_1based": 2038
    },
    {
      "level": 3,
      "title": "Figure 575. Watchdog high-level block diagram",
      "page_pdf_1based": 2039
    },
    {
      "level": 3,
      "title": "46.2.1 Enabling the watchdog clock",
      "page_pdf_1based": 2040
    },
    {
      "level": 3,
      "title": "46.2.2 Window watchdog reset scope",
      "page_pdf_1based": 2040
    },
    {
      "level": 3,
      "title": "46.2.3 Watchdog behavior versus CPU state",
      "page_pdf_1based": 2040
    },
    {
      "level": 1,
      "title": "47 System window watchdog (WWDG)",
      "page_pdf_1based": 2041
    },
    {
      "level": 2,
      "title": "47.1 Introduction",
      "page_pdf_1based": 2041
    },
    {
      "level": 2,
      "title": "47.2 WWDG main features",
      "page_pdf_1based": 2041
    },
    {
      "level": 2,
      "title": "47.3 WWDG functional description",
      "page_pdf_1based": 2041
    },
    {
      "level": 3,
      "title": "47.3.1 WWDG block diagram",
      "page_pdf_1based": 2042
    },
    {
      "level": 4,
      "title": "Figure 576. Watchdog block diagram",
      "page_pdf_1based": 2042
    },
    {
      "level": 3,
      "title": "47.3.2 WWDG internal signals",
      "page_pdf_1based": 2042
    },
    {
      "level": 4,
      "title": "Table 390. WWDG internal input/output signals",
      "page_pdf_1based": 2042
    },
    {
      "level": 3,
      "title": "47.3.3 Enabling the watchdog",
      "page_pdf_1based": 2042
    },
    {
      "level": 3,
      "title": "47.3.4 Controlling the down-counter",
      "page_pdf_1based": 2042
    },
    {
      "level": 3,
      "title": "47.3.5 How to program the watchdog timeout",
      "page_pdf_1based": 2043
    },
    {
      "level": 4,
      "title": "Figure 577. Window watchdog timing diagram",
      "page_pdf_1based": 2043
    },
    {
      "level": 3,
      "title": "47.3.6 Debug mode",
      "page_pdf_1based": 2044
    },
    {
      "level": 2,
      "title": "47.4 WWDG interrupts",
      "page_pdf_1based": 2044
    },
    {
      "level": 2,
      "title": "47.5 WWDG registers",
      "page_pdf_1based": 2044
    },
    {
      "level": 3,
      "title": "47.5.1 WWDG control register (WWDG_CR)",
      "page_pdf_1based": 2045
    },
    {
      "level": 3,
      "title": "47.5.2 WWDG configuration register (WWDG_CFR)",
      "page_pdf_1based": 2045
    },
    {
      "level": 3,
      "title": "47.5.3 WWDG status register (WWDG_SR)",
      "page_pdf_1based": 2046
    },
    {
      "level": 3,
      "title": "47.5.4 WWDG register map",
      "page_pdf_1based": 2046
    },
    {
      "level": 4,
      "title": "Table 391. WWDG register map and reset values",
      "page_pdf_1based": 2046
    },
    {
      "level": 1,
      "title": "48 Independent watchdog (IWDG)",
      "page_pdf_1based": 2047
    },
    {
      "level": 2,
      "title": "48.1 Introduction",
      "page_pdf_1based": 2047
    },
    {
      "level": 2,
      "title": "48.2 IWDG main features",
      "page_pdf_1based": 2047
    },
    {
      "level": 2,
      "title": "48.3 IWDG functional description",
      "page_pdf_1based": 2047
    },
    {
      "level": 3,
      "title": "48.3.1 IWDG block diagram",
      "page_pdf_1based": 2047
    },
    {
      "level": 4,
      "title": "Figure 578. Independent watchdog block diagram",
      "page_pdf_1based": 2047
    },
    {
      "level": 3,
      "title": "48.3.2 IWDG internal signals",
      "page_pdf_1based": 2048
    },
    {
      "level": 4,
      "title": "Table 392. IWDG internal input/output signals",
      "page_pdf_1based": 2048
    },
    {
      "level": 3,
      "title": "48.3.3 Window option",
      "page_pdf_1based": 2048
    },
    {
      "level": 3,
      "title": "48.3.4 Hardware watchdog",
      "page_pdf_1based": 2049
    },
    {
      "level": 3,
      "title": "48.3.5 Low-power freeze",
      "page_pdf_1based": 2049
    },
    {
      "level": 3,
      "title": "48.3.6 Register access protection",
      "page_pdf_1based": 2049
    },
    {
      "level": 3,
      "title": "48.3.7 Debug mode",
      "page_pdf_1based": 2049
    },
    {
      "level": 2,
      "title": "48.4 IWDG registers",
      "page_pdf_1based": 2050
    },
    {
      "level": 3,
      "title": "48.4.1 IWDG key register (IWDG_KR)",
      "page_pdf_1based": 2050
    },
    {
      "level": 3,
      "title": "48.4.2 IWDG prescaler register (IWDG_PR)",
      "page_pdf_1based": 2051
    },
    {
      "level": 3,
      "title": "48.4.3 IWDG reload register (IWDG_RLR)",
      "page_pdf_1based": 2052
    },
    {
      "level": 3,
      "title": "48.4.4 IWDG status register (IWDG_SR)",
      "page_pdf_1based": 2053
    },
    {
      "level": 3,
      "title": "48.4.5 IWDG window register (IWDG_WINR)",
      "page_pdf_1based": 2054
    },
    {
      "level": 3,
      "title": "48.4.6 IWDG register map",
      "page_pdf_1based": 2055
    },
    {
      "level": 4,
      "title": "Table 393. IWDG register map and reset values",
      "page_pdf_1based": 2055
    },
    {
      "level": 1,
      "title": "49 Real-time clock (RTC)",
      "page_pdf_1based": 2056
    },
    {
      "level": 2,
      "title": "49.1 Introduction",
      "page_pdf_1based": 2056
    },
    {
      "level": 2,
      "title": "49.2 RTC main features",
      "page_pdf_1based": 2057
    },
    {
      "level": 2,
      "title": "49.3 RTC functional description",
      "page_pdf_1based": 2057
    },
    {
      "level": 3,
      "title": "49.3.1 RTC block diagram",
      "page_pdf_1based": 2057
    },
    {
      "level": 4,
      "title": "Figure 579. RTC block overview",
      "page_pdf_1based": 2057
    },
    {
      "level": 4,
      "title": "Figure 580. Detailed RTC block diagram",
      "page_pdf_1based": 2058
    },
    {
      "level": 4,
      "title": "Figure 581. Tamper detection",
      "page_pdf_1based": 2059
    },
    {
      "level": 3,
      "title": "49.3.2 RTC pins and internal signals",
      "page_pdf_1based": 2060
    },
    {
      "level": 4,
      "title": "Table 394. RTC pins and internal signals",
      "page_pdf_1based": 2060
    },
    {
      "level": 3,
      "title": "49.3.3 GPIOs controlled by the RTC",
      "page_pdf_1based": 2060
    },
    {
      "level": 4,
      "title": "Table 395. RTC pin PC13 configuration",
      "page_pdf_1based": 2060
    },
    {
      "level": 4,
      "title": "Table 396. RTC_OUT mapping",
      "page_pdf_1based": 2061
    },
    {
      "level": 4,
      "title": "Table 397. RTC functions over modes",
      "page_pdf_1based": 2062
    },
    {
      "level": 3,
      "title": "49.3.4 Clock and prescalers",
      "page_pdf_1based": 2062
    },
    {
      "level": 3,
      "title": "49.3.5 Real-time clock and calendar",
      "page_pdf_1based": 2063
    },
    {
      "level": 3,
      "title": "49.3.6 Programmable alarms",
      "page_pdf_1based": 2063
    },
    {
      "level": 3,
      "title": "49.3.7 Periodic auto-wake-up",
      "page_pdf_1based": 2063
    },
    {
      "level": 3,
      "title": "49.3.8 RTC initialization and configuration",
      "page_pdf_1based": 2064
    },
    {
      "level": 3,
      "title": "49.3.9 Reading the calendar",
      "page_pdf_1based": 2066
    },
    {
      "level": 3,
      "title": "49.3.10 Resetting the RTC",
      "page_pdf_1based": 2067
    },
    {
      "level": 3,
      "title": "49.3.11 RTC synchronization",
      "page_pdf_1based": 2067
    },
    {
      "level": 3,
      "title": "49.3.12 RTC reference clock detection",
      "page_pdf_1based": 2068
    },
    {
      "level": 3,
      "title": "49.3.13 RTC smooth digital calibration",
      "page_pdf_1based": 2068
    },
    {
      "level": 3,
      "title": "49.3.14 Time-stamp function",
      "page_pdf_1based": 2070
    },
    {
      "level": 3,
      "title": "49.3.15 Tamper detection",
      "page_pdf_1based": 2071
    },
    {
      "level": 3,
      "title": "49.3.16 Calibration clock output",
      "page_pdf_1based": 2073
    },
    {
      "level": 3,
      "title": "49.3.17 Alarm output",
      "page_pdf_1based": 2074
    },
    {
      "level": 2,
      "title": "49.4 RTC low-power modes",
      "page_pdf_1based": 2074
    },
    {
      "level": 3,
      "title": "Table 398. Effect of low-power modes on RTC",
      "page_pdf_1based": 2074
    },
    {
      "level": 2,
      "title": "49.5 RTC interrupts",
      "page_pdf_1based": 2074
    },
    {
      "level": 3,
      "title": "Table 399. Interrupt control bits",
      "page_pdf_1based": 2075
    },
    {
      "level": 2,
      "title": "49.6 RTC registers",
      "page_pdf_1based": 2075
    },
    {
      "level": 3,
      "title": "49.6.1 RTC time register (RTC_TR)",
      "page_pdf_1based": 2075
    },
    {
      "level": 3,
      "title": "49.6.2 RTC date register (RTC_DR)",
      "page_pdf_1based": 2076
    },
    {
      "level": 3,
      "title": "49.6.3 RTC control register (RTC_CR)",
      "page_pdf_1based": 2078
    },
    {
      "level": 3,
      "title": "49.6.4 RTC initialization and status register (RTC_ISR)",
      "page_pdf_1based": 2081
    },
    {
      "level": 3,
      "title": "49.6.5 RTC prescaler register (RTC_PRER)",
      "page_pdf_1based": 2084
    },
    {
      "level": 3,
      "title": "49.6.6 RTC wake-up timer register (RTC_WUTR)",
      "page_pdf_1based": 2085
    },
    {
      "level": 3,
      "title": "49.6.7 RTC alarm A register (RTC_ALRMAR)",
      "page_pdf_1based": 2086
    },
    {
      "level": 3,
      "title": "49.6.8 RTC alarm B register (RTC_ALRMBR)",
      "page_pdf_1based": 2087
    },
    {
      "level": 3,
      "title": "49.6.9 RTC write protection register (RTC_WPR)",
      "page_pdf_1based": 2088
    },
    {
      "level": 3,
      "title": "49.6.10 RTC sub second register (RTC_SSR)",
      "page_pdf_1based": 2088
    },
    {
      "level": 3,
      "title": "49.6.11 RTC shift control register (RTC_SHIFTR)",
      "page_pdf_1based": 2089
    },
    {
      "level": 3,
      "title": "49.6.12 RTC timestamp time register (RTC_TSTR)",
      "page_pdf_1based": 2090
    },
    {
      "level": 3,
      "title": "49.6.13 RTC timestamp date register (RTC_TSDR)",
      "page_pdf_1based": 2091
    },
    {
      "level": 3,
      "title": "49.6.14 RTC time-stamp sub second register (RTC_TSSSR)",
      "page_pdf_1based": 2092
    },
    {
      "level": 3,
      "title": "49.6.15 RTC calibration register (RTC_CALR)",
      "page_pdf_1based": 2093
    },
    {
      "level": 3,
      "title": "49.6.16 RTC tamper configuration register (RTC_TAMPCR)",
      "page_pdf_1based": 2094
    },
    {
      "level": 3,
      "title": "49.6.17 RTC alarm A sub second register (RTC_ALRMASSR)",
      "page_pdf_1based": 2097
    },
    {
      "level": 3,
      "title": "49.6.18 RTC alarm B sub second register (RTC_ALRMBSSR)",
      "page_pdf_1based": 2098
    },
    {
      "level": 3,
      "title": "49.6.19 RTC option register (RTC_OR)",
      "page_pdf_1based": 2099
    },
    {
      "level": 3,
      "title": "49.6.20 RTC backup registers (RTC_BKPxR)",
      "page_pdf_1based": 2099
    },
    {
      "level": 3,
      "title": "49.6.21 RTC register map",
      "page_pdf_1based": 2100
    },
    {
      "level": 4,
      "title": "Table 400. RTC register map and reset values",
      "page_pdf_1based": 2100
    },
    {
      "level": 1,
      "title": "50 Inter-integrated circuit (I2C) interface",
      "page_pdf_1based": 2102
    },
    {
      "level": 2,
      "title": "50.1 Introduction",
      "page_pdf_1based": 2102
    },
    {
      "level": 2,
      "title": "50.2 I2C main features",
      "page_pdf_1based": 2102
    },
    {
      "level": 2,
      "title": "50.3 I2C implementation",
      "page_pdf_1based": 2103
    },
    {
      "level": 3,
      "title": "Table 401. STM32H745/755 and STM32H747/757 I2C implementation",
      "page_pdf_1based": 2103
    },
    {
      "level": 2,
      "title": "50.4 I2C functional description",
      "page_pdf_1based": 2103
    },
    {
      "level": 3,
      "title": "50.4.1 I2C block diagram",
      "page_pdf_1based": 2104
    },
    {
      "level": 4,
      "title": "Figure 582. I2C block diagram",
      "page_pdf_1based": 2104
    },
    {
      "level": 3,
      "title": "50.4.2 I2C pins and internal signals",
      "page_pdf_1based": 2105
    },
    {
      "level": 4,
      "title": "Table 402. I2C input/output pins",
      "page_pdf_1based": 2105
    },
    {
      "level": 4,
      "title": "Table 403. I2C internal input/output signals",
      "page_pdf_1based": 2105
    },
    {
      "level": 3,
      "title": "50.4.3 I2C clock requirements",
      "page_pdf_1based": 2105
    },
    {
      "level": 3,
      "title": "50.4.4 Mode selection",
      "page_pdf_1based": 2105
    },
    {
      "level": 4,
      "title": "Figure 583. I2C bus protocol",
      "page_pdf_1based": 2106
    },
    {
      "level": 3,
      "title": "50.4.5 I2C initialization",
      "page_pdf_1based": 2106
    },
    {
      "level": 4,
      "title": "Table 404. Comparison of analog vs. digital filters",
      "page_pdf_1based": 2107
    },
    {
      "level": 4,
      "title": "Figure 584. Setup and hold timings",
      "page_pdf_1based": 2108
    },
    {
      "level": 4,
      "title": "Table 405. I2C-SMBus specification data setup and hold times",
      "page_pdf_1based": 2109
    },
    {
      "level": 4,
      "title": "Figure 585. I2C initialization flow",
      "page_pdf_1based": 2111
    },
    {
      "level": 3,
      "title": "50.4.6 Software reset",
      "page_pdf_1based": 2111
    },
    {
      "level": 3,
      "title": "50.4.7 Data transfer",
      "page_pdf_1based": 2112
    },
    {
      "level": 4,
      "title": "Figure 586. Data reception",
      "page_pdf_1based": 2112
    },
    {
      "level": 4,
      "title": "Figure 587. Data transmission",
      "page_pdf_1based": 2113
    },
    {
      "level": 4,
      "title": "Table 406. I2C configuration",
      "page_pdf_1based": 2114
    },
    {
      "level": 3,
      "title": "50.4.8 I2C slave mode",
      "page_pdf_1based": 2114
    },
    {
      "level": 4,
      "title": "Figure 588. Slave initialization flow",
      "page_pdf_1based": 2116
    },
    {
      "level": 4,
      "title": "Figure 589. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 0",
      "page_pdf_1based": 2118
    },
    {
      "level": 4,
      "title": "Figure 590. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 1",
      "page_pdf_1based": 2119
    },
    {
      "level": 4,
      "title": "Figure 591. Transfer bus diagrams for I2C slave transmitter (mandatory events only)",
      "page_pdf_1based": 2120
    },
    {
      "level": 4,
      "title": "Figure 592. Transfer sequence flow for slave receiver with NOSTRETCH = 0",
      "page_pdf_1based": 2121
    },
    {
      "level": 4,
      "title": "Figure 593. Transfer sequence flow for slave receiver with NOSTRETCH = 1",
      "page_pdf_1based": 2122
    },
    {
      "level": 4,
      "title": "Figure 594. Transfer bus diagrams for I2C slave receiver (mandatory events only)",
      "page_pdf_1based": 2122
    },
    {
      "level": 3,
      "title": "50.4.9 I2C master mode",
      "page_pdf_1based": 2123
    },
    {
      "level": 4,
      "title": "Figure 595. Master clock generation",
      "page_pdf_1based": 2124
    },
    {
      "level": 4,
      "title": "Table 407. I2C-SMBus specification clock timings",
      "page_pdf_1based": 2125
    },
    {
      "level": 4,
      "title": "Figure 596. Master initialization flow",
      "page_pdf_1based": 2126
    },
    {
      "level": 4,
      "title": "Figure 597. 10-bit address read access with HEAD10R = 0",
      "page_pdf_1based": 2126
    },
    {
      "level": 4,
      "title": "Figure 598. 10-bit address read access with HEAD10R = 1",
      "page_pdf_1based": 2127
    },
    {
      "level": 4,
      "title": "Figure 599. Transfer sequence flow for I2C master transmitter for N ≤ 255 bytes",
      "page_pdf_1based": 2128
    },
    {
      "level": 4,
      "title": "Figure 600. Transfer sequence flow for I2C master transmitter for N > 255 bytes",
      "page_pdf_1based": 2129
    },
    {
      "level": 4,
      "title": "Figure 601. Transfer bus diagrams for I2C master transmitter (mandatory events only)",
      "page_pdf_1based": 2130
    },
    {
      "level": 4,
      "title": "Figure 602. Transfer sequence flow for I2C master receiver for N ≤ 255 bytes",
      "page_pdf_1based": 2132
    },
    {
      "level": 4,
      "title": "Figure 603. Transfer sequence flow for I2C master receiver for N > 255 bytes",
      "page_pdf_1based": 2133
    },
    {
      "level": 4,
      "title": "Figure 604. Transfer bus diagrams for I2C master receiver (mandatory events only)",
      "page_pdf_1based": 2134
    },
    {
      "level": 3,
      "title": "50.4.10 I2C_TIMINGR register configuration examples",
      "page_pdf_1based": 2134
    },
    {
      "level": 4,
      "title": "Table 408. Examples of timing settings for fI2CCLK = 8 MHz",
      "page_pdf_1based": 2135
    },
    {
      "level": 4,
      "title": "Table 409. Examples of timing settings for fI2CCLK = 16 MHz",
      "page_pdf_1based": 2135
    },
    {
      "level": 4,
      "title": "Table 410. Examples of timing settings for fI2CCLK = 48 MHz",
      "page_pdf_1based": 2136
    },
    {
      "level": 3,
      "title": "50.4.11 SMBus specific features",
      "page_pdf_1based": 2136
    },
    {
      "level": 4,
      "title": "Table 411. SMBus timeout specifications",
      "page_pdf_1based": 2138
    },
    {
      "level": 4,
      "title": "Figure 605. Timeout intervals for tLOW:SEXT, tLOW:MEXT",
      "page_pdf_1based": 2138
    },
    {
      "level": 3,
      "title": "50.4.12 SMBus initialization",
      "page_pdf_1based": 2139
    },
    {
      "level": 4,
      "title": "Table 412. SMBus with PEC configuration",
      "page_pdf_1based": 2139
    },
    {
      "level": 3,
      "title": "50.4.13 SMBus: I2C_TIMEOUTR register configuration examples",
      "page_pdf_1based": 2141
    },
    {
      "level": 4,
      "title": "Table 413. Examples of TIMEOUTA settings (max tTIMEOUT = 25 ms)",
      "page_pdf_1based": 2141
    },
    {
      "level": 4,
      "title": "Table 414. Examples of TIMEOUTB settings",
      "page_pdf_1based": 2141
    },
    {
      "level": 4,
      "title": "Table 415. Examples of TIMEOUTA settings (max tIDLE = 50 µs)",
      "page_pdf_1based": 2141
    },
    {
      "level": 3,
      "title": "50.4.14 SMBus slave mode",
      "page_pdf_1based": 2141
    },
    {
      "level": 4,
      "title": "Figure 606. Transfer sequence flow for SMBus slave transmitter N bytes + PEC",
      "page_pdf_1based": 2142
    },
    {
      "level": 4,
      "title": "Figure 607. Transfer bus diagrams for SMBus slave transmitter (SBC = 1)",
      "page_pdf_1based": 2142
    },
    {
      "level": 4,
      "title": "Figure 608. Transfer sequence flow for SMBus slave receiver N bytes + PEC",
      "page_pdf_1based": 2144
    },
    {
      "level": 4,
      "title": "Figure 609. Bus transfer diagrams for SMBus slave receiver (SBC = 1)",
      "page_pdf_1based": 2145
    },
    {
      "level": 4,
      "title": "Figure 610. Bus transfer diagrams for SMBus master transmitter",
      "page_pdf_1based": 2146
    },
    {
      "level": 4,
      "title": "Figure 611. Bus transfer diagrams for SMBus master receiver",
      "page_pdf_1based": 2148
    },
    {
      "level": 3,
      "title": "50.4.15 Wake-up from Stop mode on address match",
      "page_pdf_1based": 2148
    },
    {
      "level": 3,
      "title": "50.4.16 Error conditions",
      "page_pdf_1based": 2149
    },
    {
      "level": 3,
      "title": "50.4.17 DMA requests",
      "page_pdf_1based": 2151
    },
    {
      "level": 3,
      "title": "50.4.18 Debug mode",
      "page_pdf_1based": 2151
    },
    {
      "level": 2,
      "title": "50.5 I2C low-power modes",
      "page_pdf_1based": 2152
    },
    {
      "level": 3,
      "title": "Table 416. Effect of low-power modes on the I2C",
      "page_pdf_1based": 2152
    },
    {
      "level": 2,
      "title": "50.6 I2C interrupts",
      "page_pdf_1based": 2153
    },
    {
      "level": 3,
      "title": "Table 417. I2C interrupt requests",
      "page_pdf_1based": 2153
    },
    {
      "level": 3,
      "title": "Figure 612. I2C interrupt mapping diagram",
      "page_pdf_1based": 2154
    },
    {
      "level": 2,
      "title": "50.7 I2C registers",
      "page_pdf_1based": 2155
    },
    {
      "level": 3,
      "title": "50.7.1 I2C control register 1 (I2C_CR1)",
      "page_pdf_1based": 2155
    },
    {
      "level": 3,
      "title": "50.7.2 I2C control register 2 (I2C_CR2)",
      "page_pdf_1based": 2157
    },
    {
      "level": 3,
      "title": "50.7.3 I2C own address 1 register (I2C_OAR1)",
      "page_pdf_1based": 2159
    },
    {
      "level": 3,
      "title": "50.7.4 I2C own address 2 register (I2C_OAR2)",
      "page_pdf_1based": 2160
    },
    {
      "level": 3,
      "title": "50.7.5 I2C timing register (I2C_TIMINGR)",
      "page_pdf_1based": 2161
    },
    {
      "level": 3,
      "title": "50.7.6 I2C timeout register (I2C_TIMEOUTR)",
      "page_pdf_1based": 2162
    },
    {
      "level": 3,
      "title": "50.7.7 I2C interrupt and status register (I2C_ISR)",
      "page_pdf_1based": 2163
    },
    {
      "level": 3,
      "title": "50.7.8 I2C interrupt clear register (I2C_ICR)",
      "page_pdf_1based": 2165
    },
    {
      "level": 3,
      "title": "50.7.9 I2C PEC register (I2C_PECR)",
      "page_pdf_1based": 2166
    },
    {
      "level": 3,
      "title": "50.7.10 I2C receive data register (I2C_RXDR)",
      "page_pdf_1based": 2167
    },
    {
      "level": 3,
      "title": "50.7.11 I2C transmit data register (I2C_TXDR)",
      "page_pdf_1based": 2167
    },
    {
      "level": 3,
      "title": "50.7.12 I2C register map",
      "page_pdf_1based": 2168
    },
    {
      "level": 4,
      "title": "Table 418. I2C register map and reset values",
      "page_pdf_1based": 2168
    },
    {
      "level": 1,
      "title": "51 Universal synchronous/asynchronous receiver transmitter (USART/UART)",
      "page_pdf_1based": 2170
    },
    {
      "level": 2,
      "title": "51.1 USART introduction",
      "page_pdf_1based": 2170
    },
    {
      "level": 2,
      "title": "51.2 USART main features",
      "page_pdf_1based": 2171
    },
    {
      "level": 2,
      "title": "51.3 USART extended features",
      "page_pdf_1based": 2172
    },
    {
      "level": 2,
      "title": "51.4 USART implementation",
      "page_pdf_1based": 2172
    },
    {
      "level": 3,
      "title": "Table 419. USART / LPUART features",
      "page_pdf_1based": 2172
    },
    {
      "level": 2,
      "title": "51.5 USART functional description",
      "page_pdf_1based": 2173
    },
    {
      "level": 3,
      "title": "51.5.1 USART block diagram",
      "page_pdf_1based": 2173
    },
    {
      "level": 4,
      "title": "Figure 613. USART block diagram",
      "page_pdf_1based": 2173
    },
    {
      "level": 3,
      "title": "51.5.2 USART signals",
      "page_pdf_1based": 2174
    },
    {
      "level": 3,
      "title": "51.5.3 USART character description",
      "page_pdf_1based": 2175
    },
    {
      "level": 4,
      "title": "Figure 614. Word length programming",
      "page_pdf_1based": 2176
    },
    {
      "level": 3,
      "title": "51.5.4 USART FIFOs and thresholds",
      "page_pdf_1based": 2177
    },
    {
      "level": 3,
      "title": "51.5.5 USART transmitter",
      "page_pdf_1based": 2177
    },
    {
      "level": 4,
      "title": "Figure 615. Configurable stop bits",
      "page_pdf_1based": 2178
    },
    {
      "level": 4,
      "title": "Figure 616. TC/TXE behavior when transmitting",
      "page_pdf_1based": 2181
    },
    {
      "level": 3,
      "title": "51.5.6 USART receiver",
      "page_pdf_1based": 2181
    },
    {
      "level": 4,
      "title": "Figure 617. Start bit detection when oversampling by 16 or 8",
      "page_pdf_1based": 2182
    },
    {
      "level": 4,
      "title": "Figure 618. usart_ker_ck clock divider block diagram",
      "page_pdf_1based": 2185
    },
    {
      "level": 4,
      "title": "Figure 619. Data sampling when oversampling by 16",
      "page_pdf_1based": 2186
    },
    {
      "level": 4,
      "title": "Figure 620. Data sampling when oversampling by 8",
      "page_pdf_1based": 2187
    },
    {
      "level": 4,
      "title": "Table 420. Noise detection from sampled data",
      "page_pdf_1based": 2187
    },
    {
      "level": 3,
      "title": "51.5.7 USART baud rate generation",
      "page_pdf_1based": 2188
    },
    {
      "level": 3,
      "title": "51.5.8 Tolerance of the USART receiver to clock deviation",
      "page_pdf_1based": 2189
    },
    {
      "level": 4,
      "title": "Table 421. Tolerance of the USART receiver when BRR [3:0] = 0000",
      "page_pdf_1based": 2190
    },
    {
      "level": 4,
      "title": "Table 422. Tolerance of the USART receiver when BRR[3:0] is different from 0000",
      "page_pdf_1based": 2191
    },
    {
      "level": 3,
      "title": "51.5.9 USART auto baud rate detection",
      "page_pdf_1based": 2191
    },
    {
      "level": 3,
      "title": "51.5.10 USART multiprocessor communication",
      "page_pdf_1based": 2193
    },
    {
      "level": 4,
      "title": "Figure 621. Mute mode using Idle line detection",
      "page_pdf_1based": 2194
    },
    {
      "level": 4,
      "title": "Figure 622. Mute mode using address mark detection",
      "page_pdf_1based": 2195
    },
    {
      "level": 3,
      "title": "51.5.11 USART Modbus communication",
      "page_pdf_1based": 2195
    },
    {
      "level": 3,
      "title": "51.5.12 USART parity control",
      "page_pdf_1based": 2196
    },
    {
      "level": 4,
      "title": "Table 423. USART frame formats",
      "page_pdf_1based": 2196
    },
    {
      "level": 3,
      "title": "51.5.13 USART LIN (local interconnection network) mode",
      "page_pdf_1based": 2197
    },
    {
      "level": 4,
      "title": "Figure 623. Break detection in LIN mode (11-bit break length - LBDL bit is set)",
      "page_pdf_1based": 2198
    },
    {
      "level": 4,
      "title": "Figure 624. Break detection in LIN mode vs. Framing error detection",
      "page_pdf_1based": 2199
    },
    {
      "level": 3,
      "title": "51.5.14 USART synchronous mode",
      "page_pdf_1based": 2199
    },
    {
      "level": 4,
      "title": "Figure 625. USART example of synchronous master transmission",
      "page_pdf_1based": 2200
    },
    {
      "level": 4,
      "title": "Figure 626. USART data clock timing diagram in synchronous master mode (M bits = 00)",
      "page_pdf_1based": 2200
    },
    {
      "level": 4,
      "title": "Figure 627. USART data clock timing diagram in synchronous master mode (M bits = 01)",
      "page_pdf_1based": 2201
    },
    {
      "level": 4,
      "title": "Figure 628. USART data clock timing diagram in synchronous slave mode (M bits = 00)",
      "page_pdf_1based": 2202
    },
    {
      "level": 3,
      "title": "51.5.15 USART single-wire Half-duplex communication",
      "page_pdf_1based": 2203
    },
    {
      "level": 3,
      "title": "51.5.16 USART receiver timeout",
      "page_pdf_1based": 2203
    },
    {
      "level": 3,
      "title": "51.5.17 USART Smartcard mode",
      "page_pdf_1based": 2204
    },
    {
      "level": 4,
      "title": "Figure 629. ISO 7816-3 asynchronous protocol",
      "page_pdf_1based": 2204
    },
    {
      "level": 4,
      "title": "Figure 630. Parity error detection using the 1.5 stop bits",
      "page_pdf_1based": 2206
    },
    {
      "level": 3,
      "title": "51.5.18 USART IrDA SIR ENDEC block",
      "page_pdf_1based": 2208
    },
    {
      "level": 4,
      "title": "Figure 631. IrDA SIR ENDEC block diagram",
      "page_pdf_1based": 2210
    },
    {
      "level": 4,
      "title": "Figure 632. IrDA data modulation (3/16) - Normal mode",
      "page_pdf_1based": 2210
    },
    {
      "level": 3,
      "title": "51.5.19 Continuous communication using USART and DMA",
      "page_pdf_1based": 2211
    },
    {
      "level": 4,
      "title": "Figure 633. Transmission using DMA",
      "page_pdf_1based": 2212
    },
    {
      "level": 4,
      "title": "Figure 634. Reception using DMA",
      "page_pdf_1based": 2213
    },
    {
      "level": 3,
      "title": "51.5.20 RS232 Hardware flow control and RS485 Driver Enable",
      "page_pdf_1based": 2213
    },
    {
      "level": 4,
      "title": "Figure 635. Hardware flow control between 2 USARTs",
      "page_pdf_1based": 2213
    },
    {
      "level": 4,
      "title": "Figure 636. RS232 RTS flow control",
      "page_pdf_1based": 2214
    },
    {
      "level": 4,
      "title": "Figure 637. RS232 CTS flow control",
      "page_pdf_1based": 2215
    },
    {
      "level": 3,
      "title": "51.5.21 USART low-power management",
      "page_pdf_1based": 2216
    },
    {
      "level": 4,
      "title": "Figure 638. Wake-up event verified (wake-up event = address match, FIFO disabled)",
      "page_pdf_1based": 2218
    },
    {
      "level": 4,
      "title": "Figure 639. Wake-up event not verified (wake-up event = address match, FIFO disabled)",
      "page_pdf_1based": 2218
    },
    {
      "level": 2,
      "title": "51.6 USART in low-power modes",
      "page_pdf_1based": 2219
    },
    {
      "level": 3,
      "title": "Table 424. Effect of low-power modes on the USART",
      "page_pdf_1based": 2219
    },
    {
      "level": 2,
      "title": "51.7 USART interrupts",
      "page_pdf_1based": 2220
    },
    {
      "level": 3,
      "title": "Table 425. USART interrupt requests",
      "page_pdf_1based": 2220
    },
    {
      "level": 2,
      "title": "51.8 USART registers",
      "page_pdf_1based": 2221
    },
    {
      "level": 3,
      "title": "51.8.1 USART control register 1 (USART_CR1)",
      "page_pdf_1based": 2221
    },
    {
      "level": 3,
      "title": "51.8.2 USART control register 1 [alternate] (USART_CR1)",
      "page_pdf_1based": 2225
    },
    {
      "level": 3,
      "title": "51.8.3 USART control register 2 (USART_CR2)",
      "page_pdf_1based": 2228
    },
    {
      "level": 3,
      "title": "51.8.4 USART control register 3 (USART_CR3)",
      "page_pdf_1based": 2232
    },
    {
      "level": 3,
      "title": "51.8.5 USART baud rate register (USART_BRR)",
      "page_pdf_1based": 2237
    },
    {
      "level": 3,
      "title": "51.8.6 USART guard time and prescaler register (USART_GTPR)",
      "page_pdf_1based": 2237
    },
    {
      "level": 3,
      "title": "51.8.7 USART receiver timeout register (USART_RTOR)",
      "page_pdf_1based": 2238
    },
    {
      "level": 3,
      "title": "51.8.8 USART request register (USART_RQR)",
      "page_pdf_1based": 2239
    },
    {
      "level": 3,
      "title": "51.8.9 USART interrupt and status register (USART_ISR)",
      "page_pdf_1based": 2240
    },
    {
      "level": 3,
      "title": "51.8.10 USART interrupt and status register [alternate] (USART_ISR)",
      "page_pdf_1based": 2246
    },
    {
      "level": 3,
      "title": "51.8.11 USART interrupt flag clear register (USART_ICR)",
      "page_pdf_1based": 2251
    },
    {
      "level": 3,
      "title": "51.8.12 USART receive data register (USART_RDR)",
      "page_pdf_1based": 2253
    },
    {
      "level": 3,
      "title": "51.8.13 USART transmit data register (USART_TDR)",
      "page_pdf_1based": 2253
    },
    {
      "level": 3,
      "title": "51.8.14 USART prescaler register (USART_PRESC)",
      "page_pdf_1based": 2254
    },
    {
      "level": 3,
      "title": "51.8.15 USART register map",
      "page_pdf_1based": 2255
    },
    {
      "level": 4,
      "title": "Table 426. USART register map and reset values",
      "page_pdf_1based": 2255
    },
    {
      "level": 1,
      "title": "52 Low-power universal asynchronous receiver transmitter (LPUART)",
      "page_pdf_1based": 2257
    },
    {
      "level": 2,
      "title": "52.1 LPUART introduction",
      "page_pdf_1based": 2257
    },
    {
      "level": 2,
      "title": "52.2 LPUART main features",
      "page_pdf_1based": 2258
    },
    {
      "level": 2,
      "title": "52.3 LPUART implementation",
      "page_pdf_1based": 2259
    },
    {
      "level": 3,
      "title": "Table 427. USART / LPUART features",
      "page_pdf_1based": 2259
    },
    {
      "level": 2,
      "title": "52.4 LPUART functional description",
      "page_pdf_1based": 2260
    },
    {
      "level": 3,
      "title": "52.4.1 LPUART block diagram",
      "page_pdf_1based": 2260
    },
    {
      "level": 4,
      "title": "Figure 640. LPUART block diagram",
      "page_pdf_1based": 2260
    },
    {
      "level": 3,
      "title": "52.4.2 LPUART signals",
      "page_pdf_1based": 2261
    },
    {
      "level": 3,
      "title": "52.4.3 LPUART character description",
      "page_pdf_1based": 2261
    },
    {
      "level": 4,
      "title": "Figure 641. LPUART word length programming",
      "page_pdf_1based": 2262
    },
    {
      "level": 3,
      "title": "52.4.4 LPUART FIFOs and thresholds",
      "page_pdf_1based": 2262
    },
    {
      "level": 3,
      "title": "52.4.5 LPUART transmitter",
      "page_pdf_1based": 2263
    },
    {
      "level": 4,
      "title": "Figure 642. Configurable stop bits",
      "page_pdf_1based": 2264
    },
    {
      "level": 4,
      "title": "Figure 643. TC/TXE behavior when transmitting",
      "page_pdf_1based": 2266
    },
    {
      "level": 3,
      "title": "52.4.6 LPUART receiver",
      "page_pdf_1based": 2266
    },
    {
      "level": 4,
      "title": "Figure 644. lpuart_ker_ck clock divider block diagram",
      "page_pdf_1based": 2269
    },
    {
      "level": 3,
      "title": "52.4.7 LPUART baud rate generation",
      "page_pdf_1based": 2270
    },
    {
      "level": 4,
      "title": "Table 428. Error calculation for programmed baud rates at lpuart_ker_ck_pres = 32.768 kHz",
      "page_pdf_1based": 2270
    },
    {
      "level": 4,
      "title": "Table 429. Error calculation for programmed baud rates at fCK = 100 MHz",
      "page_pdf_1based": 2271
    },
    {
      "level": 3,
      "title": "52.4.8 Tolerance of the LPUART receiver to clock deviation",
      "page_pdf_1based": 2271
    },
    {
      "level": 4,
      "title": "Table 430. Tolerance of the LPUART receiver",
      "page_pdf_1based": 2272
    },
    {
      "level": 3,
      "title": "52.4.9 LPUART multiprocessor communication",
      "page_pdf_1based": 2272
    },
    {
      "level": 4,
      "title": "Figure 645. Mute mode using Idle line detection",
      "page_pdf_1based": 2273
    },
    {
      "level": 4,
      "title": "Figure 646. Mute mode using address mark detection",
      "page_pdf_1based": 2274
    },
    {
      "level": 3,
      "title": "52.4.10 LPUART parity control",
      "page_pdf_1based": 2274
    },
    {
      "level": 3,
      "title": "52.4.11 LPUART single-wire Half-duplex communication",
      "page_pdf_1based": 2275
    },
    {
      "level": 3,
      "title": "52.4.12 Continuous communication using DMA and LPUART",
      "page_pdf_1based": 2275
    },
    {
      "level": 4,
      "title": "Figure 647. Transmission using DMA",
      "page_pdf_1based": 2276
    },
    {
      "level": 4,
      "title": "Figure 648. Reception using DMA",
      "page_pdf_1based": 2277
    },
    {
      "level": 3,
      "title": "52.4.13 RS232 Hardware flow control and RS485 Driver Enable",
      "page_pdf_1based": 2278
    },
    {
      "level": 4,
      "title": "Figure 649. Hardware flow control between 2 LPUARTs",
      "page_pdf_1based": 2278
    },
    {
      "level": 4,
      "title": "Figure 650. RS232 RTS flow control",
      "page_pdf_1based": 2278
    },
    {
      "level": 4,
      "title": "Figure 651. RS232 CTS flow control",
      "page_pdf_1based": 2279
    },
    {
      "level": 3,
      "title": "52.4.14 LPUART low-power management",
      "page_pdf_1based": 2280
    },
    {
      "level": 4,
      "title": "Figure 652. Wake-up event verified (wake-up event = address match, FIFO disabled)",
      "page_pdf_1based": 2282
    },
    {
      "level": 4,
      "title": "Figure 653. Wake-up event not verified (wake-up event = address match, FIFO disabled)",
      "page_pdf_1based": 2282
    },
    {
      "level": 2,
      "title": "52.5 LPUART in low-power modes",
      "page_pdf_1based": 2283
    },
    {
      "level": 3,
      "title": "Table 432. Effect of low-power modes on the LPUART",
      "page_pdf_1based": 2283
    },
    {
      "level": 2,
      "title": "52.6 LPUART interrupts",
      "page_pdf_1based": 2284
    },
    {
      "level": 3,
      "title": "Table 433. LPUART interrupt requests",
      "page_pdf_1based": 2284
    },
    {
      "level": 2,
      "title": "52.7 LPUART registers",
      "page_pdf_1based": 2285
    },
    {
      "level": 3,
      "title": "52.7.1 LPUART control register 1 (LPUART_CR1)",
      "page_pdf_1based": 2285
    },
    {
      "level": 3,
      "title": "52.7.2 LPUART control register 1 [alternate] (LPUART_CR1)",
      "page_pdf_1based": 2288
    },
    {
      "level": 3,
      "title": "52.7.3 LPUART control register 2 (LPUART_CR2)",
      "page_pdf_1based": 2291
    },
    {
      "level": 3,
      "title": "52.7.4 LPUART control register 3 (LPUART_CR3)",
      "page_pdf_1based": 2293
    },
    {
      "level": 3,
      "title": "52.7.5 LPUART baud rate register (LPUART_BRR)",
      "page_pdf_1based": 2296
    },
    {
      "level": 3,
      "title": "52.7.6 LPUART request register (LPUART_RQR)",
      "page_pdf_1based": 2297
    },
    {
      "level": 3,
      "title": "52.7.7 LPUART interrupt and status register (LPUART_ISR)",
      "page_pdf_1based": 2297
    },
    {
      "level": 3,
      "title": "52.7.8 LPUART interrupt and status register [alternate] (LPUART_ISR)",
      "page_pdf_1based": 2302
    },
    {
      "level": 3,
      "title": "52.7.9 LPUART interrupt flag clear register (LPUART_ICR)",
      "page_pdf_1based": 2305
    },
    {
      "level": 3,
      "title": "52.7.10 LPUART receive data register (LPUART_RDR)",
      "page_pdf_1based": 2306
    },
    {
      "level": 3,
      "title": "52.7.11 LPUART transmit data register (LPUART_TDR)",
      "page_pdf_1based": 2306
    },
    {
      "level": 3,
      "title": "52.7.12 LPUART prescaler register (LPUART_PRESC)",
      "page_pdf_1based": 2307
    },
    {
      "level": 3,
      "title": "52.7.13 LPUART register map",
      "page_pdf_1based": 2308
    },
    {
      "level": 4,
      "title": "Table 434. LPUART register map and reset values",
      "page_pdf_1based": 2308
    },
    {
      "level": 1,
      "title": "53 Serial peripheral interface (SPI)",
      "page_pdf_1based": 2310
    },
    {
      "level": 2,
      "title": "53.1 Introduction",
      "page_pdf_1based": 2310
    },
    {
      "level": 2,
      "title": "53.2 SPI main features",
      "page_pdf_1based": 2311
    },
    {
      "level": 2,
      "title": "53.3 SPI implementation",
      "page_pdf_1based": 2311
    },
    {
      "level": 3,
      "title": "Table 435. STM32H745/55/47/57xx SPI features",
      "page_pdf_1based": 2311
    },
    {
      "level": 2,
      "title": "53.4 SPI functional description",
      "page_pdf_1based": 2312
    },
    {
      "level": 3,
      "title": "53.4.1 SPI block diagram",
      "page_pdf_1based": 2312
    },
    {
      "level": 4,
      "title": "Figure 654. SPI2S block diagram",
      "page_pdf_1based": 2312
    },
    {
      "level": 3,
      "title": "53.4.2 SPI signals",
      "page_pdf_1based": 2313
    },
    {
      "level": 3,
      "title": "53.4.3 SPI communication general aspects",
      "page_pdf_1based": 2314
    },
    {
      "level": 3,
      "title": "53.4.4 Communications between one master and one slave",
      "page_pdf_1based": 2314
    },
    {
      "level": 4,
      "title": "Figure 655. Full-duplex single master/ single slave application",
      "page_pdf_1based": 2314
    },
    {
      "level": 4,
      "title": "Figure 656. Half-duplex single master/ single slave application",
      "page_pdf_1based": 2315
    },
    {
      "level": 4,
      "title": "Figure 657. Simplex single master/single slave application (master in transmit-only/ slave in receive-only mode)",
      "page_pdf_1based": 2316
    },
    {
      "level": 3,
      "title": "53.4.5 Standard multislave communication",
      "page_pdf_1based": 2316
    },
    {
      "level": 4,
      "title": "Figure 658. Master and three independent slaves at star topology",
      "page_pdf_1based": 2317
    },
    {
      "level": 4,
      "title": "Figure 659. Master and three slaves at circular (daisy chain) topology",
      "page_pdf_1based": 2318
    },
    {
      "level": 3,
      "title": "53.4.6 Multimaster communication",
      "page_pdf_1based": 2319
    },
    {
      "level": 4,
      "title": "Figure 660. Multimaster application",
      "page_pdf_1based": 2319
    },
    {
      "level": 3,
      "title": "53.4.7 Slave select (SS) pin management",
      "page_pdf_1based": 2319
    },
    {
      "level": 4,
      "title": "Figure 661. Scheme of SS control logic",
      "page_pdf_1based": 2321
    },
    {
      "level": 4,
      "title": "Figure 662. Data flow timing control (SSOE=1, SSOM=0, SSM=0)",
      "page_pdf_1based": 2321
    },
    {
      "level": 4,
      "title": "Figure 663. SS interleaving pulses between data (SSOE=1, SSOM=1,SSM=0)",
      "page_pdf_1based": 2322
    },
    {
      "level": 3,
      "title": "53.4.8 Communication formats",
      "page_pdf_1based": 2323
    },
    {
      "level": 4,
      "title": "Figure 664. Data clock timing diagram",
      "page_pdf_1based": 2324
    },
    {
      "level": 4,
      "title": "Figure 665. Data alignment when data size is not equal to 8-bit, 16-bit or 32-bit",
      "page_pdf_1based": 2325
    },
    {
      "level": 3,
      "title": "53.4.9 Configuration of SPI",
      "page_pdf_1based": 2325
    },
    {
      "level": 3,
      "title": "53.4.10 Procedure for enabling SPI",
      "page_pdf_1based": 2326
    },
    {
      "level": 3,
      "title": "53.4.11 SPI data transmission and reception procedures",
      "page_pdf_1based": 2326
    },
    {
      "level": 3,
      "title": "53.4.12 Procedure for disabling the SPI",
      "page_pdf_1based": 2331
    },
    {
      "level": 3,
      "title": "53.4.13 Data packing",
      "page_pdf_1based": 2332
    },
    {
      "level": 4,
      "title": "Figure 666. Packing data in FIFO for transmission and reception",
      "page_pdf_1based": 2333
    },
    {
      "level": 3,
      "title": "53.4.14 Communication using DMA (direct memory addressing)",
      "page_pdf_1based": 2333
    },
    {
      "level": 2,
      "title": "53.5 SPI specific modes and control",
      "page_pdf_1based": 2335
    },
    {
      "level": 3,
      "title": "53.5.1 TI mode",
      "page_pdf_1based": 2335
    },
    {
      "level": 4,
      "title": "Figure 667. TI mode transfer",
      "page_pdf_1based": 2335
    },
    {
      "level": 3,
      "title": "53.5.2 SPI error flags",
      "page_pdf_1based": 2335
    },
    {
      "level": 4,
      "title": "Figure 668. Optional configurations of slave behavior at detection of underrun condition",
      "page_pdf_1based": 2337
    },
    {
      "level": 3,
      "title": "53.5.3 CRC computation",
      "page_pdf_1based": 2339
    },
    {
      "level": 2,
      "title": "53.6 Low-power mode management",
      "page_pdf_1based": 2340
    },
    {
      "level": 3,
      "title": "Figure 669. Low-power mode application example",
      "page_pdf_1based": 2341
    },
    {
      "level": 2,
      "title": "53.7 SPI wakeup and interrupts",
      "page_pdf_1based": 2343
    },
    {
      "level": 3,
      "title": "Table 436. SPI wakeup and interrupt requests",
      "page_pdf_1based": 2343
    },
    {
      "level": 2,
      "title": "53.8 I2S main features",
      "page_pdf_1based": 2344
    },
    {
      "level": 2,
      "title": "53.9 I2S functional description",
      "page_pdf_1based": 2345
    },
    {
      "level": 3,
      "title": "53.9.1 I2S general description",
      "page_pdf_1based": 2345
    },
    {
      "level": 3,
      "title": "53.9.2 Pin sharing with SPI function",
      "page_pdf_1based": 2345
    },
    {
      "level": 3,
      "title": "53.9.3 Bitfields usable in I2S/PCM mode",
      "page_pdf_1based": 2346
    },
    {
      "level": 4,
      "title": "Table 437. Bitfields usable in PCM/I2S mode",
      "page_pdf_1based": 2346
    },
    {
      "level": 3,
      "title": "53.9.4 Slave and master modes",
      "page_pdf_1based": 2347
    },
    {
      "level": 3,
      "title": "53.9.5 Supported audio protocols",
      "page_pdf_1based": 2347
    },
    {
      "level": 4,
      "title": "Figure 670. Waveform examples",
      "page_pdf_1based": 2348
    },
    {
      "level": 4,
      "title": "Figure 671. Master I2S Philips protocol waveforms (16/32-bit full accuracy)",
      "page_pdf_1based": 2349
    },
    {
      "level": 4,
      "title": "Figure 672. I2S Philips standard waveforms",
      "page_pdf_1based": 2349
    },
    {
      "level": 4,
      "title": "Figure 673. Master MSB Justified 16-bit or 32-bit full-accuracy length",
      "page_pdf_1based": 2350
    },
    {
      "level": 4,
      "title": "Figure 674. Master MSB justified 16 or 24-bit data length",
      "page_pdf_1based": 2350
    },
    {
      "level": 4,
      "title": "Figure 675. Slave MSB justified",
      "page_pdf_1based": 2351
    },
    {
      "level": 4,
      "title": "Figure 676. LSB justified 16 or 24-bit data length",
      "page_pdf_1based": 2351
    },
    {
      "level": 4,
      "title": "Figure 677. Master PCM when the frame length is equal the data length",
      "page_pdf_1based": 2352
    },
    {
      "level": 4,
      "title": "Figure 678. Master PCM standard waveforms (16 or 24-bit data length)",
      "page_pdf_1based": 2352
    },
    {
      "level": 4,
      "title": "Figure 679. Slave PCM waveforms",
      "page_pdf_1based": 2353
    },
    {
      "level": 3,
      "title": "53.9.6 Additional Serial Interface Flexibility",
      "page_pdf_1based": 2353
    },
    {
      "level": 4,
      "title": "Table 438. WS and CK level before SPI/I2S is enabled when AFCNTR = 1",
      "page_pdf_1based": 2354
    },
    {
      "level": 4,
      "title": "Table 439. Serial data line swapping",
      "page_pdf_1based": 2354
    },
    {
      "level": 3,
      "title": "53.9.7 Startup sequence",
      "page_pdf_1based": 2355
    },
    {
      "level": 4,
      "title": "Figure 680. Startup sequence, I2S Philips standard, master",
      "page_pdf_1based": 2356
    },
    {
      "level": 4,
      "title": "Figure 681. Startup sequence, I2S Philips standard, slave",
      "page_pdf_1based": 2356
    },
    {
      "level": 3,
      "title": "53.9.8 Stop sequence",
      "page_pdf_1based": 2357
    },
    {
      "level": 4,
      "title": "Figure 682. Stop sequence, I2S Philips standard, master",
      "page_pdf_1based": 2357
    },
    {
      "level": 3,
      "title": "53.9.9 Clock generator",
      "page_pdf_1based": 2357
    },
    {
      "level": 4,
      "title": "Figure 683. I2S clock generator architecture",
      "page_pdf_1based": 2358
    },
    {
      "level": 4,
      "title": "Table 440. CLKGEN programming examples for usual I2S frequencies",
      "page_pdf_1based": 2359
    },
    {
      "level": 3,
      "title": "53.9.10 Internal FIFOs",
      "page_pdf_1based": 2360
    },
    {
      "level": 4,
      "title": "Figure 684. Data Format",
      "page_pdf_1based": 2360
    },
    {
      "level": 3,
      "title": "53.9.11 FIFOs status flags",
      "page_pdf_1based": 2361
    },
    {
      "level": 3,
      "title": "53.9.12 Handling of underrun situation",
      "page_pdf_1based": 2361
    },
    {
      "level": 4,
      "title": "Figure 685. Handling of underrun situation",
      "page_pdf_1based": 2362
    },
    {
      "level": 3,
      "title": "53.9.13 Handling of overrun situation",
      "page_pdf_1based": 2362
    },
    {
      "level": 4,
      "title": "Figure 686. Handling of overrun situation",
      "page_pdf_1based": 2363
    },
    {
      "level": 3,
      "title": "53.9.14 Frame error detection",
      "page_pdf_1based": 2363
    },
    {
      "level": 4,
      "title": "Figure 687. Frame error detection, with FIXCH=0",
      "page_pdf_1based": 2364
    },
    {
      "level": 4,
      "title": "Figure 688. Frame error detection, with FIXCH=1",
      "page_pdf_1based": 2364
    },
    {
      "level": 3,
      "title": "53.9.15 DMA Interface",
      "page_pdf_1based": 2364
    },
    {
      "level": 3,
      "title": "53.9.16 Programing examples",
      "page_pdf_1based": 2366
    },
    {
      "level": 2,
      "title": "53.10 I2S wakeup and interrupts",
      "page_pdf_1based": 2368
    },
    {
      "level": 3,
      "title": "Table 441. I2S interrupt requests",
      "page_pdf_1based": 2368
    },
    {
      "level": 2,
      "title": "53.11 SPI/I2S registers",
      "page_pdf_1based": 2369
    },
    {
      "level": 3,
      "title": "53.11.1 SPI/I2S control register 1 (SPI_CR1)",
      "page_pdf_1based": 2369
    },
    {
      "level": 3,
      "title": "53.11.2 SPI control register 2 (SPI_CR2)",
      "page_pdf_1based": 2371
    },
    {
      "level": 3,
      "title": "53.11.3 SPI configuration register 1 (SPI_CFG1)",
      "page_pdf_1based": 2371
    },
    {
      "level": 3,
      "title": "53.11.4 SPI configuration register 2 (SPI_CFG2)",
      "page_pdf_1based": 2374
    },
    {
      "level": 3,
      "title": "53.11.5 SPI/I2S interrupt enable register (SPI_IER)",
      "page_pdf_1based": 2376
    },
    {
      "level": 3,
      "title": "53.11.6 SPI/I2S status register (SPI_SR)",
      "page_pdf_1based": 2377
    },
    {
      "level": 3,
      "title": "53.11.7 SPI/I2S interrupt/status flags clear register (SPI_IFCR)",
      "page_pdf_1based": 2380
    },
    {
      "level": 3,
      "title": "53.11.8 SPI/I2S transmit data register (SPI_TXDR)",
      "page_pdf_1based": 2381
    },
    {
      "level": 3,
      "title": "53.11.9 SPI/I2S receive data register (SPI_RXDR)",
      "page_pdf_1based": 2381
    },
    {
      "level": 3,
      "title": "53.11.10 SPI polynomial register (SPI_CRCPOLY)",
      "page_pdf_1based": 2382
    },
    {
      "level": 3,
      "title": "53.11.11 SPI transmitter CRC register (SPI_TXCRC)",
      "page_pdf_1based": 2382
    },
    {
      "level": 3,
      "title": "53.11.12 SPI receiver CRC register (SPI_RXCRC)",
      "page_pdf_1based": 2383
    },
    {
      "level": 3,
      "title": "53.11.13 SPI underrun data register (SPI_UDRDR)",
      "page_pdf_1based": 2384
    },
    {
      "level": 3,
      "title": "53.11.14 SPI/I2S configuration register (SPI_I2SCFGR)",
      "page_pdf_1based": 2384
    },
    {
      "level": 2,
      "title": "53.12 SPI register map and reset values",
      "page_pdf_1based": 2387
    },
    {
      "level": 3,
      "title": "Table 442. SPI register map and reset values",
      "page_pdf_1based": 2387
    },
    {
      "level": 1,
      "title": "54 Serial audio interface (SAI)",
      "page_pdf_1based": 2389
    },
    {
      "level": 2,
      "title": "54.1 Introduction",
      "page_pdf_1based": 2389
    },
    {
      "level": 2,
      "title": "54.2 SAI main features",
      "page_pdf_1based": 2389
    },
    {
      "level": 2,
      "title": "54.3 SAI implementation",
      "page_pdf_1based": 2390
    },
    {
      "level": 3,
      "title": "Table 443. STM32H743/753/745/755/747/757 SAI features",
      "page_pdf_1based": 2390
    },
    {
      "level": 2,
      "title": "54.4 SAI functional description",
      "page_pdf_1based": 2390
    },
    {
      "level": 3,
      "title": "54.4.1 SAI block diagram",
      "page_pdf_1based": 2390
    },
    {
      "level": 4,
      "title": "Figure 689. SAI functional block diagram",
      "page_pdf_1based": 2391
    },
    {
      "level": 3,
      "title": "54.4.2 SAI pins and internal signals",
      "page_pdf_1based": 2392
    },
    {
      "level": 4,
      "title": "Table 444. SAI internal input/output signals",
      "page_pdf_1based": 2392
    },
    {
      "level": 4,
      "title": "Table 445. SAI input/output pins",
      "page_pdf_1based": 2392
    },
    {
      "level": 3,
      "title": "54.4.3 Main SAI modes",
      "page_pdf_1based": 2392
    },
    {
      "level": 3,
      "title": "54.4.4 SAI synchronization mode",
      "page_pdf_1based": 2393
    },
    {
      "level": 4,
      "title": "Table 446. External synchronization selection",
      "page_pdf_1based": 2394
    },
    {
      "level": 3,
      "title": "54.4.5 Audio data size",
      "page_pdf_1based": 2394
    },
    {
      "level": 3,
      "title": "54.4.6 Frame synchronization",
      "page_pdf_1based": 2395
    },
    {
      "level": 4,
      "title": "Figure 690. Audio frame",
      "page_pdf_1based": 2395
    },
    {
      "level": 4,
      "title": "Figure 691. FS role is start of frame + channel side identification (FSDEF = TRIS = 1)",
      "page_pdf_1based": 2397
    },
    {
      "level": 4,
      "title": "Figure 692. FS role is start of frame (FSDEF = 0)",
      "page_pdf_1based": 2398
    },
    {
      "level": 3,
      "title": "54.4.7 Slot configuration",
      "page_pdf_1based": 2398
    },
    {
      "level": 4,
      "title": "Figure 693. Slot size configuration with FBOFF = 0 in SAI_xSLOTR",
      "page_pdf_1based": 2399
    },
    {
      "level": 4,
      "title": "Figure 694. First bit offset",
      "page_pdf_1based": 2399
    },
    {
      "level": 3,
      "title": "54.4.8 SAI clock generator",
      "page_pdf_1based": 2400
    },
    {
      "level": 4,
      "title": "Table 447. MCLK_x activation conditions",
      "page_pdf_1based": 2400
    },
    {
      "level": 4,
      "title": "Figure 695. Audio block clock generator overview",
      "page_pdf_1based": 2401
    },
    {
      "level": 4,
      "title": "Table 448. Clock generator programming examples",
      "page_pdf_1based": 2403
    },
    {
      "level": 3,
      "title": "54.4.9 Internal FIFOs",
      "page_pdf_1based": 2403
    },
    {
      "level": 3,
      "title": "54.4.10 PDM interface",
      "page_pdf_1based": 2405
    },
    {
      "level": 4,
      "title": "Figure 696. PDM typical connection and timing",
      "page_pdf_1based": 2405
    },
    {
      "level": 4,
      "title": "Figure 697. Detailed PDM interface block diagram",
      "page_pdf_1based": 2406
    },
    {
      "level": 4,
      "title": "Figure 698. Start-up sequence",
      "page_pdf_1based": 2407
    },
    {
      "level": 4,
      "title": "Figure 699. SAI_ADR format in TDM, 32-bit slot width",
      "page_pdf_1based": 2408
    },
    {
      "level": 4,
      "title": "Figure 700. SAI_ADR format in TDM, 16-bit slot width",
      "page_pdf_1based": 2409
    },
    {
      "level": 4,
      "title": "Figure 701. SAI_ADR format in TDM, 8-bit slot width",
      "page_pdf_1based": 2410
    },
    {
      "level": 4,
      "title": "Table 449. TDM settings",
      "page_pdf_1based": 2410
    },
    {
      "level": 4,
      "title": "Table 450. TDM frame configuration examples",
      "page_pdf_1based": 2412
    },
    {
      "level": 3,
      "title": "54.4.11 AC’97 link controller",
      "page_pdf_1based": 2413
    },
    {
      "level": 4,
      "title": "Figure 702. AC’97 audio frame",
      "page_pdf_1based": 2413
    },
    {
      "level": 4,
      "title": "Figure 703. Example of typical AC’97 configuration on devices featuring at least 2 embedded SAIs (three external AC’97 decoders)",
      "page_pdf_1based": 2414
    },
    {
      "level": 3,
      "title": "54.4.12 SPDIF output",
      "page_pdf_1based": 2415
    },
    {
      "level": 4,
      "title": "Figure 704. SPDIF format",
      "page_pdf_1based": 2415
    },
    {
      "level": 4,
      "title": "Table 451. SOPD pattern",
      "page_pdf_1based": 2416
    },
    {
      "level": 4,
      "title": "Figure 705. SAI_xDR register ordering",
      "page_pdf_1based": 2416
    },
    {
      "level": 4,
      "title": "Table 452. Parity bit calculation",
      "page_pdf_1based": 2416
    },
    {
      "level": 4,
      "title": "Table 453. Audio sampling frequency versus symbol rates",
      "page_pdf_1based": 2417
    },
    {
      "level": 3,
      "title": "54.4.13 Specific features",
      "page_pdf_1based": 2418
    },
    {
      "level": 4,
      "title": "Figure 706. Data companding hardware in an audio block in the SAI",
      "page_pdf_1based": 2420
    },
    {
      "level": 4,
      "title": "Figure 707. Tristate strategy on SD output line on an inactive slot",
      "page_pdf_1based": 2421
    },
    {
      "level": 4,
      "title": "Figure 708. Tristate on output data line in a protocol like I2S",
      "page_pdf_1based": 2422
    },
    {
      "level": 3,
      "title": "54.4.14 Error flags",
      "page_pdf_1based": 2422
    },
    {
      "level": 4,
      "title": "Figure 709. Overrun detection error",
      "page_pdf_1based": 2423
    },
    {
      "level": 4,
      "title": "Figure 710. FIFO underrun event",
      "page_pdf_1based": 2423
    },
    {
      "level": 3,
      "title": "54.4.15 Disabling the SAI",
      "page_pdf_1based": 2425
    },
    {
      "level": 3,
      "title": "54.4.16 SAI DMA interface",
      "page_pdf_1based": 2425
    },
    {
      "level": 2,
      "title": "54.5 SAI interrupts",
      "page_pdf_1based": 2426
    },
    {
      "level": 3,
      "title": "Table 454. SAI interrupt sources",
      "page_pdf_1based": 2426
    },
    {
      "level": 2,
      "title": "54.6 SAI registers",
      "page_pdf_1based": 2427
    },
    {
      "level": 3,
      "title": "54.6.1 SAI global configuration register (SAI_GCR)",
      "page_pdf_1based": 2427
    },
    {
      "level": 3,
      "title": "54.6.2 SAI configuration register 1 (SAI_ACR1)",
      "page_pdf_1based": 2428
    },
    {
      "level": 3,
      "title": "54.6.3 SAI configuration register 1 (SAI_BCR1)",
      "page_pdf_1based": 2430
    },
    {
      "level": 3,
      "title": "54.6.4 SAI configuration register 2 (SAI_ACR2)",
      "page_pdf_1based": 2433
    },
    {
      "level": 3,
      "title": "54.6.5 SAI configuration register 2 (SAI_BCR2)",
      "page_pdf_1based": 2435
    },
    {
      "level": 3,
      "title": "54.6.6 SAI frame configuration register (SAI_AFRCR)",
      "page_pdf_1based": 2437
    },
    {
      "level": 3,
      "title": "54.6.7 SAI frame configuration register (SAI_BFRCR)",
      "page_pdf_1based": 2439
    },
    {
      "level": 3,
      "title": "54.6.8 SAI slot register (SAI_ASLOTR)",
      "page_pdf_1based": 2440
    },
    {
      "level": 3,
      "title": "54.6.9 SAI slot register (SAI_BSLOTR)",
      "page_pdf_1based": 2441
    },
    {
      "level": 3,
      "title": "54.6.10 SAI interrupt mask register (SAI_AIM)",
      "page_pdf_1based": 2442
    },
    {
      "level": 3,
      "title": "54.6.11 SAI interrupt mask register (SAI_BIM)",
      "page_pdf_1based": 2444
    },
    {
      "level": 3,
      "title": "54.6.12 SAI status register (SAI_ASR)",
      "page_pdf_1based": 2445
    },
    {
      "level": 3,
      "title": "54.6.13 SAI status register (SAI_BSR)",
      "page_pdf_1based": 2447
    },
    {
      "level": 3,
      "title": "54.6.14 SAI clear flag register (SAI_ACLRFR)",
      "page_pdf_1based": 2449
    },
    {
      "level": 3,
      "title": "54.6.15 SAI clear flag register (SAI_BCLRFR)",
      "page_pdf_1based": 2450
    },
    {
      "level": 3,
      "title": "54.6.16 SAI data register (SAI_ADR)",
      "page_pdf_1based": 2451
    },
    {
      "level": 3,
      "title": "54.6.17 SAI data register (SAI_BDR)",
      "page_pdf_1based": 2452
    },
    {
      "level": 3,
      "title": "54.6.18 SAI PDM control register (SAI_PDMCR)",
      "page_pdf_1based": 2452
    },
    {
      "level": 3,
      "title": "54.6.19 SAI PDM delay register (SAI_PDMDLY)",
      "page_pdf_1based": 2454
    },
    {
      "level": 3,
      "title": "54.6.20 SAI register map",
      "page_pdf_1based": 2456
    },
    {
      "level": 4,
      "title": "Table 455. SAI register map and reset values",
      "page_pdf_1based": 2456
    },
    {
      "level": 1,
      "title": "55 SPDIF receiver interface (SPDIFRX)",
      "page_pdf_1based": 2458
    },
    {
      "level": 2,
      "title": "55.1 SPDIFRX interface introduction",
      "page_pdf_1based": 2458
    },
    {
      "level": 2,
      "title": "55.2 SPDIFRX main features",
      "page_pdf_1based": 2458
    },
    {
      "level": 2,
      "title": "55.3 SPDIFRX functional description",
      "page_pdf_1based": 2458
    },
    {
      "level": 3,
      "title": "Figure 711. SPDIFRX block diagram",
      "page_pdf_1based": 2459
    },
    {
      "level": 3,
      "title": "55.3.1 SPDIFRX pins and internal signals",
      "page_pdf_1based": 2459
    },
    {
      "level": 4,
      "title": "Table 456. SPDIFRX internal input/output signals",
      "page_pdf_1based": 2459
    },
    {
      "level": 4,
      "title": "Table 457. SPDIFRX pins",
      "page_pdf_1based": 2459
    },
    {
      "level": 3,
      "title": "55.3.2 S/PDIF protocol (IEC-60958)",
      "page_pdf_1based": 2460
    },
    {
      "level": 4,
      "title": "Figure 712. S/PDIF sub-frame format",
      "page_pdf_1based": 2460
    },
    {
      "level": 4,
      "title": "Figure 713. S/PDIF block format",
      "page_pdf_1based": 2460
    },
    {
      "level": 4,
      "title": "Figure 714. S/PDIF Preambles",
      "page_pdf_1based": 2461
    },
    {
      "level": 4,
      "title": "Figure 715. Channel coding example",
      "page_pdf_1based": 2462
    },
    {
      "level": 3,
      "title": "55.3.3 SPDIFRX decoder (SPDIFRX_DC)",
      "page_pdf_1based": 2462
    },
    {
      "level": 4,
      "title": "Figure 716. SPDIFRX decoder",
      "page_pdf_1based": 2463
    },
    {
      "level": 4,
      "title": "Figure 717. Noise filtering and edge detection",
      "page_pdf_1based": 2463
    },
    {
      "level": 4,
      "title": "Figure 718. Thresholds",
      "page_pdf_1based": 2465
    },
    {
      "level": 4,
      "title": "Table 458. Transition sequence for preamble",
      "page_pdf_1based": 2465
    },
    {
      "level": 3,
      "title": "55.3.4 SPDIFRX tolerance to clock deviation",
      "page_pdf_1based": 2466
    },
    {
      "level": 3,
      "title": "55.3.5 SPDIFRX synchronization",
      "page_pdf_1based": 2466
    },
    {
      "level": 4,
      "title": "Figure 719. Synchronization flowchart",
      "page_pdf_1based": 2467
    },
    {
      "level": 4,
      "title": "Figure 720. Synchronization process scheduling",
      "page_pdf_1based": 2468
    },
    {
      "level": 3,
      "title": "55.3.6 SPDIFRX handling",
      "page_pdf_1based": 2468
    },
    {
      "level": 4,
      "title": "Figure 721. SPDIFRX States",
      "page_pdf_1based": 2469
    },
    {
      "level": 3,
      "title": "55.3.7 Data reception management",
      "page_pdf_1based": 2470
    },
    {
      "level": 4,
      "title": "Figure 722. SPDIFRX_FMTx_DR register format",
      "page_pdf_1based": 2471
    },
    {
      "level": 3,
      "title": "55.3.8 Dedicated control flow",
      "page_pdf_1based": 2472
    },
    {
      "level": 4,
      "title": "Figure 723. Channel/user data format",
      "page_pdf_1based": 2472
    },
    {
      "level": 3,
      "title": "55.3.9 Reception errors",
      "page_pdf_1based": 2473
    },
    {
      "level": 4,
      "title": "Figure 724. S/PDIF overrun error when RXSTEO = 0",
      "page_pdf_1based": 2474
    },
    {
      "level": 4,
      "title": "Figure 725. S/PDIF overrun error when RXSTEO = 1",
      "page_pdf_1based": 2475
    },
    {
      "level": 3,
      "title": "55.3.10 Clocking strategy",
      "page_pdf_1based": 2475
    },
    {
      "level": 4,
      "title": "Table 459. Minimum spdifrx_ker_ck frequency versus audio sampling rate",
      "page_pdf_1based": 2475
    },
    {
      "level": 3,
      "title": "55.3.11 DMA interface",
      "page_pdf_1based": 2475
    },
    {
      "level": 3,
      "title": "55.3.12 Interrupt generation",
      "page_pdf_1based": 2476
    },
    {
      "level": 4,
      "title": "Figure 726. SPDIFRX interface interrupt mapping diagram",
      "page_pdf_1based": 2476
    },
    {
      "level": 3,
      "title": "55.3.13 Register protection",
      "page_pdf_1based": 2477
    },
    {
      "level": 4,
      "title": "Table 460. Bit field property versus SPDIFRX state",
      "page_pdf_1based": 2477
    },
    {
      "level": 2,
      "title": "55.4 Programming procedures",
      "page_pdf_1based": 2478
    },
    {
      "level": 3,
      "title": "55.4.1 Initialization phase",
      "page_pdf_1based": 2478
    },
    {
      "level": 3,
      "title": "55.4.2 Handling of interrupts coming from SPDIFRX",
      "page_pdf_1based": 2479
    },
    {
      "level": 3,
      "title": "55.4.3 Handling of interrupts coming from DMA",
      "page_pdf_1based": 2479
    },
    {
      "level": 2,
      "title": "55.5 SPDIFRX interface registers",
      "page_pdf_1based": 2480
    },
    {
      "level": 3,
      "title": "55.5.1 SPDIFRX control register (SPDIFRX_CR)",
      "page_pdf_1based": 2480
    },
    {
      "level": 3,
      "title": "55.5.2 SPDIFRX interrupt mask register (SPDIFRX_IMR)",
      "page_pdf_1based": 2482
    },
    {
      "level": 3,
      "title": "55.5.3 SPDIFRX status register (SPDIFRX_SR)",
      "page_pdf_1based": 2483
    },
    {
      "level": 3,
      "title": "55.5.4 SPDIFRX interrupt flag clear register (SPDIFRX_IFCR)",
      "page_pdf_1based": 2485
    },
    {
      "level": 3,
      "title": "55.5.5 SPDIFRX data input register (SPDIFRX_FMT0_DR)",
      "page_pdf_1based": 2486
    },
    {
      "level": 3,
      "title": "55.5.6 SPDIFRX data input register (SPDIFRX_FMT1_DR)",
      "page_pdf_1based": 2486
    },
    {
      "level": 3,
      "title": "55.5.7 SPDIFRX data input register (SPDIFRX_FMT2_DR)",
      "page_pdf_1based": 2487
    },
    {
      "level": 3,
      "title": "55.5.8 SPDIFRX channel status register (SPDIFRX_CSR)",
      "page_pdf_1based": 2488
    },
    {
      "level": 3,
      "title": "55.5.9 SPDIFRX debug information register (SPDIFRX_DIR)",
      "page_pdf_1based": 2488
    },
    {
      "level": 3,
      "title": "55.5.10 SPDIFRX interface register map",
      "page_pdf_1based": 2489
    },
    {
      "level": 4,
      "title": "Table 461. SPDIFRX interface register map and reset values",
      "page_pdf_1based": 2489
    },
    {
      "level": 1,
      "title": "56 Single wire protocol master interface (SWPMI)",
      "page_pdf_1based": 2490
    },
    {
      "level": 2,
      "title": "56.1 Introduction",
      "page_pdf_1based": 2490
    },
    {
      "level": 3,
      "title": "Figure 727. S1 signal coding",
      "page_pdf_1based": 2490
    },
    {
      "level": 3,
      "title": "Figure 728. S2 signal coding",
      "page_pdf_1based": 2490
    },
    {
      "level": 2,
      "title": "56.2 SWPMI main features",
      "page_pdf_1based": 2491
    },
    {
      "level": 2,
      "title": "56.3 SWPMI functional description",
      "page_pdf_1based": 2492
    },
    {
      "level": 3,
      "title": "56.3.1 SWPMI block diagram",
      "page_pdf_1based": 2492
    },
    {
      "level": 4,
      "title": "Figure 729. SWPMI block diagram",
      "page_pdf_1based": 2492
    },
    {
      "level": 3,
      "title": "56.3.2 SWPMI pins and internal signals",
      "page_pdf_1based": 2492
    },
    {
      "level": 4,
      "title": "Table 462. SWPMI input/output signals connected to package pins or balls",
      "page_pdf_1based": 2492
    },
    {
      "level": 4,
      "title": "Table 463. SWPMI internal input/output signals",
      "page_pdf_1based": 2493
    },
    {
      "level": 3,
      "title": "56.3.3 SWP initialization and activation",
      "page_pdf_1based": 2493
    },
    {
      "level": 3,
      "title": "56.3.4 SWP bus states",
      "page_pdf_1based": 2494
    },
    {
      "level": 4,
      "title": "Figure 730. SWP bus states",
      "page_pdf_1based": 2495
    },
    {
      "level": 3,
      "title": "56.3.5 SWPMI_IO (internal transceiver) bypass",
      "page_pdf_1based": 2495
    },
    {
      "level": 3,
      "title": "56.3.6 SWPMI bit rate",
      "page_pdf_1based": 2495
    },
    {
      "level": 3,
      "title": "56.3.7 SWPMI frame handling",
      "page_pdf_1based": 2496
    },
    {
      "level": 4,
      "title": "Figure 731. SWP frame structure",
      "page_pdf_1based": 2496
    },
    {
      "level": 3,
      "title": "56.3.8 Transmission procedure",
      "page_pdf_1based": 2496
    },
    {
      "level": 4,
      "title": "Figure 732. SWPMI No software buffer mode transmission",
      "page_pdf_1based": 2497
    },
    {
      "level": 4,
      "title": "Figure 733. SWPMI No software buffer mode transmission, consecutive frames",
      "page_pdf_1based": 2498
    },
    {
      "level": 4,
      "title": "Figure 734. SWPMI Multi software buffer mode transmission",
      "page_pdf_1based": 2500
    },
    {
      "level": 3,
      "title": "56.3.9 Reception procedure",
      "page_pdf_1based": 2501
    },
    {
      "level": 4,
      "title": "Figure 735. SWPMI No software buffer mode reception",
      "page_pdf_1based": 2502
    },
    {
      "level": 4,
      "title": "Figure 736. SWPMI single software buffer mode reception",
      "page_pdf_1based": 2503
    },
    {
      "level": 4,
      "title": "Figure 737. SWPMI Multi software buffer mode reception",
      "page_pdf_1based": 2505
    },
    {
      "level": 3,
      "title": "56.3.10 Error management",
      "page_pdf_1based": 2505
    },
    {
      "level": 4,
      "title": "Figure 738. SWPMI single buffer mode reception with CRC error",
      "page_pdf_1based": 2506
    },
    {
      "level": 3,
      "title": "56.3.11 Loopback mode",
      "page_pdf_1based": 2507
    },
    {
      "level": 2,
      "title": "56.4 SWPMI low-power modes",
      "page_pdf_1based": 2507
    },
    {
      "level": 3,
      "title": "Table 464. Effect of low-power modes on SWPMI",
      "page_pdf_1based": 2507
    },
    {
      "level": 2,
      "title": "56.5 SWPMI interrupts",
      "page_pdf_1based": 2508
    },
    {
      "level": 3,
      "title": "Table 465. Interrupt control bits",
      "page_pdf_1based": 2508
    },
    {
      "level": 2,
      "title": "56.6 SWPMI registers",
      "page_pdf_1based": 2509
    },
    {
      "level": 3,
      "title": "56.6.1 SWPMI configuration/control register (SWPMI_CR)",
      "page_pdf_1based": 2509
    },
    {
      "level": 4,
      "title": "Table 466. Buffer modes selection for transmission/reception",
      "page_pdf_1based": 2510
    },
    {
      "level": 3,
      "title": "56.6.2 SWPMI Bitrate register (SWPMI_BRR)",
      "page_pdf_1based": 2510
    },
    {
      "level": 3,
      "title": "56.6.3 SWPMI Interrupt and Status register (SWPMI_ISR)",
      "page_pdf_1based": 2511
    },
    {
      "level": 3,
      "title": "56.6.4 SWPMI Interrupt Flag Clear register (SWPMI_ICR)",
      "page_pdf_1based": 2512
    },
    {
      "level": 3,
      "title": "56.6.5 SWPMI Interrupt Enable register (SMPMI_IER)",
      "page_pdf_1based": 2513
    },
    {
      "level": 3,
      "title": "56.6.6 SWPMI Receive Frame Length register (SWPMI_RFL)",
      "page_pdf_1based": 2515
    },
    {
      "level": 3,
      "title": "56.6.7 SWPMI Transmit data register (SWPMI_TDR)",
      "page_pdf_1based": 2515
    },
    {
      "level": 3,
      "title": "56.6.8 SWPMI Receive data register (SWPMI_RDR)",
      "page_pdf_1based": 2515
    },
    {
      "level": 3,
      "title": "56.6.9 SWPMI Option register (SWPMI_OR)",
      "page_pdf_1based": 2516
    },
    {
      "level": 3,
      "title": "56.6.10 SWPMI register map and reset value table",
      "page_pdf_1based": 2517
    },
    {
      "level": 4,
      "title": "Table 467. SWPMI register map and reset values",
      "page_pdf_1based": 2517
    },
    {
      "level": 1,
      "title": "57 Management data input/output (MDIOS)",
      "page_pdf_1based": 2518
    },
    {
      "level": 2,
      "title": "57.1 MDIOS introduction",
      "page_pdf_1based": 2518
    },
    {
      "level": 2,
      "title": "57.2 MDIOS main features",
      "page_pdf_1based": 2518
    },
    {
      "level": 2,
      "title": "57.3 MDIOS functional description",
      "page_pdf_1based": 2519
    },
    {
      "level": 3,
      "title": "57.3.1 MDIOS block diagram",
      "page_pdf_1based": 2519
    },
    {
      "level": 4,
      "title": "Figure 739. MDIOS block diagram",
      "page_pdf_1based": 2519
    },
    {
      "level": 3,
      "title": "57.3.2 MDIOS pins and internal signals",
      "page_pdf_1based": 2519
    },
    {
      "level": 4,
      "title": "Table 468. MDIOS input/output signals connected to package pins or balls",
      "page_pdf_1based": 2519
    },
    {
      "level": 4,
      "title": "Table 469. MDIOS internal input/output signals",
      "page_pdf_1based": 2519
    },
    {
      "level": 3,
      "title": "57.3.3 MDIOS protocol",
      "page_pdf_1based": 2519
    },
    {
      "level": 4,
      "title": "Figure 740. MDIO protocol write frame waveform",
      "page_pdf_1based": 2520
    },
    {
      "level": 4,
      "title": "Figure 741. MDIO protocol read frame waveform",
      "page_pdf_1based": 2520
    },
    {
      "level": 3,
      "title": "57.3.4 MDIOS enabling and disabling",
      "page_pdf_1based": 2520
    },
    {
      "level": 3,
      "title": "57.3.5 MDIOS data",
      "page_pdf_1based": 2521
    },
    {
      "level": 3,
      "title": "57.3.6 MDIOS APB frequency",
      "page_pdf_1based": 2522
    },
    {
      "level": 3,
      "title": "57.3.7 Write/read flags and interrupts",
      "page_pdf_1based": 2522
    },
    {
      "level": 3,
      "title": "57.3.8 MDIOS error management",
      "page_pdf_1based": 2523
    },
    {
      "level": 3,
      "title": "57.3.9 MDIOS in Stop mode",
      "page_pdf_1based": 2524
    },
    {
      "level": 3,
      "title": "57.3.10 MDIOS interrupts",
      "page_pdf_1based": 2524
    },
    {
      "level": 4,
      "title": "Table 470. Interrupt control bits",
      "page_pdf_1based": 2524
    },
    {
      "level": 2,
      "title": "57.4 MDIOS registers",
      "page_pdf_1based": 2524
    },
    {
      "level": 3,
      "title": "57.4.1 MDIOS configuration register (MDIOS_CR)",
      "page_pdf_1based": 2524
    },
    {
      "level": 3,
      "title": "57.4.2 MDIOS write flag register (MDIOS_WRFR)",
      "page_pdf_1based": 2525
    },
    {
      "level": 3,
      "title": "57.4.3 MDIOS clear write flag register (MDIOS_CWRFR)",
      "page_pdf_1based": 2526
    },
    {
      "level": 3,
      "title": "57.4.4 MDIOS read flag register (MDIOS_RDFR)",
      "page_pdf_1based": 2526
    },
    {
      "level": 3,
      "title": "57.4.5 MDIOS clear read flag register (MDIOS_CRDFR)",
      "page_pdf_1based": 2527
    },
    {
      "level": 3,
      "title": "57.4.6 MDIOS status register (MDIOS_SR)",
      "page_pdf_1based": 2527
    },
    {
      "level": 3,
      "title": "57.4.7 MDIOS clear flag register (MDIOS_CLRFR)",
      "page_pdf_1based": 2528
    },
    {
      "level": 3,
      "title": "57.4.8 MDIOS input data register x (MDIOS_DINRx)",
      "page_pdf_1based": 2528
    },
    {
      "level": 3,
      "title": "57.4.9 MDIOS output data register x (MDIOS_DOUTRx)",
      "page_pdf_1based": 2529
    },
    {
      "level": 3,
      "title": "57.4.10 MDIOS register map",
      "page_pdf_1based": 2529
    },
    {
      "level": 4,
      "title": "Table 471. MDIOS register map and reset values",
      "page_pdf_1based": 2529
    },
    {
      "level": 1,
      "title": "58 Secure digital input/output MultiMediaCard interface (SDMMC)",
      "page_pdf_1based": 2531
    },
    {
      "level": 2,
      "title": "58.1 SDMMC main features",
      "page_pdf_1based": 2531
    },
    {
      "level": 2,
      "title": "58.2 SDMMC implementation",
      "page_pdf_1based": 2531
    },
    {
      "level": 3,
      "title": "Table 472. SDMMC features",
      "page_pdf_1based": 2531
    },
    {
      "level": 2,
      "title": "58.3 SDMMC bus topology",
      "page_pdf_1based": 2532
    },
    {
      "level": 3,
      "title": "Figure 742. SDMMC “no response” and “no data” operations",
      "page_pdf_1based": 2532
    },
    {
      "level": 3,
      "title": "Figure 743. SDMMC (multiple) block read operation",
      "page_pdf_1based": 2532
    },
    {
      "level": 3,
      "title": "Figure 744. SDMMC (multiple) block write operation",
      "page_pdf_1based": 2533
    },
    {
      "level": 3,
      "title": "Figure 745. SDMMC (sequential) stream read operation",
      "page_pdf_1based": 2533
    },
    {
      "level": 3,
      "title": "Figure 746. SDMMC (sequential) stream write operation",
      "page_pdf_1based": 2533
    },
    {
      "level": 2,
      "title": "58.4 SDMMC operation modes",
      "page_pdf_1based": 2534
    },
    {
      "level": 3,
      "title": "Table 473. SDMMC operation modes SD and SDIO",
      "page_pdf_1based": 2534
    },
    {
      "level": 3,
      "title": "Table 474. SDMMC operation modes e•MMC",
      "page_pdf_1based": 2534
    },
    {
      "level": 2,
      "title": "58.5 SDMMC functional description",
      "page_pdf_1based": 2535
    },
    {
      "level": 3,
      "title": "58.5.1 SDMMC block diagram",
      "page_pdf_1based": 2535
    },
    {
      "level": 4,
      "title": "Figure 747. SDMMC block diagram",
      "page_pdf_1based": 2535
    },
    {
      "level": 3,
      "title": "58.5.2 SDMMC pins and internal signals",
      "page_pdf_1based": 2535
    },
    {
      "level": 4,
      "title": "Table 475. SDMMC internal input/output signals",
      "page_pdf_1based": 2535
    },
    {
      "level": 4,
      "title": "Table 476. SDMMC pins",
      "page_pdf_1based": 2536
    },
    {
      "level": 3,
      "title": "58.5.3 General description",
      "page_pdf_1based": 2536
    },
    {
      "level": 4,
      "title": "Figure 748. SDMMC Command and data phase relation",
      "page_pdf_1based": 2537
    },
    {
      "level": 4,
      "title": "Table 477. SDMMC Command and data phase selection",
      "page_pdf_1based": 2537
    },
    {
      "level": 3,
      "title": "58.5.4 SDMMC adapter",
      "page_pdf_1based": 2538
    },
    {
      "level": 4,
      "title": "Figure 749. Control unit",
      "page_pdf_1based": 2539
    },
    {
      "level": 4,
      "title": "Figure 750. Command/response path",
      "page_pdf_1based": 2540
    },
    {
      "level": 4,
      "title": "Figure 751. Command path state machine (CPSM)",
      "page_pdf_1based": 2541
    },
    {
      "level": 4,
      "title": "Table 478. Command token format",
      "page_pdf_1based": 2543
    },
    {
      "level": 4,
      "title": "Table 479. Short response with CRC token format",
      "page_pdf_1based": 2544
    },
    {
      "level": 4,
      "title": "Table 480. Short response without CRC token format",
      "page_pdf_1based": 2544
    },
    {
      "level": 4,
      "title": "Table 481. Long response with CRC token format",
      "page_pdf_1based": 2544
    },
    {
      "level": 4,
      "title": "Table 482. Specific Commands overview",
      "page_pdf_1based": 2545
    },
    {
      "level": 4,
      "title": "Table 483. Command path status flags",
      "page_pdf_1based": 2546
    },
    {
      "level": 4,
      "title": "Table 484. Command path error handling",
      "page_pdf_1based": 2546
    },
    {
      "level": 4,
      "title": "Figure 752. Data path",
      "page_pdf_1based": 2547
    },
    {
      "level": 4,
      "title": "Figure 753. DDR mode data packet clocking",
      "page_pdf_1based": 2548
    },
    {
      "level": 4,
      "title": "Figure 754. DDR mode CRC status / boot acknowledgment clocking",
      "page_pdf_1based": 2548
    },
    {
      "level": 4,
      "title": "Figure 755. Data path state machine (DPSM)",
      "page_pdf_1based": 2549
    },
    {
      "level": 4,
      "title": "Table 485. Data token format",
      "page_pdf_1based": 2554
    },
    {
      "level": 4,
      "title": "Table 486. Data path status flags and clear bits",
      "page_pdf_1based": 2554
    },
    {
      "level": 4,
      "title": "Table 487. Data path error handling",
      "page_pdf_1based": 2556
    },
    {
      "level": 4,
      "title": "Table 488. Data FIFO access",
      "page_pdf_1based": 2557
    },
    {
      "level": 4,
      "title": "Table 489. Transmit FIFO status flags",
      "page_pdf_1based": 2558
    },
    {
      "level": 4,
      "title": "Table 490. Receive FIFO status flags",
      "page_pdf_1based": 2559
    },
    {
      "level": 4,
      "title": "Figure 756. CLKMUX unit",
      "page_pdf_1based": 2560
    },
    {
      "level": 3,
      "title": "58.5.5 SDMMC AHB slave interface",
      "page_pdf_1based": 2560
    },
    {
      "level": 3,
      "title": "58.5.6 SDMMC AHB master interface",
      "page_pdf_1based": 2560
    },
    {
      "level": 3,
      "title": "58.5.7 MDMA request generation",
      "page_pdf_1based": 2562
    },
    {
      "level": 4,
      "title": "Table 491. SDMMC connections to MDMA",
      "page_pdf_1based": 2563
    },
    {
      "level": 3,
      "title": "58.5.8 AHB and SDMMC_CK clock relation",
      "page_pdf_1based": 2563
    },
    {
      "level": 4,
      "title": "Table 492. AHB and SDMMC_CK clock frequency relation",
      "page_pdf_1based": 2563
    },
    {
      "level": 2,
      "title": "58.6 Card functional description",
      "page_pdf_1based": 2564
    },
    {
      "level": 3,
      "title": "58.6.1 SD I/O mode",
      "page_pdf_1based": 2564
    },
    {
      "level": 4,
      "title": "Table 493. SDIO special operation control",
      "page_pdf_1based": 2564
    },
    {
      "level": 4,
      "title": "Figure 757. Asynchronous interrupt generation",
      "page_pdf_1based": 2565
    },
    {
      "level": 4,
      "title": "Figure 758. Synchronous interrupt period data read",
      "page_pdf_1based": 2565
    },
    {
      "level": 4,
      "title": "Figure 759. Synchronous interrupt period data write",
      "page_pdf_1based": 2566
    },
    {
      "level": 4,
      "title": "Figure 760. Asynchronous interrupt period data read",
      "page_pdf_1based": 2567
    },
    {
      "level": 4,
      "title": "Figure 761. Asynchronous interrupt period data write",
      "page_pdf_1based": 2567
    },
    {
      "level": 4,
      "title": "Table 494. 4-bit mode Start, interrupt, and CRC-status Signaling detection",
      "page_pdf_1based": 2568
    },
    {
      "level": 4,
      "title": "Figure 762. Clock stop with SDMMC_CK for DS, HS, SDR12, SDR25",
      "page_pdf_1based": 2570
    },
    {
      "level": 4,
      "title": "Figure 763. Clock stop with SDMMC_CK for DDR50, SDR50, SDR104",
      "page_pdf_1based": 2570
    },
    {
      "level": 4,
      "title": "Figure 764. Read Wait with SDMMC_CK < 50 MHz",
      "page_pdf_1based": 2571
    },
    {
      "level": 4,
      "title": "Figure 765. Read Wait with SDMMC_CK > 50 MHz",
      "page_pdf_1based": 2572
    },
    {
      "level": 3,
      "title": "58.6.2 CMD12 send timing",
      "page_pdf_1based": 2572
    },
    {
      "level": 4,
      "title": "Table 495. CMD12 use cases",
      "page_pdf_1based": 2572
    },
    {
      "level": 4,
      "title": "Figure 766. CMD12 stream timing",
      "page_pdf_1based": 2574
    },
    {
      "level": 3,
      "title": "58.6.3 Sleep (CMD5)",
      "page_pdf_1based": 2575
    },
    {
      "level": 4,
      "title": "Figure 767. CMD5 Sleep Awake procedure",
      "page_pdf_1based": 2576
    },
    {
      "level": 3,
      "title": "58.6.4 Interrupt mode (Wait-IRQ)",
      "page_pdf_1based": 2576
    },
    {
      "level": 3,
      "title": "58.6.5 Boot operation",
      "page_pdf_1based": 2577
    },
    {
      "level": 4,
      "title": "Figure 768. Normal boot mode operation",
      "page_pdf_1based": 2578
    },
    {
      "level": 4,
      "title": "Figure 769. Alternative boot mode operation",
      "page_pdf_1based": 2579
    },
    {
      "level": 3,
      "title": "58.6.6 Response R1b handling",
      "page_pdf_1based": 2580
    },
    {
      "level": 4,
      "title": "Figure 770. Command response R1b busy signaling",
      "page_pdf_1based": 2580
    },
    {
      "level": 3,
      "title": "58.6.7 Reset and card cycle power",
      "page_pdf_1based": 2581
    },
    {
      "level": 4,
      "title": "Figure 771. SDMMC state control",
      "page_pdf_1based": 2581
    },
    {
      "level": 4,
      "title": "Figure 772. Card cycle power / power up diagram",
      "page_pdf_1based": 2582
    },
    {
      "level": 2,
      "title": "58.7 Hardware flow control",
      "page_pdf_1based": 2582
    },
    {
      "level": 2,
      "title": "58.8 Ultra-high-speed phase I (UHS-I) voltage switch",
      "page_pdf_1based": 2583
    },
    {
      "level": 3,
      "title": "Figure 773. CMD11 signal voltage switch sequence",
      "page_pdf_1based": 2583
    },
    {
      "level": 3,
      "title": "Figure 774. Voltage switch transceiver typical application",
      "page_pdf_1based": 2585
    },
    {
      "level": 2,
      "title": "58.9 SDMMC interrupts",
      "page_pdf_1based": 2586
    },
    {
      "level": 3,
      "title": "Table 496. SDMMC interrupts",
      "page_pdf_1based": 2586
    },
    {
      "level": 2,
      "title": "58.10 SDMMC registers",
      "page_pdf_1based": 2588
    },
    {
      "level": 3,
      "title": "58.10.1 SDMMC power control register (SDMMC_POWER)",
      "page_pdf_1based": 2588
    },
    {
      "level": 3,
      "title": "58.10.2 SDMMC clock control register (SDMMC_CLKCR)",
      "page_pdf_1based": 2589
    },
    {
      "level": 3,
      "title": "58.10.3 SDMMC argument register (SDMMC_ARGR)",
      "page_pdf_1based": 2591
    },
    {
      "level": 3,
      "title": "58.10.4 SDMMC command register (SDMMC_CMDR)",
      "page_pdf_1based": 2591
    },
    {
      "level": 3,
      "title": "58.10.5 SDMMC command response register (SDMMC_RESPCMDR)",
      "page_pdf_1based": 2593
    },
    {
      "level": 3,
      "title": "58.10.6 SDMMC response x register (SDMMC_RESPxR)",
      "page_pdf_1based": 2594
    },
    {
      "level": 4,
      "title": "Table 497. Response type and SDMMC_RESPxR registers",
      "page_pdf_1based": 2594
    },
    {
      "level": 3,
      "title": "58.10.7 SDMMC data timer register (SDMMC_DTIMER)",
      "page_pdf_1based": 2594
    },
    {
      "level": 3,
      "title": "58.10.8 SDMMC data length register (SDMMC_DLENR)",
      "page_pdf_1based": 2595
    },
    {
      "level": 3,
      "title": "58.10.9 SDMMC data control register (SDMMC_DCTRL)",
      "page_pdf_1based": 2596
    },
    {
      "level": 3,
      "title": "58.10.10 SDMMC data counter register (SDMMC_DCNTR)",
      "page_pdf_1based": 2597
    },
    {
      "level": 3,
      "title": "58.10.11 SDMMC status register (SDMMC_STAR)",
      "page_pdf_1based": 2598
    },
    {
      "level": 3,
      "title": "58.10.12 SDMMC interrupt clear register (SDMMC_ICR)",
      "page_pdf_1based": 2601
    },
    {
      "level": 3,
      "title": "58.10.13 SDMMC mask register (SDMMC_MASKR)",
      "page_pdf_1based": 2603
    },
    {
      "level": 3,
      "title": "58.10.14 SDMMC acknowledgment timer register (SDMMC_ACKTIMER)",
      "page_pdf_1based": 2606
    },
    {
      "level": 3,
      "title": "58.10.15 SDMMC data FIFO registers x (SDMMC_FIFORx)",
      "page_pdf_1based": 2606
    },
    {
      "level": 3,
      "title": "58.10.16 SDMMC DMA control register (SDMMC_IDMACTRLR)",
      "page_pdf_1based": 2607
    },
    {
      "level": 3,
      "title": "58.10.17 SDMMC IDMA buffer size register (SDMMC_IDMABSIZER)",
      "page_pdf_1based": 2608
    },
    {
      "level": 3,
      "title": "58.10.18 SDMMC IDMA buffer 0 base address register (SDMMC_IDMABASE0R)",
      "page_pdf_1based": 2608
    },
    {
      "level": 3,
      "title": "58.10.19 SDMMC IDMA buffer 1 base address register (SDMMC_IDMABASE1R)",
      "page_pdf_1based": 2609
    },
    {
      "level": 3,
      "title": "58.10.20 SDMMC register map",
      "page_pdf_1based": 2609
    },
    {
      "level": 4,
      "title": "Table 498. SDMMC register map",
      "page_pdf_1based": 2609
    },
    {
      "level": 1,
      "title": "59 Controller area network with flexible data rate (FDCAN)",
      "page_pdf_1based": 2612
    },
    {
      "level": 2,
      "title": "59.1 Introduction",
      "page_pdf_1based": 2612
    },
    {
      "level": 3,
      "title": "Table 499. CAN subsystem I/O signals",
      "page_pdf_1based": 2612
    },
    {
      "level": 3,
      "title": "Table 500. CAN subsystem I/O pins",
      "page_pdf_1based": 2613
    },
    {
      "level": 3,
      "title": "Figure 775. CAN subsystem",
      "page_pdf_1based": 2614
    },
    {
      "level": 2,
      "title": "59.2 FDCAN main features",
      "page_pdf_1based": 2615
    },
    {
      "level": 2,
      "title": "59.3 FDCAN implementation",
      "page_pdf_1based": 2615
    },
    {
      "level": 3,
      "title": "Table 501. Main features",
      "page_pdf_1based": 2615
    },
    {
      "level": 2,
      "title": "59.4 FDCAN functional description",
      "page_pdf_1based": 2616
    },
    {
      "level": 3,
      "title": "Figure 776. FDCAN block diagram",
      "page_pdf_1based": 2616
    },
    {
      "level": 3,
      "title": "59.4.1 Operating modes",
      "page_pdf_1based": 2617
    },
    {
      "level": 4,
      "title": "Table 502. DLC coding in FDCAN",
      "page_pdf_1based": 2620
    },
    {
      "level": 4,
      "title": "Figure 777. Transceiver delay measurement",
      "page_pdf_1based": 2621
    },
    {
      "level": 4,
      "title": "Figure 778. Pin control in bus monitoring mode",
      "page_pdf_1based": 2623
    },
    {
      "level": 4,
      "title": "Figure 779. Pin control in loop back mode",
      "page_pdf_1based": 2625
    },
    {
      "level": 3,
      "title": "59.4.2 Message RAM",
      "page_pdf_1based": 2626
    },
    {
      "level": 4,
      "title": "Figure 780. Message RAM configuration",
      "page_pdf_1based": 2626
    },
    {
      "level": 4,
      "title": "Figure 781. Standard message ID filter path",
      "page_pdf_1based": 2629
    },
    {
      "level": 4,
      "title": "Figure 782. Extended message ID filter path",
      "page_pdf_1based": 2630
    },
    {
      "level": 4,
      "title": "Table 503. Example of filter configuration for Rx buffers",
      "page_pdf_1based": 2632
    },
    {
      "level": 4,
      "title": "Table 504. Example of filter configuration for Debug messages",
      "page_pdf_1based": 2633
    },
    {
      "level": 4,
      "title": "Table 505. Possible configurations for frame transmission",
      "page_pdf_1based": 2633
    },
    {
      "level": 4,
      "title": "Table 506. Tx buffer/FIFO - queue element size",
      "page_pdf_1based": 2634
    },
    {
      "level": 4,
      "title": "Figure 783. Example of mixed configuration dedicated Tx buffers / Tx FIFO",
      "page_pdf_1based": 2636
    },
    {
      "level": 4,
      "title": "Figure 784. Example of mixed configuration dedicated Tx buffers / Tx queue",
      "page_pdf_1based": 2636
    },
    {
      "level": 3,
      "title": "59.4.3 FIFO acknowledge handling",
      "page_pdf_1based": 2637
    },
    {
      "level": 3,
      "title": "59.4.4 Bit timing",
      "page_pdf_1based": 2638
    },
    {
      "level": 4,
      "title": "Figure 785. Bit timing",
      "page_pdf_1based": 2638
    },
    {
      "level": 3,
      "title": "59.4.5 Clock calibration on CAN",
      "page_pdf_1based": 2639
    },
    {
      "level": 4,
      "title": "Figure 786. Bypass operation",
      "page_pdf_1based": 2640
    },
    {
      "level": 4,
      "title": "Figure 787. FSM calibration",
      "page_pdf_1based": 2641
    },
    {
      "level": 3,
      "title": "59.4.6 Application",
      "page_pdf_1based": 2643
    },
    {
      "level": 3,
      "title": "59.4.7 TTCAN operations (FDCAN1 only)",
      "page_pdf_1based": 2644
    },
    {
      "level": 4,
      "title": "Table 507. First byte of level 1 reference message",
      "page_pdf_1based": 2644
    },
    {
      "level": 4,
      "title": "Table 508. First four bytes of level 2 reference message",
      "page_pdf_1based": 2645
    },
    {
      "level": 4,
      "title": "Table 509. First four bytes of level 0 reference message",
      "page_pdf_1based": 2645
    },
    {
      "level": 3,
      "title": "59.4.8 TTCAN configuration",
      "page_pdf_1based": 2645
    },
    {
      "level": 4,
      "title": "Table 510. TUR configuration example",
      "page_pdf_1based": 2646
    },
    {
      "level": 3,
      "title": "59.4.9 Message scheduling",
      "page_pdf_1based": 2647
    },
    {
      "level": 4,
      "title": "Table 511. System matrix, Node A",
      "page_pdf_1based": 2651
    },
    {
      "level": 4,
      "title": "Table 512. Trigger list, Node A",
      "page_pdf_1based": 2652
    },
    {
      "level": 3,
      "title": "59.4.10 TTCAN gap control",
      "page_pdf_1based": 2654
    },
    {
      "level": 3,
      "title": "59.4.11 Stop watch",
      "page_pdf_1based": 2655
    },
    {
      "level": 3,
      "title": "59.4.12 Local time, cycle time, global time, and external clock synchronization",
      "page_pdf_1based": 2655
    },
    {
      "level": 4,
      "title": "Figure 788. Cycle time and global time synchronization",
      "page_pdf_1based": 2656
    },
    {
      "level": 4,
      "title": "Figure 789. TTCAN level 0 and level 2 drift compensation",
      "page_pdf_1based": 2657
    },
    {
      "level": 3,
      "title": "59.4.13 TTCAN error level",
      "page_pdf_1based": 2658
    },
    {
      "level": 3,
      "title": "59.4.14 TTCAN message handling",
      "page_pdf_1based": 2659
    },
    {
      "level": 4,
      "title": "Table 513. Number of data bytes transmitted with a reference message",
      "page_pdf_1based": 2659
    },
    {
      "level": 3,
      "title": "59.4.15 TTCAN interrupt and error handling",
      "page_pdf_1based": 2662
    },
    {
      "level": 3,
      "title": "59.4.16 Level 0",
      "page_pdf_1based": 2663
    },
    {
      "level": 4,
      "title": "Figure 790. Level 0 schedule synchronization state machine",
      "page_pdf_1based": 2664
    },
    {
      "level": 4,
      "title": "Figure 791. Level 0 master to slave relation",
      "page_pdf_1based": 2665
    },
    {
      "level": 3,
      "title": "59.4.17 Synchronization to external time schedule",
      "page_pdf_1based": 2665
    },
    {
      "level": 3,
      "title": "59.4.18 FDCAN Rx buffer and FIFO element",
      "page_pdf_1based": 2666
    },
    {
      "level": 4,
      "title": "Table 514. Rx buffer and FIFO element",
      "page_pdf_1based": 2666
    },
    {
      "level": 4,
      "title": "Table 515. Rx buffer and FIFO element description",
      "page_pdf_1based": 2666
    },
    {
      "level": 3,
      "title": "59.4.19 FDCAN Tx buffer element",
      "page_pdf_1based": 2668
    },
    {
      "level": 4,
      "title": "Table 516. Tx buffer and FIFO element",
      "page_pdf_1based": 2668
    },
    {
      "level": 4,
      "title": "Table 517. Tx buffer element description",
      "page_pdf_1based": 2668
    },
    {
      "level": 3,
      "title": "59.4.20 FDCAN Tx event FIFO element",
      "page_pdf_1based": 2670
    },
    {
      "level": 4,
      "title": "Table 518. Tx Event FIFO element",
      "page_pdf_1based": 2670
    },
    {
      "level": 4,
      "title": "Table 519. Tx Event FIFO element description",
      "page_pdf_1based": 2670
    },
    {
      "level": 3,
      "title": "59.4.21 FDCAN standard message ID filter element",
      "page_pdf_1based": 2671
    },
    {
      "level": 4,
      "title": "Table 520. Standard message ID filter element",
      "page_pdf_1based": 2671
    },
    {
      "level": 4,
      "title": "Table 521. Standard message ID filter element field description",
      "page_pdf_1based": 2672
    },
    {
      "level": 3,
      "title": "59.4.22 FDCAN extended message ID filter element",
      "page_pdf_1based": 2673
    },
    {
      "level": 4,
      "title": "Table 522. Extended message ID filter element",
      "page_pdf_1based": 2673
    },
    {
      "level": 4,
      "title": "Table 523. Extended message ID filter element field description",
      "page_pdf_1based": 2673
    },
    {
      "level": 3,
      "title": "59.4.23 FDCAN trigger memory element",
      "page_pdf_1based": 2674
    },
    {
      "level": 4,
      "title": "Table 524. Trigger memory element",
      "page_pdf_1based": 2674
    },
    {
      "level": 4,
      "title": "Table 525. Trigger memory element description",
      "page_pdf_1based": 2674
    },
    {
      "level": 2,
      "title": "59.5 FDCAN registers",
      "page_pdf_1based": 2676
    },
    {
      "level": 3,
      "title": "59.5.1 FDCAN core release register (FDCAN_CREL)",
      "page_pdf_1based": 2676
    },
    {
      "level": 3,
      "title": "59.5.2 FDCAN Endian register (FDCAN_ENDN)",
      "page_pdf_1based": 2676
    },
    {
      "level": 3,
      "title": "59.5.3 FDCAN data bit timing and prescaler register (FDCAN_DBTP)",
      "page_pdf_1based": 2677
    },
    {
      "level": 3,
      "title": "59.5.4 FDCAN test register (FDCAN_TEST)",
      "page_pdf_1based": 2678
    },
    {
      "level": 3,
      "title": "59.5.5 FDCAN RAM watchdog register (FDCAN_RWD)",
      "page_pdf_1based": 2678
    },
    {
      "level": 3,
      "title": "59.5.6 FDCAN CC control register (FDCAN_CCCR)",
      "page_pdf_1based": 2679
    },
    {
      "level": 3,
      "title": "59.5.7 FDCAN nominal bit timing and prescaler register (FDCAN_NBTP)",
      "page_pdf_1based": 2681
    },
    {
      "level": 3,
      "title": "59.5.8 FDCAN timestamp counter configuration register (FDCAN_TSCC)",
      "page_pdf_1based": 2682
    },
    {
      "level": 3,
      "title": "59.5.9 FDCAN timestamp counter value register (FDCAN_TSCV)",
      "page_pdf_1based": 2683
    },
    {
      "level": 3,
      "title": "59.5.10 FDCAN timeout counter configuration register (FDCAN_TOCC)",
      "page_pdf_1based": 2683
    },
    {
      "level": 3,
      "title": "59.5.11 FDCAN timeout counter value register (FDCAN_TOCV)",
      "page_pdf_1based": 2684
    },
    {
      "level": 3,
      "title": "59.5.12 FDCAN error counter register (FDCAN_ECR)",
      "page_pdf_1based": 2685
    },
    {
      "level": 3,
      "title": "59.5.13 FDCAN protocol status register (FDCAN_PSR)",
      "page_pdf_1based": 2685
    },
    {
      "level": 3,
      "title": "59.5.14 FDCAN transmitter delay compensation register (FDCAN_TDCR)",
      "page_pdf_1based": 2687
    },
    {
      "level": 3,
      "title": "59.5.15 FDCAN interrupt register (FDCAN_IR)",
      "page_pdf_1based": 2688
    },
    {
      "level": 3,
      "title": "59.5.16 FDCAN interrupt enable register (FDCAN_IE)",
      "page_pdf_1based": 2691
    },
    {
      "level": 3,
      "title": "59.5.17 FDCAN interrupt line select register (FDCAN_ILS)",
      "page_pdf_1based": 2693
    },
    {
      "level": 3,
      "title": "59.5.18 FDCAN interrupt line enable register (FDCAN_ILE)",
      "page_pdf_1based": 2694
    },
    {
      "level": 3,
      "title": "59.5.19 FDCAN global filter configuration register (FDCAN_GFC)",
      "page_pdf_1based": 2695
    },
    {
      "level": 3,
      "title": "59.5.20 FDCAN standard ID filter configuration register (FDCAN_SIDFC)",
      "page_pdf_1based": 2696
    },
    {
      "level": 3,
      "title": "59.5.21 FDCAN extended ID filter configuration register (FDCAN_XIDFC)",
      "page_pdf_1based": 2696
    },
    {
      "level": 3,
      "title": "59.5.22 FDCAN extended ID and mask register (FDCAN_XIDAM)",
      "page_pdf_1based": 2697
    },
    {
      "level": 3,
      "title": "59.5.23 FDCAN high priority message status register (FDCAN_HPMS)",
      "page_pdf_1based": 2698
    },
    {
      "level": 3,
      "title": "59.5.24 FDCAN new data 1 register (FDCAN_NDAT1)",
      "page_pdf_1based": 2698
    },
    {
      "level": 3,
      "title": "59.5.25 FDCAN new data 2 register (FDCAN_NDAT2)",
      "page_pdf_1based": 2699
    },
    {
      "level": 3,
      "title": "59.5.26 FDCAN Rx FIFO 0 configuration register (FDCAN_RXF0C)",
      "page_pdf_1based": 2699
    },
    {
      "level": 3,
      "title": "59.5.27 FDCAN Rx FIFO 0 status register (FDCAN_RXF0S)",
      "page_pdf_1based": 2700
    },
    {
      "level": 3,
      "title": "59.5.28 FDCAN Rx FIFO 0 acknowledge register (FDCAN_RXF0A)",
      "page_pdf_1based": 2701
    },
    {
      "level": 3,
      "title": "59.5.29 FDCAN Rx buffer configuration register (FDCAN_RXBC)",
      "page_pdf_1based": 2701
    },
    {
      "level": 3,
      "title": "59.5.30 FDCAN Rx FIFO 1 configuration register (FDCAN_RXF1C)",
      "page_pdf_1based": 2702
    },
    {
      "level": 3,
      "title": "59.5.31 FDCAN Rx FIFO 1 status register (FDCAN_RXF1S)",
      "page_pdf_1based": 2703
    },
    {
      "level": 3,
      "title": "59.5.32 FDCAN Rx FIFO 1 acknowledge register (FDCAN_RXF1A)",
      "page_pdf_1based": 2704
    },
    {
      "level": 3,
      "title": "59.5.33 FDCAN Rx buffer element size configuration register (FDCAN_RXESC)",
      "page_pdf_1based": 2704
    },
    {
      "level": 3,
      "title": "59.5.34 FDCAN Tx buffer configuration register (FDCAN_TXBC)",
      "page_pdf_1based": 2705
    },
    {
      "level": 3,
      "title": "59.5.35 FDCAN Tx FIFO/queue status register (FDCAN_TXFQS)",
      "page_pdf_1based": 2706
    },
    {
      "level": 3,
      "title": "59.5.36 FDCAN Tx buffer element size configuration register (FDCAN_TXESC)",
      "page_pdf_1based": 2707
    },
    {
      "level": 3,
      "title": "59.5.37 FDCAN Tx buffer request pending register (FDCAN_TXBRP)",
      "page_pdf_1based": 2707
    },
    {
      "level": 3,
      "title": "59.5.38 FDCAN Tx buffer add request register (FDCAN_TXBAR)",
      "page_pdf_1based": 2708
    },
    {
      "level": 3,
      "title": "59.5.39 FDCAN Tx buffer cancellation request register (FDCAN_TXBCR)",
      "page_pdf_1based": 2709
    },
    {
      "level": 3,
      "title": "59.5.40 FDCAN Tx buffer transmission occurred register (FDCAN_TXBTO)",
      "page_pdf_1based": 2709
    },
    {
      "level": 3,
      "title": "59.5.41 FDCAN Tx buffer cancellation finished register (FDCAN_TXBCF)",
      "page_pdf_1based": 2710
    },
    {
      "level": 3,
      "title": "59.5.42 FDCAN Tx buffer transmission interrupt enable register (FDCAN_TXBTIE)",
      "page_pdf_1based": 2710
    },
    {
      "level": 3,
      "title": "59.5.43 FDCAN Tx buffer cancellation finished interrupt enable register (FDCAN_TXBCIE)",
      "page_pdf_1based": 2711
    },
    {
      "level": 3,
      "title": "59.5.44 FDCAN Tx event FIFO configuration register (FDCAN_TXEFC)",
      "page_pdf_1based": 2711
    },
    {
      "level": 3,
      "title": "59.5.45 FDCAN Tx event FIFO status register (FDCAN_TXEFS)",
      "page_pdf_1based": 2712
    },
    {
      "level": 3,
      "title": "59.5.46 FDCAN Tx event FIFO acknowledge register (FDCAN_TXEFA)",
      "page_pdf_1based": 2713
    },
    {
      "level": 3,
      "title": "59.5.47 FDCAN register map",
      "page_pdf_1based": 2713
    },
    {
      "level": 4,
      "title": "Table 526. FDCAN register map and reset values",
      "page_pdf_1based": 2713
    },
    {
      "level": 2,
      "title": "59.6 TTCAN registers",
      "page_pdf_1based": 2717
    },
    {
      "level": 3,
      "title": "59.6.1 FDCAN TT trigger memory configuration register (FDCAN_TTTMC)",
      "page_pdf_1based": 2717
    },
    {
      "level": 3,
      "title": "59.6.2 FDCAN TT reference message configuration register (FDCAN_TTRMC)",
      "page_pdf_1based": 2717
    },
    {
      "level": 3,
      "title": "59.6.3 FDCAN TT operation configuration register (FDCAN_TTOCF)",
      "page_pdf_1based": 2718
    },
    {
      "level": 3,
      "title": "59.6.4 FDCAN TT matrix limits register (FDCAN_TTMLM)",
      "page_pdf_1based": 2720
    },
    {
      "level": 3,
      "title": "59.6.5 FDCAN TUR configuration register (FDCAN_TURCF)",
      "page_pdf_1based": 2721
    },
    {
      "level": 3,
      "title": "59.6.6 FDCAN TT operation control register (FDCAN_TTOCN)",
      "page_pdf_1based": 2722
    },
    {
      "level": 3,
      "title": "59.6.7 FDCAN TT global time preset register (FDCAN_TTGTP)",
      "page_pdf_1based": 2724
    },
    {
      "level": 3,
      "title": "59.6.8 FDCAN TT time mark register (FDCAN_TTTMK)",
      "page_pdf_1based": 2724
    },
    {
      "level": 3,
      "title": "59.6.9 FDCAN TT interrupt register (FDCAN_TTIR)",
      "page_pdf_1based": 2725
    },
    {
      "level": 3,
      "title": "59.6.10 FDCAN TT interrupt enable register (FDCAN_TTIE)",
      "page_pdf_1based": 2727
    },
    {
      "level": 3,
      "title": "59.6.11 FDCAN TT interrupt line select register (FDCAN_TTILS)",
      "page_pdf_1based": 2729
    },
    {
      "level": 3,
      "title": "59.6.12 FDCAN TT operation status register (FDCAN_TTOST)",
      "page_pdf_1based": 2730
    },
    {
      "level": 3,
      "title": "59.6.13 FDCAN TUR numerator actual register (FDCAN_TURNA)",
      "page_pdf_1based": 2732
    },
    {
      "level": 3,
      "title": "59.6.14 FDCAN TT local and global time register (FDCAN_TTLGT)",
      "page_pdf_1based": 2733
    },
    {
      "level": 3,
      "title": "59.6.15 FDCAN TT cycle time and count register (FDCAN_TTCTC)",
      "page_pdf_1based": 2733
    },
    {
      "level": 3,
      "title": "59.6.16 FDCAN TT capture time register (FDCAN_TTCPT)",
      "page_pdf_1based": 2734
    },
    {
      "level": 3,
      "title": "59.6.17 FDCAN TT cycle sync mark register (FDCAN_TTCSM)",
      "page_pdf_1based": 2734
    },
    {
      "level": 3,
      "title": "59.6.18 FDCAN TT trigger select register (FDCAN_TTTS)",
      "page_pdf_1based": 2735
    },
    {
      "level": 3,
      "title": "59.6.19 FDCAN TT register map",
      "page_pdf_1based": 2735
    },
    {
      "level": 4,
      "title": "Table 527. FDCAN TT register map and reset values",
      "page_pdf_1based": 2735
    },
    {
      "level": 2,
      "title": "59.7 CCU registers",
      "page_pdf_1based": 2737
    },
    {
      "level": 3,
      "title": "59.7.1 Clock calibration unit core release register (FDCAN_CCU_CREL)",
      "page_pdf_1based": 2737
    },
    {
      "level": 3,
      "title": "59.7.2 Calibration configuration register (FDCAN_CCU_CCFG)",
      "page_pdf_1based": 2737
    },
    {
      "level": 3,
      "title": "59.7.3 Calibration status register (FDCAN_CCU_CSTAT)",
      "page_pdf_1based": 2739
    },
    {
      "level": 3,
      "title": "59.7.4 Calibration watchdog register (FDCAN_CCU_CWD)",
      "page_pdf_1based": 2739
    },
    {
      "level": 3,
      "title": "59.7.5 Clock calibration unit interrupt register (FDCAN_CCU_IR)",
      "page_pdf_1based": 2740
    },
    {
      "level": 3,
      "title": "59.7.6 Clock calibration unit interrupt enable register (FDCAN_CCU_IE)",
      "page_pdf_1based": 2741
    },
    {
      "level": 3,
      "title": "59.7.7 CCU register map",
      "page_pdf_1based": 2741
    },
    {
      "level": 4,
      "title": "Table 528. CCU register map and reset values",
      "page_pdf_1based": 2741
    },
    {
      "level": 1,
      "title": "60 USB on-the-go high-speed (OTG_HS)",
      "page_pdf_1based": 2743
    },
    {
      "level": 2,
      "title": "60.1 Introduction",
      "page_pdf_1based": 2743
    },
    {
      "level": 3,
      "title": "Table 529. OTG_HS speeds supported",
      "page_pdf_1based": 2744
    },
    {
      "level": 2,
      "title": "60.2 OTG_HS main features",
      "page_pdf_1based": 2744
    },
    {
      "level": 3,
      "title": "60.2.1 General features",
      "page_pdf_1based": 2744
    },
    {
      "level": 3,
      "title": "60.2.2 Host-mode features",
      "page_pdf_1based": 2745
    },
    {
      "level": 3,
      "title": "60.2.3 Peripheral-mode features",
      "page_pdf_1based": 2745
    },
    {
      "level": 2,
      "title": "60.3 OTG_HS implementation",
      "page_pdf_1based": 2746
    },
    {
      "level": 3,
      "title": "Table 530. OTG_HS implementation",
      "page_pdf_1based": 2746
    },
    {
      "level": 2,
      "title": "60.4 OTG_HS functional description",
      "page_pdf_1based": 2746
    },
    {
      "level": 3,
      "title": "60.4.1 OTG_HS block diagram",
      "page_pdf_1based": 2746
    },
    {
      "level": 4,
      "title": "Figure 792. USB1 OTG_HS high-speed block diagram (OTG_HS1)",
      "page_pdf_1based": 2747
    },
    {
      "level": 4,
      "title": "Figure 793. USB2 OTG_HS high-speed block diagram (OTG_HS2)",
      "page_pdf_1based": 2747
    },
    {
      "level": 3,
      "title": "60.4.2 OTG_HS pin and internal signals",
      "page_pdf_1based": 2748
    },
    {
      "level": 4,
      "title": "Table 531. OTG_FS input/output pins",
      "page_pdf_1based": 2748
    },
    {
      "level": 4,
      "title": "Table 532. OTG_HS input/output pins",
      "page_pdf_1based": 2748
    },
    {
      "level": 4,
      "title": "Table 533. OTG_HS input/output signals",
      "page_pdf_1based": 2748
    },
    {
      "level": 3,
      "title": "60.4.3 OTG_HS core",
      "page_pdf_1based": 2748
    },
    {
      "level": 3,
      "title": "60.4.4 Embedded full-speed OTG PHY connected to OTG_HS",
      "page_pdf_1based": 2749
    },
    {
      "level": 3,
      "title": "60.4.5 OTG detections",
      "page_pdf_1based": 2749
    },
    {
      "level": 3,
      "title": "60.4.6 High-speed OTG PHY connected to OTG_HS",
      "page_pdf_1based": 2749
    },
    {
      "level": 2,
      "title": "60.5 OTG_HS dual role device (DRD)",
      "page_pdf_1based": 2750
    },
    {
      "level": 3,
      "title": "Figure 794. OTG_HS A-B device connection",
      "page_pdf_1based": 2750
    },
    {
      "level": 3,
      "title": "60.5.1 ID line detection",
      "page_pdf_1based": 2750
    },
    {
      "level": 3,
      "title": "60.5.2 HNP dual role device",
      "page_pdf_1based": 2750
    },
    {
      "level": 3,
      "title": "60.5.3 SRP dual role device",
      "page_pdf_1based": 2751
    },
    {
      "level": 2,
      "title": "60.6 OTG_HS as a USB peripheral",
      "page_pdf_1based": 2751
    },
    {
      "level": 3,
      "title": "Figure 795. OTG_HS peripheral-only connection",
      "page_pdf_1based": 2752
    },
    {
      "level": 3,
      "title": "60.6.1 SRP-capable peripheral",
      "page_pdf_1based": 2752
    },
    {
      "level": 3,
      "title": "60.6.2 Peripheral states",
      "page_pdf_1based": 2752
    },
    {
      "level": 3,
      "title": "60.6.3 Peripheral endpoints",
      "page_pdf_1based": 2753
    },
    {
      "level": 2,
      "title": "60.7 OTG_HS as a USB host",
      "page_pdf_1based": 2755
    },
    {
      "level": 3,
      "title": "Figure 796. OTG_HS host-only connection",
      "page_pdf_1based": 2756
    },
    {
      "level": 3,
      "title": "60.7.1 SRP-capable host",
      "page_pdf_1based": 2756
    },
    {
      "level": 3,
      "title": "60.7.2 USB host states",
      "page_pdf_1based": 2756
    },
    {
      "level": 3,
      "title": "60.7.3 Host channels",
      "page_pdf_1based": 2758
    },
    {
      "level": 3,
      "title": "60.7.4 Host scheduler",
      "page_pdf_1based": 2759
    },
    {
      "level": 2,
      "title": "60.8 OTG_HS SOF trigger",
      "page_pdf_1based": 2760
    },
    {
      "level": 3,
      "title": "Figure 797. SOF connectivity (SOF trigger output to TIM and ITR1 connection)",
      "page_pdf_1based": 2760
    },
    {
      "level": 3,
      "title": "60.8.1 Host SOFs",
      "page_pdf_1based": 2760
    },
    {
      "level": 3,
      "title": "60.8.2 Peripheral SOFs",
      "page_pdf_1based": 2760
    },
    {
      "level": 2,
      "title": "60.9 OTG_HS low-power modes",
      "page_pdf_1based": 2761
    },
    {
      "level": 3,
      "title": "Table 534. Compatibility of STM32 low power modes with the OTG",
      "page_pdf_1based": 2761
    },
    {
      "level": 2,
      "title": "60.10 OTG_HS Dynamic update of the OTG_HFIR register",
      "page_pdf_1based": 2762
    },
    {
      "level": 3,
      "title": "Figure 798. Updating OTG_HFIR dynamically (RLDCTRL = 1)",
      "page_pdf_1based": 2762
    },
    {
      "level": 2,
      "title": "60.11 OTG_HS data FIFOs",
      "page_pdf_1based": 2762
    },
    {
      "level": 3,
      "title": "60.11.1 Peripheral FIFO architecture",
      "page_pdf_1based": 2763
    },
    {
      "level": 4,
      "title": "Figure 799. Device-mode FIFO address mapping and AHB FIFO access mapping",
      "page_pdf_1based": 2763
    },
    {
      "level": 3,
      "title": "60.11.2 Host FIFO architecture",
      "page_pdf_1based": 2764
    },
    {
      "level": 4,
      "title": "Figure 800. Host-mode FIFO address mapping and AHB FIFO access mapping",
      "page_pdf_1based": 2764
    },
    {
      "level": 3,
      "title": "60.11.3 FIFO RAM allocation",
      "page_pdf_1based": 2765
    },
    {
      "level": 2,
      "title": "60.12 OTG_HS interrupts",
      "page_pdf_1based": 2767
    },
    {
      "level": 3,
      "title": "Figure 801. Interrupt hierarchy",
      "page_pdf_1based": 2768
    },
    {
      "level": 2,
      "title": "60.13 OTG_HS control and status registers",
      "page_pdf_1based": 2769
    },
    {
      "level": 3,
      "title": "60.13.1 CSR memory map",
      "page_pdf_1based": 2769
    },
    {
      "level": 4,
      "title": "Table 535. Core global control and status registers (CSRs)",
      "page_pdf_1based": 2769
    },
    {
      "level": 4,
      "title": "Table 536. Host-mode control and status registers (CSRs)",
      "page_pdf_1based": 2770
    },
    {
      "level": 4,
      "title": "Table 537. Device-mode control and status registers",
      "page_pdf_1based": 2772
    },
    {
      "level": 4,
      "title": "Table 538. Data FIFO (DFIFO) access register map",
      "page_pdf_1based": 2774
    },
    {
      "level": 4,
      "title": "Table 539. Power and clock gating control and status registers",
      "page_pdf_1based": 2774
    },
    {
      "level": 2,
      "title": "60.14 OTG_HS registers",
      "page_pdf_1based": 2774
    },
    {
      "level": 3,
      "title": "60.14.1 OTG control and status register (OTG_GOTGCTL)",
      "page_pdf_1based": 2774
    },
    {
      "level": 3,
      "title": "60.14.2 OTG interrupt register (OTG_GOTGINT)",
      "page_pdf_1based": 2777
    },
    {
      "level": 3,
      "title": "60.14.3 OTG AHB configuration register (OTG_GAHBCFG)",
      "page_pdf_1based": 2779
    },
    {
      "level": 3,
      "title": "60.14.4 OTG USB configuration register (OTG_GUSBCFG)",
      "page_pdf_1based": 2780
    },
    {
      "level": 4,
      "title": "Table 540. TRDT values",
      "page_pdf_1based": 2783
    },
    {
      "level": 3,
      "title": "60.14.5 OTG reset register (OTG_GRSTCTL)",
      "page_pdf_1based": 2783
    },
    {
      "level": 3,
      "title": "60.14.6 OTG core interrupt register (OTG_GINTSTS)",
      "page_pdf_1based": 2786
    },
    {
      "level": 3,
      "title": "60.14.7 OTG interrupt mask register (OTG_GINTMSK)",
      "page_pdf_1based": 2790
    },
    {
      "level": 3,
      "title": "60.14.8 OTG receive status debug read register (OTG_GRXSTSR)",
      "page_pdf_1based": 2794
    },
    {
      "level": 3,
      "title": "60.14.9 OTG receive status debug read [alternate] (OTG_GRXSTSR)",
      "page_pdf_1based": 2795
    },
    {
      "level": 3,
      "title": "60.14.10 OTG status read and pop registers (OTG_GRXSTSP)",
      "page_pdf_1based": 2796
    },
    {
      "level": 3,
      "title": "60.14.11 OTG status read and pop registers [alternate] (OTG_GRXSTSP)",
      "page_pdf_1based": 2797
    },
    {
      "level": 3,
      "title": "60.14.12 OTG receive FIFO size register (OTG_GRXFSIZ)",
      "page_pdf_1based": 2798
    },
    {
      "level": 3,
      "title": "60.14.13 OTG host non-periodic transmit FIFO size register (OTG_HNPTXFSIZ)/Endpoint 0 Transmit FIFO size (OTG_DIEPTXF0)",
      "page_pdf_1based": 2798
    },
    {
      "level": 3,
      "title": "60.14.14 OTG non-periodic transmit FIFO/queue status register (OTG_HNPTXSTS)",
      "page_pdf_1based": 2799
    },
    {
      "level": 3,
      "title": "60.14.15 OTG general core configuration register (OTG_GCCFG)",
      "page_pdf_1based": 2800
    },
    {
      "level": 3,
      "title": "60.14.16 OTG core ID register (OTG_CID)",
      "page_pdf_1based": 2802
    },
    {
      "level": 3,
      "title": "60.14.17 OTG core LPM configuration register (OTG_GLPMCFG)",
      "page_pdf_1based": 2802
    },
    {
      "level": 3,
      "title": "60.14.18 OTG host periodic transmit FIFO size register (OTG_HPTXFSIZ)",
      "page_pdf_1based": 2806
    },
    {
      "level": 3,
      "title": "60.14.19 OTG device IN endpoint transmit FIFO x size register (OTG_DIEPTXFx)",
      "page_pdf_1based": 2806
    },
    {
      "level": 3,
      "title": "60.14.20 Host-mode registers",
      "page_pdf_1based": 2807
    },
    {
      "level": 3,
      "title": "60.14.21 OTG host configuration register (OTG_HCFG)",
      "page_pdf_1based": 2807
    },
    {
      "level": 3,
      "title": "60.14.22 OTG host frame interval register (OTG_HFIR)",
      "page_pdf_1based": 2808
    },
    {
      "level": 3,
      "title": "60.14.23 OTG host frame number/frame time remaining register (OTG_HFNUM)",
      "page_pdf_1based": 2809
    },
    {
      "level": 3,
      "title": "60.14.24 OTG_Host periodic transmit FIFO/queue status register (OTG_HPTXSTS)",
      "page_pdf_1based": 2810
    },
    {
      "level": 3,
      "title": "60.14.25 OTG host all channels interrupt register (OTG_HAINT)",
      "page_pdf_1based": 2811
    },
    {
      "level": 3,
      "title": "60.14.26 OTG host all channels interrupt mask register (OTG_HAINTMSK)",
      "page_pdf_1based": 2811
    },
    {
      "level": 3,
      "title": "60.14.27 OTG host frame list base address register (OTG_HFLBADDR)",
      "page_pdf_1based": 2812
    },
    {
      "level": 3,
      "title": "60.14.28 OTG host port control and status register (OTG_HPRT)",
      "page_pdf_1based": 2812
    },
    {
      "level": 3,
      "title": "60.14.29 OTG host channel x characteristics register (OTG_HCCHARx)",
      "page_pdf_1based": 2815
    },
    {
      "level": 3,
      "title": "60.14.30 OTG host channel x split control register (OTG_HCSPLTx)",
      "page_pdf_1based": 2816
    },
    {
      "level": 3,
      "title": "60.14.31 OTG host channel x interrupt register (OTG_HCINTx)",
      "page_pdf_1based": 2817
    },
    {
      "level": 3,
      "title": "60.14.32 OTG host channel x interrupt mask register (OTG_HCINTMSKx)",
      "page_pdf_1based": 2818
    },
    {
      "level": 3,
      "title": "60.14.33 OTG host channel x transfer size register (OTG_HCTSIZx)",
      "page_pdf_1based": 2820
    },
    {
      "level": 3,
      "title": "60.14.34 OTG host channel x transfer size register (OTG_HCTSIZSGx)",
      "page_pdf_1based": 2821
    },
    {
      "level": 3,
      "title": "60.14.35 OTG host channel x DMA address register in buffer DMA [alternate] (OTG_HCDMAx)",
      "page_pdf_1based": 2823
    },
    {
      "level": 3,
      "title": "60.14.36 OTG host channel x DMA address register in scatter/gather DMA [alternate] (OTG_HCDMASGx)",
      "page_pdf_1based": 2823
    },
    {
      "level": 3,
      "title": "60.14.37 OTG host channel-n DMA address buffer register (OTG_HCDMABx)",
      "page_pdf_1based": 2824
    },
    {
      "level": 3,
      "title": "60.14.38 Device-mode registers",
      "page_pdf_1based": 2825
    },
    {
      "level": 3,
      "title": "60.14.39 OTG device configuration register (OTG_DCFG)",
      "page_pdf_1based": 2825
    },
    {
      "level": 3,
      "title": "60.14.40 OTG device control register (OTG_DCTL)",
      "page_pdf_1based": 2827
    },
    {
      "level": 4,
      "title": "Table 541. Minimum duration for soft disconnect",
      "page_pdf_1based": 2828
    },
    {
      "level": 3,
      "title": "60.14.41 OTG device status register (OTG_DSTS)",
      "page_pdf_1based": 2829
    },
    {
      "level": 3,
      "title": "60.14.42 OTG device IN endpoint common interrupt mask register (OTG_DIEPMSK)",
      "page_pdf_1based": 2830
    },
    {
      "level": 3,
      "title": "60.14.43 OTG device OUT endpoint common interrupt mask register (OTG_DOEPMSK)",
      "page_pdf_1based": 2831
    },
    {
      "level": 3,
      "title": "60.14.44 OTG device all endpoints interrupt register (OTG_DAINT)",
      "page_pdf_1based": 2832
    },
    {
      "level": 3,
      "title": "60.14.45 OTG all endpoints interrupt mask register (OTG_DAINTMSK)",
      "page_pdf_1based": 2833
    },
    {
      "level": 3,
      "title": "60.14.46 OTG device VBUS discharge time register (OTG_DVBUSDIS)",
      "page_pdf_1based": 2834
    },
    {
      "level": 3,
      "title": "60.14.47 OTG device VBUS pulsing time register (OTG_DVBUSPULSE)",
      "page_pdf_1based": 2834
    },
    {
      "level": 3,
      "title": "60.14.48 OTG device threshold control register (OTG_DTHRCTL)",
      "page_pdf_1based": 2835
    },
    {
      "level": 3,
      "title": "60.14.49 OTG device IN endpoint FIFO empty interrupt mask register (OTG_DIEPEMPMSK)",
      "page_pdf_1based": 2836
    },
    {
      "level": 3,
      "title": "60.14.50 OTG device each endpoint interrupt register (OTG_DEACHINT)",
      "page_pdf_1based": 2836
    },
    {
      "level": 3,
      "title": "60.14.51 OTG device each endpoint interrupt mask register (OTG_DEACHINTMSK)",
      "page_pdf_1based": 2837
    },
    {
      "level": 3,
      "title": "60.14.52 OTG device each IN endpoint-1 interrupt mask register (OTG_HS_DIEPEACHMSK1)",
      "page_pdf_1based": 2837
    },
    {
      "level": 3,
      "title": "60.14.53 OTG device each OUT endpoint-1 interrupt mask register (OTG_HS_DOEPEACHMSK1)",
      "page_pdf_1based": 2838
    },
    {
      "level": 3,
      "title": "60.14.54 OTG device IN endpoint x control register (OTG_DIEPCTLx)",
      "page_pdf_1based": 2840
    },
    {
      "level": 3,
      "title": "60.14.55 OTG device IN endpoint x interrupt register (OTG_DIEPINTx)",
      "page_pdf_1based": 2842
    },
    {
      "level": 3,
      "title": "60.14.56 OTG device IN endpoint 0 transfer size register (OTG_DIEPTSIZ0)",
      "page_pdf_1based": 2844
    },
    {
      "level": 3,
      "title": "60.14.57 OTG device IN endpoint x DMA address register (OTG_DIEPDMAx)",
      "page_pdf_1based": 2844
    },
    {
      "level": 3,
      "title": "60.14.58 OTG device IN endpoint transmit FIFO status register (OTG_DTXFSTSx)",
      "page_pdf_1based": 2845
    },
    {
      "level": 3,
      "title": "60.14.59 OTG device IN endpoint x transfer size register (OTG_DIEPTSIZx)",
      "page_pdf_1based": 2845
    },
    {
      "level": 3,
      "title": "60.14.60 OTG device control OUT endpoint 0 control register (OTG_DOEPCTL0)",
      "page_pdf_1based": 2846
    },
    {
      "level": 3,
      "title": "60.14.61 OTG device OUT endpoint x interrupt register (OTG_DOEPINTx)",
      "page_pdf_1based": 2848
    },
    {
      "level": 3,
      "title": "60.14.62 OTG device OUT endpoint 0 transfer size register (OTG_DOEPTSIZ0)",
      "page_pdf_1based": 2850
    },
    {
      "level": 3,
      "title": "60.14.63 OTG device OUT endpoint x DMA address register (OTG_DOEPDMAx)",
      "page_pdf_1based": 2851
    },
    {
      "level": 3,
      "title": "60.14.64 OTG device OUT endpoint x control register (OTG_DOEPCTLx)",
      "page_pdf_1based": 2851
    },
    {
      "level": 3,
      "title": "60.14.65 OTG device OUT endpoint x transfer size register (OTG_DOEPTSIZx)",
      "page_pdf_1based": 2854
    },
    {
      "level": 3,
      "title": "60.14.66 OTG power and clock gating control register (OTG_PCGCCTL)",
      "page_pdf_1based": 2855
    },
    {
      "level": 3,
      "title": "60.14.67 OTG_HS register map",
      "page_pdf_1based": 2856
    },
    {
      "level": 4,
      "title": "Table 542. OTG_HS register map and reset values",
      "page_pdf_1based": 2856
    },
    {
      "level": 2,
      "title": "60.15 OTG_HS programming model",
      "page_pdf_1based": 2868
    },
    {
      "level": 3,
      "title": "60.15.1 Core initialization",
      "page_pdf_1based": 2868
    },
    {
      "level": 3,
      "title": "60.15.2 Host initialization",
      "page_pdf_1based": 2869
    },
    {
      "level": 3,
      "title": "60.15.3 Device initialization",
      "page_pdf_1based": 2870
    },
    {
      "level": 3,
      "title": "60.15.4 DMA mode",
      "page_pdf_1based": 2870
    },
    {
      "level": 3,
      "title": "60.15.5 Host programming model",
      "page_pdf_1based": 2871
    },
    {
      "level": 4,
      "title": "Figure 802. Transmit FIFO write task",
      "page_pdf_1based": 2873
    },
    {
      "level": 4,
      "title": "Figure 803. Receive FIFO read task",
      "page_pdf_1based": 2874
    },
    {
      "level": 4,
      "title": "Figure 804. Normal bulk/control OUT/SETUP",
      "page_pdf_1based": 2875
    },
    {
      "level": 4,
      "title": "Figure 805. Bulk/control IN transactions",
      "page_pdf_1based": 2879
    },
    {
      "level": 4,
      "title": "Figure 806. Normal interrupt OUT",
      "page_pdf_1based": 2882
    },
    {
      "level": 4,
      "title": "Figure 807. Normal interrupt IN",
      "page_pdf_1based": 2887
    },
    {
      "level": 4,
      "title": "Figure 808. Isochronous OUT transactions",
      "page_pdf_1based": 2889
    },
    {
      "level": 4,
      "title": "Figure 809. Isochronous IN transactions",
      "page_pdf_1based": 2892
    },
    {
      "level": 4,
      "title": "Figure 810. Normal bulk/control OUT/SETUP transactions - DMA",
      "page_pdf_1based": 2894
    },
    {
      "level": 4,
      "title": "Figure 811. Normal bulk/control IN transaction - DMA",
      "page_pdf_1based": 2896
    },
    {
      "level": 4,
      "title": "Figure 812. Normal interrupt OUT transactions - DMA mode",
      "page_pdf_1based": 2897
    },
    {
      "level": 4,
      "title": "Figure 813. Normal interrupt IN transactions - DMA mode",
      "page_pdf_1based": 2898
    },
    {
      "level": 4,
      "title": "Figure 814. Normal isochronous OUT transaction - DMA mode",
      "page_pdf_1based": 2899
    },
    {
      "level": 4,
      "title": "Figure 815. Normal isochronous IN transactions - DMA mode",
      "page_pdf_1based": 2900
    },
    {
      "level": 3,
      "title": "60.15.6 Device programming model",
      "page_pdf_1based": 2903
    },
    {
      "level": 4,
      "title": "Figure 816. Receive FIFO packet read",
      "page_pdf_1based": 2906
    },
    {
      "level": 4,
      "title": "Figure 817. Processing a SETUP packet",
      "page_pdf_1based": 2908
    },
    {
      "level": 4,
      "title": "Figure 818. Bulk OUT transaction",
      "page_pdf_1based": 2915
    },
    {
      "level": 3,
      "title": "60.15.7 Worst case response time",
      "page_pdf_1based": 2923
    },
    {
      "level": 4,
      "title": "Figure 819. TRDT max timing case",
      "page_pdf_1based": 2924
    },
    {
      "level": 3,
      "title": "60.15.8 OTG programming model",
      "page_pdf_1based": 2925
    },
    {
      "level": 4,
      "title": "Figure 820. A-device SRP",
      "page_pdf_1based": 2925
    },
    {
      "level": 4,
      "title": "Figure 821. B-device SRP",
      "page_pdf_1based": 2926
    },
    {
      "level": 4,
      "title": "Figure 822. A-device HNP",
      "page_pdf_1based": 2927
    },
    {
      "level": 4,
      "title": "Figure 823. B-device HNP",
      "page_pdf_1based": 2929
    },
    {
      "level": 1,
      "title": "61 Ethernet (ETH): media access control (MAC) with DMA controller",
      "page_pdf_1based": 2931
    },
    {
      "level": 2,
      "title": "61.1 Ethernet introduction",
      "page_pdf_1based": 2931
    },
    {
      "level": 2,
      "title": "61.2 Ethernet main features",
      "page_pdf_1based": 2931
    },
    {
      "level": 3,
      "title": "61.2.1 Standard compliance",
      "page_pdf_1based": 2931
    },
    {
      "level": 3,
      "title": "61.2.2 MAC features",
      "page_pdf_1based": 2931
    },
    {
      "level": 3,
      "title": "61.2.3 Transaction layer (MTL) features",
      "page_pdf_1based": 2933
    },
    {
      "level": 3,
      "title": "61.2.4 DMA block features",
      "page_pdf_1based": 2934
    },
    {
      "level": 3,
      "title": "61.2.5 Bus interface features",
      "page_pdf_1based": 2934
    },
    {
      "level": 2,
      "title": "61.3 Ethernet pins and internal signals",
      "page_pdf_1based": 2935
    },
    {
      "level": 3,
      "title": "Table 543. Ethernet peripheral pins",
      "page_pdf_1based": 2935
    },
    {
      "level": 3,
      "title": "Table 544. Ethernet internal input/output signals",
      "page_pdf_1based": 2936
    },
    {
      "level": 2,
      "title": "61.4 Ethernet architecture",
      "page_pdf_1based": 2936
    },
    {
      "level": 3,
      "title": "Figure 824. Ethernet high-level block diagram",
      "page_pdf_1based": 2937
    },
    {
      "level": 3,
      "title": "61.4.1 DMA controller",
      "page_pdf_1based": 2937
    },
    {
      "level": 4,
      "title": "Figure 825. DMA transmission flow (standard mode)",
      "page_pdf_1based": 2940
    },
    {
      "level": 4,
      "title": "Figure 826. DMA transmission flow (OSP mode)",
      "page_pdf_1based": 2942
    },
    {
      "level": 4,
      "title": "Figure 827. Receive DMA flow",
      "page_pdf_1based": 2944
    },
    {
      "level": 4,
      "title": "Table 545. Priority scheme for Tx DMA and Rx DMA",
      "page_pdf_1based": 2945
    },
    {
      "level": 3,
      "title": "61.4.2 MTL",
      "page_pdf_1based": 2946
    },
    {
      "level": 3,
      "title": "61.4.3 MAC",
      "page_pdf_1based": 2946
    },
    {
      "level": 4,
      "title": "Figure 828. Overview of MAC transmission flow",
      "page_pdf_1based": 2948
    },
    {
      "level": 4,
      "title": "Figure 829. MAC reception flow",
      "page_pdf_1based": 2950
    },
    {
      "level": 2,
      "title": "61.5 )Ethernet functional description: MAC",
      "page_pdf_1based": 2951
    },
    {
      "level": 3,
      "title": "61.5.1 Double VLAN processing",
      "page_pdf_1based": 2951
    },
    {
      "level": 4,
      "title": "Table 546. Double VLAN processing features in Tx path",
      "page_pdf_1based": 2951
    },
    {
      "level": 4,
      "title": "Table 547. Double VLAN processing in Rx path",
      "page_pdf_1based": 2952
    },
    {
      "level": 3,
      "title": "61.5.2 Source address and VLAN insertion, replacement, or deletion",
      "page_pdf_1based": 2952
    },
    {
      "level": 4,
      "title": "Table 548. VLAN insertion or replacement based on VLTI bit",
      "page_pdf_1based": 2953
    },
    {
      "level": 3,
      "title": "61.5.3 Packet filtering",
      "page_pdf_1based": 2954
    },
    {
      "level": 4,
      "title": "Figure 830. Packet filtering sequence",
      "page_pdf_1based": 2954
    },
    {
      "level": 4,
      "title": "Table 549. Destination address filtering",
      "page_pdf_1based": 2956
    },
    {
      "level": 4,
      "title": "Table 550. Source address filtering",
      "page_pdf_1based": 2957
    },
    {
      "level": 4,
      "title": "Table 551. VLAN match status",
      "page_pdf_1based": 2958
    },
    {
      "level": 3,
      "title": "61.5.4 IEEE 1588 timestamp support",
      "page_pdf_1based": 2960
    },
    {
      "level": 4,
      "title": "Table 552. Ordinary clock: PTP messages for snapshot",
      "page_pdf_1based": 2961
    },
    {
      "level": 4,
      "title": "Table 553. End-to-end transparent clock: PTP messages for snapshot",
      "page_pdf_1based": 2962
    },
    {
      "level": 4,
      "title": "Table 554. Peer-to-peer transparent clock: PTP messages for snapshot",
      "page_pdf_1based": 2963
    },
    {
      "level": 4,
      "title": "Figure 831. Networked time synchronization",
      "page_pdf_1based": 2963
    },
    {
      "level": 4,
      "title": "Figure 832. Propagation delay calculation in clocks supporting peer-to-peer path correction",
      "page_pdf_1based": 2964
    },
    {
      "level": 4,
      "title": "Table 555. Egress and ingress latency for PHY interfaces",
      "page_pdf_1based": 2966
    },
    {
      "level": 4,
      "title": "Table 556. Minimum PTP clock frequency example",
      "page_pdf_1based": 2967
    },
    {
      "level": 4,
      "title": "Table 557. Message format defined in IEEE 1588-2008",
      "page_pdf_1based": 2968
    },
    {
      "level": 4,
      "title": "Table 558. Message format defined in IEEE 1588-2008",
      "page_pdf_1based": 2968
    },
    {
      "level": 4,
      "title": "Table 559. IPv6-UDP PTP packet fields required for control and status",
      "page_pdf_1based": 2969
    },
    {
      "level": 4,
      "title": "Table 560. Ethernet PTP packet fields required for control and status",
      "page_pdf_1based": 2970
    },
    {
      "level": 4,
      "title": "Table 561. Timestamp Snapshot Dependency on ETH_MACTSCR bits",
      "page_pdf_1based": 2972
    },
    {
      "level": 4,
      "title": "Figure 833. System time update using fine correction method",
      "page_pdf_1based": 2974
    },
    {
      "level": 4,
      "title": "Table 562. PTP message generation criteria",
      "page_pdf_1based": 2978
    },
    {
      "level": 4,
      "title": "Table 563. Common PTP message header fields",
      "page_pdf_1based": 2980
    },
    {
      "level": 4,
      "title": "Table 564. MAC Transmit PTP mode and one-step timestamping operation",
      "page_pdf_1based": 2983
    },
    {
      "level": 3,
      "title": "61.5.5 Checksum offload engine",
      "page_pdf_1based": 2985
    },
    {
      "level": 4,
      "title": "Table 565. Transmit checksum offload engine functions for different packet types",
      "page_pdf_1based": 2988
    },
    {
      "level": 4,
      "title": "Table 566. Receive checksum offload engine functions for different packet types",
      "page_pdf_1based": 2990
    },
    {
      "level": 3,
      "title": "61.5.6 TCP segmentation offload",
      "page_pdf_1based": 2991
    },
    {
      "level": 4,
      "title": "Figure 834. TCP segmentation offload overview",
      "page_pdf_1based": 2991
    },
    {
      "level": 4,
      "title": "Figure 835. TCP segmentation offload flow",
      "page_pdf_1based": 2992
    },
    {
      "level": 4,
      "title": "Table 567. TSO: TCP and IP header fields",
      "page_pdf_1based": 2994
    },
    {
      "level": 4,
      "title": "Figure 836. Header and payload fields of segmented packets",
      "page_pdf_1based": 2995
    },
    {
      "level": 3,
      "title": "61.5.7 IPv4 ARP offload",
      "page_pdf_1based": 2997
    },
    {
      "level": 3,
      "title": "61.5.8 Loopback",
      "page_pdf_1based": 2998
    },
    {
      "level": 3,
      "title": "61.5.9 Flow control",
      "page_pdf_1based": 2999
    },
    {
      "level": 4,
      "title": "Table 568. Pause packet fields",
      "page_pdf_1based": 2999
    },
    {
      "level": 4,
      "title": "Table 569. Tx MAC flow control",
      "page_pdf_1based": 3000
    },
    {
      "level": 4,
      "title": "Table 570. Rx MAC flow control",
      "page_pdf_1based": 3000
    },
    {
      "level": 3,
      "title": "61.5.10 MAC management counters",
      "page_pdf_1based": 3002
    },
    {
      "level": 4,
      "title": "Table 571. Size of the maximum receive packet",
      "page_pdf_1based": 3003
    },
    {
      "level": 3,
      "title": "61.5.11 Interrupts generated by the MAC",
      "page_pdf_1based": 3004
    },
    {
      "level": 3,
      "title": "61.5.12 MAC and MMC register descriptions",
      "page_pdf_1based": 3004
    },
    {
      "level": 2,
      "title": "61.6 Ethernet functional description: PHY interfaces",
      "page_pdf_1based": 3005
    },
    {
      "level": 3,
      "title": "Figure 837. Supported PHY interfaces",
      "page_pdf_1based": 3005
    },
    {
      "level": 3,
      "title": "61.6.1 Station management agent (SMA)",
      "page_pdf_1based": 3005
    },
    {
      "level": 4,
      "title": "Figure 838. SMA Interface block",
      "page_pdf_1based": 3005
    },
    {
      "level": 4,
      "title": "Table 572. MCD clock selection",
      "page_pdf_1based": 3006
    },
    {
      "level": 4,
      "title": "Figure 839. MDIO packet structure (Clause 45)",
      "page_pdf_1based": 3006
    },
    {
      "level": 4,
      "title": "Table 573. MDIO Clause 45 frame structure",
      "page_pdf_1based": 3007
    },
    {
      "level": 4,
      "title": "Figure 840. MDIO packet structure (Clause 22)",
      "page_pdf_1based": 3007
    },
    {
      "level": 4,
      "title": "Table 574. MDIO Clause 22 frame structure",
      "page_pdf_1based": 3008
    },
    {
      "level": 4,
      "title": "Figure 841. SMA write operation flow",
      "page_pdf_1based": 3009
    },
    {
      "level": 4,
      "title": "Figure 842. Write data packet",
      "page_pdf_1based": 3010
    },
    {
      "level": 4,
      "title": "Figure 843. Read data packet",
      "page_pdf_1based": 3010
    },
    {
      "level": 3,
      "title": "61.6.2 Media independent interface (MII)",
      "page_pdf_1based": 3012
    },
    {
      "level": 4,
      "title": "Figure 844. Media independent interface (MII) signals",
      "page_pdf_1based": 3012
    },
    {
      "level": 3,
      "title": "61.6.3 Reduced media independent interface (RMII)",
      "page_pdf_1based": 3013
    },
    {
      "level": 4,
      "title": "Figure 845. RMII block diagram",
      "page_pdf_1based": 3014
    },
    {
      "level": 4,
      "title": "Figure 846. Transmission bit order",
      "page_pdf_1based": 3015
    },
    {
      "level": 4,
      "title": "Figure 847. Receive bit order",
      "page_pdf_1based": 3016
    },
    {
      "level": 2,
      "title": "61.7 Ethernet low-power modes",
      "page_pdf_1based": 3017
    },
    {
      "level": 3,
      "title": "61.7.1 Low-power management",
      "page_pdf_1based": 3017
    },
    {
      "level": 4,
      "title": "Table 575. Remote wakeup packet filter register",
      "page_pdf_1based": 3019
    },
    {
      "level": 4,
      "title": "Table 576. Description of the remote wakeup filter fields",
      "page_pdf_1based": 3020
    },
    {
      "level": 4,
      "title": "Table 577. Remote wakeup packet and PMT interrupt generation",
      "page_pdf_1based": 3021
    },
    {
      "level": 3,
      "title": "61.7.2 Energy Efficient Ethernet (EEE)",
      "page_pdf_1based": 3023
    },
    {
      "level": 4,
      "title": "Figure 848. LPI transitions (Transmit, 100 Mbds)",
      "page_pdf_1based": 3024
    },
    {
      "level": 4,
      "title": "Figure 849. LPI Tx clock gating (when LPITCSE = 1)",
      "page_pdf_1based": 3025
    },
    {
      "level": 4,
      "title": "Figure 850. LPI transitions (receive, 100 Mbps)",
      "page_pdf_1based": 3026
    },
    {
      "level": 2,
      "title": "61.8 Ethernet interrupts",
      "page_pdf_1based": 3028
    },
    {
      "level": 3,
      "title": "61.8.1 DMA interrupts",
      "page_pdf_1based": 3028
    },
    {
      "level": 4,
      "title": "Table 578. Transfer complete interrupt behavior",
      "page_pdf_1based": 3029
    },
    {
      "level": 3,
      "title": "61.8.2 MTL interrupts",
      "page_pdf_1based": 3030
    },
    {
      "level": 3,
      "title": "61.8.3 MAC Interrupts",
      "page_pdf_1based": 3030
    },
    {
      "level": 2,
      "title": "61.9 Ethernet programming model",
      "page_pdf_1based": 3031
    },
    {
      "level": 3,
      "title": "61.9.1 DMA initialization",
      "page_pdf_1based": 3031
    },
    {
      "level": 3,
      "title": "61.9.2 MTL initialization",
      "page_pdf_1based": 3032
    },
    {
      "level": 3,
      "title": "61.9.3 MAC initialization",
      "page_pdf_1based": 3032
    },
    {
      "level": 3,
      "title": "61.9.4 Performing normal receive and transmit operation",
      "page_pdf_1based": 3033
    },
    {
      "level": 3,
      "title": "61.9.5 Stopping and starting transmission",
      "page_pdf_1based": 3034
    },
    {
      "level": 3,
      "title": "61.9.6 Programming guidelines for switching to new descriptor list in RxDMA",
      "page_pdf_1based": 3034
    },
    {
      "level": 3,
      "title": "61.9.7 Programming guidelines for switching the AHB clock frequency",
      "page_pdf_1based": 3034
    },
    {
      "level": 3,
      "title": "61.9.8 Programming guidelines for MII link state transitions",
      "page_pdf_1based": 3035
    },
    {
      "level": 3,
      "title": "61.9.9 Programming guidelines for IEEE 1588 timestamping",
      "page_pdf_1based": 3036
    },
    {
      "level": 3,
      "title": "61.9.10 Programming guidelines for PTP offload feature",
      "page_pdf_1based": 3037
    },
    {
      "level": 3,
      "title": "61.9.11 Programming guidelines for Energy Efficient Ethernet (EEE)",
      "page_pdf_1based": 3041
    },
    {
      "level": 3,
      "title": "61.9.12 Programming guidelines for flexible pulse-per-second (PPS) output",
      "page_pdf_1based": 3043
    },
    {
      "level": 3,
      "title": "61.9.13 Programming guidelines for TSO",
      "page_pdf_1based": 3045
    },
    {
      "level": 3,
      "title": "61.9.14 Programming guidelines to perform VLAN filtering on the receive",
      "page_pdf_1based": 3046
    },
    {
      "level": 2,
      "title": "61.10 Descriptors",
      "page_pdf_1based": 3046
    },
    {
      "level": 3,
      "title": "61.10.1 Descriptor overview",
      "page_pdf_1based": 3046
    },
    {
      "level": 3,
      "title": "61.10.2 Descriptor structure",
      "page_pdf_1based": 3047
    },
    {
      "level": 4,
      "title": "Figure 851. Descriptor ring structure",
      "page_pdf_1based": 3047
    },
    {
      "level": 4,
      "title": "Figure 852. DMA descriptor ring",
      "page_pdf_1based": 3048
    },
    {
      "level": 3,
      "title": "61.10.3 Transmit descriptor",
      "page_pdf_1based": 3049
    },
    {
      "level": 4,
      "title": "Figure 853. Transmit descriptor (read format)",
      "page_pdf_1based": 3049
    },
    {
      "level": 4,
      "title": "Table 579. TDES0 normal descriptor (read format)",
      "page_pdf_1based": 3049
    },
    {
      "level": 4,
      "title": "Table 580. TDES1 normal descriptor (read format)",
      "page_pdf_1based": 3050
    },
    {
      "level": 4,
      "title": "Table 581. TDES2 normal descriptor (read format)",
      "page_pdf_1based": 3050
    },
    {
      "level": 4,
      "title": "Table 582. TDES3 normal descriptor (read format)",
      "page_pdf_1based": 3051
    },
    {
      "level": 4,
      "title": "Figure 854. Transmit descriptor write-back format",
      "page_pdf_1based": 3054
    },
    {
      "level": 4,
      "title": "Table 583. TDES0 normal descriptor (write-back format)",
      "page_pdf_1based": 3054
    },
    {
      "level": 4,
      "title": "Table 584. TDES1 normal descriptor (write-back format)",
      "page_pdf_1based": 3054
    },
    {
      "level": 4,
      "title": "Table 585. TDES2 normal descriptor (write-back format)",
      "page_pdf_1based": 3055
    },
    {
      "level": 4,
      "title": "Table 586. TDES3 normal descriptor (write-back format)",
      "page_pdf_1based": 3055
    },
    {
      "level": 4,
      "title": "Figure 855. Transmit context descriptor format",
      "page_pdf_1based": 3058
    },
    {
      "level": 4,
      "title": "Table 587. TDES0 context descriptor",
      "page_pdf_1based": 3058
    },
    {
      "level": 4,
      "title": "Table 588. TDES1 context descriptor",
      "page_pdf_1based": 3059
    },
    {
      "level": 4,
      "title": "Table 589. TDES2 context descriptor",
      "page_pdf_1based": 3059
    },
    {
      "level": 4,
      "title": "Table 590. TDES3 context descriptor",
      "page_pdf_1based": 3059
    },
    {
      "level": 3,
      "title": "61.10.4 Receive descriptor",
      "page_pdf_1based": 3062
    },
    {
      "level": 4,
      "title": "Figure 856. Receive normal descriptor (read format)",
      "page_pdf_1based": 3062
    },
    {
      "level": 4,
      "title": "Table 591. RDES0 normal descriptor (read format)",
      "page_pdf_1based": 3063
    },
    {
      "level": 4,
      "title": "Table 592. RDES1 normal descriptor (read format)",
      "page_pdf_1based": 3063
    },
    {
      "level": 4,
      "title": "Table 593. RDES2 normal descriptor (read format)",
      "page_pdf_1based": 3063
    },
    {
      "level": 4,
      "title": "Table 594. RDES3 normal descriptor (read format)",
      "page_pdf_1based": 3064
    },
    {
      "level": 4,
      "title": "Figure 857. Receive normal descriptor (write-back format)",
      "page_pdf_1based": 3065
    },
    {
      "level": 4,
      "title": "Table 595. RDES0 normal descriptor (write-back format)",
      "page_pdf_1based": 3065
    },
    {
      "level": 4,
      "title": "Table 596. RDES1 normal descriptor (write-back format)",
      "page_pdf_1based": 3066
    },
    {
      "level": 4,
      "title": "Table 597. RDES2 normal descriptor (write-back format)",
      "page_pdf_1based": 3068
    },
    {
      "level": 4,
      "title": "Table 598. RDES3 normal descriptor (write-back format)",
      "page_pdf_1based": 3069
    },
    {
      "level": 4,
      "title": "Figure 858. Receive context descriptor",
      "page_pdf_1based": 3072
    },
    {
      "level": 4,
      "title": "Table 599. RDES0 context descriptor",
      "page_pdf_1based": 3072
    },
    {
      "level": 4,
      "title": "Table 600. RDES1 context descriptor",
      "page_pdf_1based": 3073
    },
    {
      "level": 4,
      "title": "Table 601. RDES2 context descriptor",
      "page_pdf_1based": 3073
    },
    {
      "level": 4,
      "title": "Table 602. RDES3 context descriptor",
      "page_pdf_1based": 3073
    },
    {
      "level": 2,
      "title": "61.11 Ethernet registers",
      "page_pdf_1based": 3074
    },
    {
      "level": 3,
      "title": "61.11.1 Ethernet register maps",
      "page_pdf_1based": 3074
    },
    {
      "level": 3,
      "title": "61.11.2 Ethernet DMA registers",
      "page_pdf_1based": 3074
    },
    {
      "level": 4,
      "title": "Figure 859. Generation of ETH_DMAISR flags",
      "page_pdf_1based": 3090
    },
    {
      "level": 4,
      "title": "Table 603. ETH_DMA common register map and reset values",
      "page_pdf_1based": 3097
    },
    {
      "level": 4,
      "title": "Table 604. ETH_DMA_CH register map and reset values",
      "page_pdf_1based": 3097
    },
    {
      "level": 3,
      "title": "61.11.3 Ethernet MTL registers",
      "page_pdf_1based": 3100
    },
    {
      "level": 4,
      "title": "Table 605. ETH_MTL register map and reset values",
      "page_pdf_1based": 3110
    },
    {
      "level": 3,
      "title": "61.11.4 Ethernet MAC and MMC registers",
      "page_pdf_1based": 3112
    },
    {
      "level": 4,
      "title": "Table 606. Giant Packet Status based on S2KP and JE Bits",
      "page_pdf_1based": 3116
    },
    {
      "level": 4,
      "title": "Table 607. Packet Length based on the CST and ACS bits",
      "page_pdf_1based": 3116
    },
    {
      "level": 4,
      "title": "Table 608. Ethernet MAC register map and reset values",
      "page_pdf_1based": 3197
    },
    {
      "level": 1,
      "title": "62 HDMI-CEC controller (CEC)",
      "page_pdf_1based": 3208
    },
    {
      "level": 2,
      "title": "62.1 HDMI-CEC introduction",
      "page_pdf_1based": 3208
    },
    {
      "level": 2,
      "title": "62.2 HDMI-CEC controller main features",
      "page_pdf_1based": 3208
    },
    {
      "level": 2,
      "title": "62.3 HDMI-CEC functional description",
      "page_pdf_1based": 3209
    },
    {
      "level": 3,
      "title": "62.3.1 HDMI-CEC pin and internal signals",
      "page_pdf_1based": 3209
    },
    {
      "level": 4,
      "title": "Table 609. HDMI pin",
      "page_pdf_1based": 3209
    },
    {
      "level": 4,
      "title": "Table 610. HDMI-CEC internal input/output signals",
      "page_pdf_1based": 3209
    },
    {
      "level": 3,
      "title": "62.3.2 HDMI-CEC block diagram",
      "page_pdf_1based": 3210
    },
    {
      "level": 4,
      "title": "Figure 860. HDMI-CEC block diagram",
      "page_pdf_1based": 3210
    },
    {
      "level": 3,
      "title": "62.3.3 Message description",
      "page_pdf_1based": 3210
    },
    {
      "level": 4,
      "title": "Figure 861. Message structure",
      "page_pdf_1based": 3210
    },
    {
      "level": 4,
      "title": "Figure 862. Blocks",
      "page_pdf_1based": 3211
    },
    {
      "level": 3,
      "title": "62.3.4 Bit timing",
      "page_pdf_1based": 3211
    },
    {
      "level": 4,
      "title": "Figure 863. Bit timings",
      "page_pdf_1based": 3211
    },
    {
      "level": 2,
      "title": "62.4 Arbitration",
      "page_pdf_1based": 3211
    },
    {
      "level": 3,
      "title": "Figure 864. Signal free time",
      "page_pdf_1based": 3212
    },
    {
      "level": 3,
      "title": "Figure 865. Arbitration phase",
      "page_pdf_1based": 3212
    },
    {
      "level": 3,
      "title": "Figure 866. SFT of three nominal bit periods",
      "page_pdf_1based": 3212
    },
    {
      "level": 3,
      "title": "62.4.1 SFT option bit",
      "page_pdf_1based": 3213
    },
    {
      "level": 2,
      "title": "62.5 Error handling",
      "page_pdf_1based": 3213
    },
    {
      "level": 3,
      "title": "62.5.1 Bit error",
      "page_pdf_1based": 3213
    },
    {
      "level": 4,
      "title": "Figure 867. Error bit timing",
      "page_pdf_1based": 3213
    },
    {
      "level": 3,
      "title": "62.5.2 Message error",
      "page_pdf_1based": 3214
    },
    {
      "level": 3,
      "title": "62.5.3 Bit rising error (BRE)",
      "page_pdf_1based": 3214
    },
    {
      "level": 3,
      "title": "62.5.4 Short bit period error (SBPE)",
      "page_pdf_1based": 3214
    },
    {
      "level": 3,
      "title": "62.5.5 Long bit period error (LBPE)",
      "page_pdf_1based": 3214
    },
    {
      "level": 4,
      "title": "Figure 868. Error handling",
      "page_pdf_1based": 3215
    },
    {
      "level": 4,
      "title": "Table 611. Error handling timing parameters",
      "page_pdf_1based": 3215
    },
    {
      "level": 3,
      "title": "62.5.6 Transmission error detection (TXERR)",
      "page_pdf_1based": 3216
    },
    {
      "level": 4,
      "title": "Figure 869. TXERR detection",
      "page_pdf_1based": 3216
    },
    {
      "level": 4,
      "title": "Table 612. TXERR timing parameters",
      "page_pdf_1based": 3216
    },
    {
      "level": 2,
      "title": "62.6 HDMI-CEC interrupts",
      "page_pdf_1based": 3217
    },
    {
      "level": 3,
      "title": "Table 613. HDMI-CEC interrupts",
      "page_pdf_1based": 3217
    },
    {
      "level": 2,
      "title": "62.7 HDMI-CEC registers",
      "page_pdf_1based": 3218
    },
    {
      "level": 3,
      "title": "62.7.1 CEC control register (CEC_CR)",
      "page_pdf_1based": 3218
    },
    {
      "level": 3,
      "title": "62.7.2 CEC configuration register (CEC_CFGR)",
      "page_pdf_1based": 3219
    },
    {
      "level": 3,
      "title": "62.7.3 CEC Tx data register (CEC_TXDR)",
      "page_pdf_1based": 3221
    },
    {
      "level": 3,
      "title": "62.7.4 CEC Rx data register (CEC_RXDR)",
      "page_pdf_1based": 3221
    },
    {
      "level": 3,
      "title": "62.7.5 CEC interrupt and status register (CEC_ISR)",
      "page_pdf_1based": 3221
    },
    {
      "level": 3,
      "title": "62.7.6 CEC interrupt enable register (CEC_IER)",
      "page_pdf_1based": 3223
    },
    {
      "level": 3,
      "title": "62.7.7 HDMI-CEC register map",
      "page_pdf_1based": 3225
    },
    {
      "level": 4,
      "title": "Table 614. HDMI-CEC register map and reset values",
      "page_pdf_1based": 3225
    },
    {
      "level": 1,
      "title": "63 Debug infrastructure",
      "page_pdf_1based": 3226
    },
    {
      "level": 2,
      "title": "63.1 Introduction",
      "page_pdf_1based": 3226
    },
    {
      "level": 2,
      "title": "63.2 Debug infrastructure features",
      "page_pdf_1based": 3227
    },
    {
      "level": 2,
      "title": "63.3 Debug infrastructure functional description",
      "page_pdf_1based": 3227
    },
    {
      "level": 3,
      "title": "63.3.1 Debug infrastructure block diagram",
      "page_pdf_1based": 3227
    },
    {
      "level": 4,
      "title": "Figure 870. Block diagram of debug infrastructure",
      "page_pdf_1based": 3228
    },
    {
      "level": 3,
      "title": "63.3.2 Debug infrastructure pins and internal signals",
      "page_pdf_1based": 3228
    },
    {
      "level": 4,
      "title": "Table 615. JTAG/Serial-wire debug port pins",
      "page_pdf_1based": 3228
    },
    {
      "level": 4,
      "title": "Table 616. Trace port pins",
      "page_pdf_1based": 3229
    },
    {
      "level": 4,
      "title": "Table 617. Serial-wire trace port pins",
      "page_pdf_1based": 3229
    },
    {
      "level": 4,
      "title": "Table 618. Trigger pins",
      "page_pdf_1based": 3229
    },
    {
      "level": 3,
      "title": "63.3.3 Debug infrastructure powering, clocking and reset",
      "page_pdf_1based": 3230
    },
    {
      "level": 4,
      "title": "Figure 871. Power domains of debug infrastructure",
      "page_pdf_1based": 3230
    },
    {
      "level": 4,
      "title": "Figure 872. Clock domains of debug infrastructure",
      "page_pdf_1based": 3231
    },
    {
      "level": 2,
      "title": "63.4 Debug access port functional description",
      "page_pdf_1based": 3232
    },
    {
      "level": 3,
      "title": "63.4.1 Serial-wire and JTAG debug port (SWJ-DP)",
      "page_pdf_1based": 3232
    },
    {
      "level": 4,
      "title": "Table 619. Packet request",
      "page_pdf_1based": 3233
    },
    {
      "level": 4,
      "title": "Table 620. ACK response",
      "page_pdf_1based": 3233
    },
    {
      "level": 4,
      "title": "Table 621. Data transfer",
      "page_pdf_1based": 3234
    },
    {
      "level": 4,
      "title": "Figure 873. SWD successful data transfer",
      "page_pdf_1based": 3234
    },
    {
      "level": 4,
      "title": "Figure 874. JTAG TAP state machine",
      "page_pdf_1based": 3235
    },
    {
      "level": 4,
      "title": "Table 622. JTAG-DP data registers",
      "page_pdf_1based": 3236
    },
    {
      "level": 4,
      "title": "Table 623. Debug port registers",
      "page_pdf_1based": 3238
    },
    {
      "level": 3,
      "title": "63.4.2 Access ports",
      "page_pdf_1based": 3246
    },
    {
      "level": 4,
      "title": "Figure 875. Debug and access port connections",
      "page_pdf_1based": 3246
    },
    {
      "level": 4,
      "title": "Table 624. MEM-AP registers",
      "page_pdf_1based": 3248
    },
    {
      "level": 2,
      "title": "63.5 Trace and debug subsystem functional description",
      "page_pdf_1based": 3252
    },
    {
      "level": 3,
      "title": "63.5.1 System ROM tables",
      "page_pdf_1based": 3252
    },
    {
      "level": 4,
      "title": "Table 625. System ROM table 1",
      "page_pdf_1based": 3252
    },
    {
      "level": 4,
      "title": "Table 626. System ROM table 2",
      "page_pdf_1based": 3253
    },
    {
      "level": 4,
      "title": "Figure 876. APB-D CoreSight component topology",
      "page_pdf_1based": 3254
    },
    {
      "level": 4,
      "title": "Table 627. System ROM table 1 register map and reset values",
      "page_pdf_1based": 3259
    },
    {
      "level": 4,
      "title": "Table 628. System ROM table 2 register map and reset values",
      "page_pdf_1based": 3260
    },
    {
      "level": 3,
      "title": "63.5.2 Global timestamp generator (TSG)",
      "page_pdf_1based": 3261
    },
    {
      "level": 4,
      "title": "Figure 877. Global timestamp distribution",
      "page_pdf_1based": 3262
    },
    {
      "level": 4,
      "title": "Table 629. TSG register map and reset values",
      "page_pdf_1based": 3268
    },
    {
      "level": 3,
      "title": "63.5.3 Cross trigger interfaces (CTI) and matrix (CTM)",
      "page_pdf_1based": 3269
    },
    {
      "level": 4,
      "title": "Figure 878. Embedded cross trigger",
      "page_pdf_1based": 3270
    },
    {
      "level": 4,
      "title": "Table 630. System CTI inputs",
      "page_pdf_1based": 3271
    },
    {
      "level": 4,
      "title": "Table 631. System CTI outputs",
      "page_pdf_1based": 3271
    },
    {
      "level": 4,
      "title": "Table 632. Cortex-M7 CTI inputs",
      "page_pdf_1based": 3271
    },
    {
      "level": 4,
      "title": "Table 633. Cortex-M7 CTI outputs",
      "page_pdf_1based": 3272
    },
    {
      "level": 4,
      "title": "Table 634. Cortex-M4 CTI inputs",
      "page_pdf_1based": 3272
    },
    {
      "level": 4,
      "title": "Table 635. Cortex-M4 CTI outputs",
      "page_pdf_1based": 3272
    },
    {
      "level": 4,
      "title": "Figure 879. Mapping of trigger inputs to outputs",
      "page_pdf_1based": 3273
    },
    {
      "level": 4,
      "title": "Figure 880. Cross trigger configuration example",
      "page_pdf_1based": 3274
    },
    {
      "level": 4,
      "title": "Table 636. CTI register map and reset values",
      "page_pdf_1based": 3289
    },
    {
      "level": 3,
      "title": "63.5.4 Trace funnel (CSTF)",
      "page_pdf_1based": 3291
    },
    {
      "level": 4,
      "title": "Table 637. CSTF register map and reset values",
      "page_pdf_1based": 3300
    },
    {
      "level": 3,
      "title": "63.5.5 Embedded trace FIFO (ETF)",
      "page_pdf_1based": 3301
    },
    {
      "level": 4,
      "title": "Figure 881. ETF state transition diagram",
      "page_pdf_1based": 3303
    },
    {
      "level": 4,
      "title": "Table 638. ETF register map and reset values",
      "page_pdf_1based": 3321
    },
    {
      "level": 3,
      "title": "63.5.6 Trace port interface unit (TPIU)",
      "page_pdf_1based": 3323
    },
    {
      "level": 4,
      "title": "Table 639. TPIU register map and reset values",
      "page_pdf_1based": 3339
    },
    {
      "level": 3,
      "title": "63.5.7 Serial wire output (SWO) and SWO trace funnel (SWTF)",
      "page_pdf_1based": 3341
    },
    {
      "level": 4,
      "title": "Table 640. SWO register map and reset values",
      "page_pdf_1based": 3351
    },
    {
      "level": 4,
      "title": "Table 641. SWTF register map and reset values",
      "page_pdf_1based": 3362
    },
    {
      "level": 3,
      "title": "63.5.8 Microcontroller debug unit (DBGMCU)",
      "page_pdf_1based": 3364
    },
    {
      "level": 4,
      "title": "Table 642. DBGMCU register map and reset values",
      "page_pdf_1based": 3374
    },
    {
      "level": 2,
      "title": "63.6 Cortex-M7 debug functional description",
      "page_pdf_1based": 3375
    },
    {
      "level": 3,
      "title": "63.6.1 Cortex-M7 ROM tables",
      "page_pdf_1based": 3375
    },
    {
      "level": 4,
      "title": "Table 643. Cortex-M7 processor ROM table",
      "page_pdf_1based": 3376
    },
    {
      "level": 4,
      "title": "Table 644. Cortex-M7 PPB ROM table",
      "page_pdf_1based": 3376
    },
    {
      "level": 4,
      "title": "Figure 882. Cortex-M7 CoreSight topology",
      "page_pdf_1based": 3377
    },
    {
      "level": 4,
      "title": "Table 645. Cortex-M7 processor ROM table register map and reset values",
      "page_pdf_1based": 3382
    },
    {
      "level": 4,
      "title": "Table 646. Cortex-M7 PPB ROM table register map and reset values",
      "page_pdf_1based": 3387
    },
    {
      "level": 3,
      "title": "63.6.2 Cortex-M7 data watchpoint and trace unit (DWT)",
      "page_pdf_1based": 3388
    },
    {
      "level": 4,
      "title": "Table 647. Cortex-M7 DWT register map and reset values",
      "page_pdf_1based": 3399
    },
    {
      "level": 3,
      "title": "63.6.3 Cortex-M7 instrumentation trace macrocell (ITM)",
      "page_pdf_1based": 3401
    },
    {
      "level": 4,
      "title": "Table 648. Cortex-M7 ITM register map and reset values",
      "page_pdf_1based": 3409
    },
    {
      "level": 3,
      "title": "63.6.4 Cortex-M7 breakpoint unit (FPB)",
      "page_pdf_1based": 3410
    },
    {
      "level": 4,
      "title": "Table 649. Cortex-M7 FPB register map and reset values",
      "page_pdf_1based": 3416
    },
    {
      "level": 3,
      "title": "63.6.5 Cortex-M7 embedded trace macrocell (ETM)",
      "page_pdf_1based": 3418
    },
    {
      "level": 4,
      "title": "Table 650. Cortex-M7 ETM register map and reset values",
      "page_pdf_1based": 3446
    },
    {
      "level": 3,
      "title": "63.6.6 Cortex-M7 cross trigger interface (CTI)",
      "page_pdf_1based": 3450
    },
    {
      "level": 2,
      "title": "63.7 Cortex-M4 debug functional description",
      "page_pdf_1based": 3450
    },
    {
      "level": 3,
      "title": "63.7.1 Cortex-M4 ROM table",
      "page_pdf_1based": 3451
    },
    {
      "level": 4,
      "title": "Table 651. Cortex-M4 ROM table",
      "page_pdf_1based": 3451
    },
    {
      "level": 4,
      "title": "Figure 883. Cortex-M4 CoreSight Topology",
      "page_pdf_1based": 3452
    },
    {
      "level": 4,
      "title": "Table 652. Cortex-M4 ROM table register map and reset values",
      "page_pdf_1based": 3457
    },
    {
      "level": 3,
      "title": "63.7.2 Cortex-M4 data watchpoint and trace unit (DWT)",
      "page_pdf_1based": 3457
    },
    {
      "level": 4,
      "title": "Table 653. Cortex-M4 DWT register map and reset values",
      "page_pdf_1based": 3468
    },
    {
      "level": 3,
      "title": "63.7.3 Cortex-M4 instrumentation trace macrocell (ITM)",
      "page_pdf_1based": 3471
    },
    {
      "level": 4,
      "title": "Table 654. Cortex-M4 ITM register map and reset values",
      "page_pdf_1based": 3478
    },
    {
      "level": 3,
      "title": "63.7.4 Cortex-M4 breakpoint unit (FPB)",
      "page_pdf_1based": 3479
    },
    {
      "level": 4,
      "title": "Table 655. Cortex-M4 FPB register map and reset values",
      "page_pdf_1based": 3485
    },
    {
      "level": 3,
      "title": "63.7.5 Cortex-M4 embedded trace macrocell (ETM)",
      "page_pdf_1based": 3486
    },
    {
      "level": 4,
      "title": "Table 656. Cortex-M4 ETM register map and reset values",
      "page_pdf_1based": 3505
    },
    {
      "level": 3,
      "title": "63.7.6 Cortex-M4 cross trigger interface (CTI)",
      "page_pdf_1based": 3508
    },
    {
      "level": 2,
      "title": "63.8 References for debug infrastructure",
      "page_pdf_1based": 3509
    },
    {
      "level": 1,
      "title": "64 Device electronic signature",
      "page_pdf_1based": 3510
    },
    {
      "level": 2,
      "title": "64.1 Unique device ID register (96 bits)",
      "page_pdf_1based": 3510
    },
    {
      "level": 2,
      "title": "64.2 Flash size",
      "page_pdf_1based": 3512
    },
    {
      "level": 2,
      "title": "64.3 Line identifier",
      "page_pdf_1based": 3512
    },
    {
      "level": 2,
      "title": "64.4 Package data register",
      "page_pdf_1based": 3512
    },
    {
      "level": 1,
      "title": "65 Important security notice",
      "page_pdf_1based": 3513
    },
    {
      "level": 1,
      "title": "66 Revision history",
      "page_pdf_1based": 3514
    },
    {
      "level": 2,
      "title": "Table 657. Document revision history",
      "page_pdf_1based": 3514
    }
  ]
}
