`timescale 1ns / 1ps

module half_adder
(
    input logic A,   
    input logic B,   
    output logic S,
    output logic C    
);

     assign S = A ^ B;  
     assign C = A & B;

endmodule
