Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,1051
design__instance__area,13267.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,3
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.0003669877478387207
power__switching__total,0.0001527000858914107
power__leakage__total,7.84516203111707E-8
power__total,0.0005197662976570427
clock__skew__worst_hold__corner:nom_tt_025C_3v30,6.789416332424763
clock__skew__worst_setup__corner:nom_tt_025C_3v30,11.753780503794799
timing__hold__ws__corner:nom_tt_025C_3v30,0.5906386658049856
timing__setup__ws__corner:nom_tt_025C_3v30,5.990282217590618
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.590638
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,13.070623
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,2
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,3
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-6.527327751945971
clock__skew__worst_setup__corner:nom_ss_125C_3v00,15.515424051361583
timing__hold__ws__corner:nom_ss_125C_3v00,1.474632013792523
timing__setup__ws__corner:nom_ss_125C_3v00,0.3006199818611757
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.474631
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,5.365234
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,3
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,7.2056931350134485
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,10.22289393184274
timing__hold__ws__corner:nom_ff_n40C_3v60,0.21422331181980103
timing__setup__ws__corner:nom_ff_n40C_3v60,8.411861667539487
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.214223
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,15.954996
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,4
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,7.20600666200447
clock__skew__worst_setup,10.181638043080874
timing__hold__ws,0.21323299285382727
timing__setup__ws,0.1740225790503796
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.213233
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.326378
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1051
design__instance__area__stdcell,13267.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.255312
design__instance__utilization__stdcell,0.255312
design__instance__count__class:tie_cell,12
design__instance__count__class:buffer,4
design__instance__count__class:inverter,200
design__instance__count__class:sequential_cell,39
design__instance__count__class:multi_input_combinational_cell,208
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,158
design__instance__count__class:tap_cell,408
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,9533.47
design__violations,0
design__instance__count__class:timing_repair_buffer,17
design__instance__count__class:clock_buffer,3
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,503
route__net__special,2
route__drc_errors__iter:1,33
route__wirelength__iter:1,9942
route__drc_errors__iter:2,1
route__wirelength__iter:2,9766
route__drc_errors__iter:3,1
route__wirelength__iter:3,9741
route__drc_errors__iter:4,0
route__wirelength__iter:4,9734
route__drc_errors,0
route__wirelength,9734
route__vias,2428
route__vias__singlecut,2428
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,247.82
design__instance__count__class:fill_cell,1073
timing__unannotated_net__count__corner:nom_tt_025C_3v30,171
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,171
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,171
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,3
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,6.790515009161005
clock__skew__worst_setup__corner:min_tt_025C_3v30,11.700977407071832
timing__hold__ws__corner:min_tt_025C_3v30,0.5892375643082828
timing__setup__ws__corner:min_tt_025C_3v30,6.040844440097304
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.589238
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,13.141133
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,171
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,2
design__max_fanout_violation__count__corner:min_ss_125C_3v00,3
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,-6.46971738939042
clock__skew__worst_setup__corner:min_ss_125C_3v00,15.405602563016538
timing__hold__ws__corner:min_ss_125C_3v00,1.4720389768228725
timing__setup__ws__corner:min_ss_125C_3v00,0.4144631422043634
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.472039
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,5.395753
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,171
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,3
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,7.20600666200447
clock__skew__worst_setup__corner:min_ff_n40C_3v60,10.181638043080874
timing__hold__ws__corner:min_ff_n40C_3v60,0.21323299285382727
timing__setup__ws__corner:min_ff_n40C_3v60,8.44615423729397
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.213233
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,15.998909
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,171
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,3
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,6.787409937317917
clock__skew__worst_setup__corner:max_tt_025C_3v30,11.81794429100545
timing__hold__ws__corner:max_tt_025C_3v30,0.5923091074150799
timing__setup__ws__corner:max_tt_025C_3v30,5.920997193467136
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.592309
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,12.983487
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,171
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,4
design__max_fanout_violation__count__corner:max_ss_125C_3v00,3
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,-6.580542963467333
clock__skew__worst_setup__corner:max_ss_125C_3v00,15.640184701148492
timing__hold__ws__corner:max_ss_125C_3v00,1.4780213027379543
timing__setup__ws__corner:max_ss_125C_3v00,0.1740225790503796
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.478022
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,5.326378
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,171
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,3
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,7.205394707055989
clock__skew__worst_setup__corner:max_ff_n40C_3v60,10.272100794042633
timing__hold__ws__corner:max_ff_n40C_3v60,0.21539159954165552
timing__setup__ws__corner:max_ff_n40C_3v60,8.371275465325015
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.215392
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,15.902493
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,171
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,171
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000406263
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000339927
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00000325801
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000339927
design_powergrid__voltage__worst,0.0000339927
design_powergrid__voltage__worst__net:VPWR,3.29996
design_powergrid__drop__worst,0.0000406263
design_powergrid__drop__worst__net:VPWR,0.0000406263
design_powergrid__voltage__worst__net:VGND,0.0000339927
design_powergrid__drop__worst__net:VGND,0.0000339927
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000003189999999999999950937683290685953352294745855033397674560546875
ir__drop__worst,0.000040599999999999997527498629690256848334684036672115325927734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
