$date
	Sat Oct 22 21:05:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#84310
b11101 &
b11101 %
1$
b11101 !
1"
#84311
0"
#84314
b1011000 &
b1011000 %
#84318
b101100 &
b101100 %
#84322
b10110 &
b10110 %
#84326
b1011 &
b1011 %
#84330
b100010 &
b100010 %
#84334
b10001 &
b10001 %
#84338
b110100 &
b110100 %
#84342
b11010 &
b11010 %
#84346
b1101 &
b1101 %
#84350
b101000 &
b101000 %
#84354
b10100 &
b10100 %
#84358
b1010 &
b1010 %
#84362
b101 &
b101 %
#84366
b10000 &
b10000 %
#84370
b1000 &
b1000 %
#84374
b100 &
b100 %
#84378
b10 &
b10 %
#84382
b1 &
1#
b1 %
#84386
b0 &
b0 %
0#
0$
#1169248
b10000 !
1"
#1169250
b10000 &
b10000 %
1$
#1169251
0"
#1169254
b1000 &
b1000 %
#1169258
b100 &
b100 %
#1169262
b10 &
b10 %
#1169266
b1 &
b1 %
1#
#1169270
b0 &
0#
b0 %
0$
#2161269
b101 !
1"
#2161270
b101 &
b101 %
1$
#2161271
0"
#2161274
b10000 &
b10000 %
#2161278
b1000 &
b1000 %
#2161282
b100 &
b100 %
#2161286
b10 &
b10 %
#2161290
b1 &
b1 %
1#
#2161294
b0 &
0#
b0 %
0$
#4500012
