#! /usr/local/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3-19-gfc7d604e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e7871ba8b0 .scope module, "tb" "tb" 2 2;
 .timescale -9 -10;
v0x55e7871d7b30_0 .var "clock", 0 0;
v0x55e7871d7bf0_0 .var "counter", 7 0;
o0x7fd186983258 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55e7871d7cd0_0 .net "testHEX0", 6 0, o0x7fd186983258;  0 drivers
o0x7fd186983288 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55e7871d7da0_0 .net "testHEX1", 6 0, o0x7fd186983288;  0 drivers
o0x7fd1869832b8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55e7871d7e70_0 .net "testHEX2", 6 0, o0x7fd1869832b8;  0 drivers
o0x7fd186983318 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55e7871d7f60_0 .net "testHEX4", 6 0, o0x7fd186983318;  0 drivers
o0x7fd186983348 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55e7871d8030_0 .net "testHEX5", 6 0, o0x7fd186983348;  0 drivers
v0x55e7871d8100_0 .var "testKEY", 3 0;
v0x55e7871d81d0_0 .net "testLED", 9 0, L_0x55e7871d8470;  1 drivers
v0x55e7871d82a0_0 .var "testSW", 9 0;
S_0x55e7871baa30 .scope module, "DUT" "ECEN3002_Lab1" 2 16, 3 6 0, S_0x55e7871ba8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK2_50"
    .port_info 1 /INPUT 1 "CLOCK3_50"
    .port_info 2 /INPUT 1 "CLOCK4_50"
    .port_info 3 /INPUT 1 "CLOCK_50"
    .port_info 4 /INPUT 4 "KEY"
    .port_info 5 /INPUT 10 "SW"
    .port_info 6 /OUTPUT 10 "LEDR"
    .port_info 7 /OUTPUT 7 "HEX0"
    .port_info 8 /OUTPUT 7 "HEX1"
    .port_info 9 /OUTPUT 7 "HEX2"
    .port_info 10 /OUTPUT 7 "HEX3"
    .port_info 11 /OUTPUT 7 "HEX4"
    .port_info 12 /OUTPUT 7 "HEX5"
P_0x55e7871a7d50 .param/l "divide_by" 0 3 36, +C4<00000010111110101111000010000000>;
o0x7fd1869831c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e7871d6a70_0 .net "CLOCK2_50", 0 0, o0x7fd1869831c8;  0 drivers
o0x7fd1869831f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e7871d6b50_0 .net "CLOCK3_50", 0 0, o0x7fd1869831f8;  0 drivers
o0x7fd186983228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e7871d6c10_0 .net "CLOCK4_50", 0 0, o0x7fd186983228;  0 drivers
v0x55e7871d6cb0_0 .net "CLOCK_50", 0 0, v0x55e7871d7b30_0;  1 drivers
v0x55e7871d6d80_0 .net "HEX0", 6 0, o0x7fd186983258;  alias, 0 drivers
v0x55e7871d6e90_0 .net "HEX1", 6 0, o0x7fd186983288;  alias, 0 drivers
v0x55e7871d6f70_0 .net "HEX2", 6 0, o0x7fd1869832b8;  alias, 0 drivers
o0x7fd1869832e8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55e7871d7050_0 .net "HEX3", 6 0, o0x7fd1869832e8;  0 drivers
v0x55e7871d7130_0 .net "HEX4", 6 0, o0x7fd186983318;  alias, 0 drivers
v0x55e7871d7210_0 .net "HEX5", 6 0, o0x7fd186983348;  alias, 0 drivers
v0x55e7871d72f0_0 .net "KEY", 3 0, v0x55e7871d8100_0;  1 drivers
v0x55e7871d73d0_0 .net "LEDR", 9 0, L_0x55e7871d8470;  alias, 1 drivers
v0x55e7871d74b0_0 .net "SW", 9 0, v0x55e7871d82a0_0;  1 drivers
v0x55e7871d7590_0 .net *"_s16", 0 0, L_0x55e7871e86b0;  1 drivers
v0x55e7871d7670_0 .net *"_s3", 8 0, L_0x55e7871d8370;  1 drivers
L_0x7fd18691d018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e7871d7750_0 .net/2s *"_s7", 0 0, L_0x7fd18691d018;  1 drivers
v0x55e7871d7830_0 .net "clock", 0 0, v0x55e7871d6760_0;  1 drivers
v0x55e7871d78d0_0 .var "ledValue", 9 0;
E_0x55e7871b8850/0 .event negedge, L_0x55e7871e86b0;
E_0x55e7871b8850/1 .event posedge, v0x55e7871d6760_0;
E_0x55e7871b8850 .event/or E_0x55e7871b8850/0, E_0x55e7871b8850/1;
L_0x55e7871d8370 .part v0x55e7871d78d0_0, 0, 9;
L_0x55e7871d8470 .concat8 [ 9 1 0 0], L_0x55e7871d8370, L_0x7fd18691d018;
L_0x55e7871d85b0 .part v0x55e7871d8100_0, 0, 1;
L_0x55e7871e86b0 .part v0x55e7871d8100_0, 0, 1;
S_0x55e7871bd550 .scope module, "CD0" "ECEN3002_Lab1_ClockDivider" 3 48, 4 1 0, S_0x55e7871baa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 32 "divide_by"
    .port_info 3 /OUTPUT 1 "clock_out"
v0x55e7871bd740_0 .var "clock_divider", 31 0;
v0x55e7871d66a0_0 .net "clock_in", 0 0, v0x55e7871d7b30_0;  alias, 1 drivers
v0x55e7871d6760_0 .var "clock_out", 0 0;
L_0x7fd18691d060 .functor BUFT 1, C4<00000010111110101111000010000000>, C4<0>, C4<0>, C4<0>;
v0x55e7871d6800_0 .net "divide_by", 31 0, L_0x7fd18691d060;  1 drivers
v0x55e7871d68e0_0 .net "reset_n", 0 0, L_0x55e7871d85b0;  1 drivers
E_0x55e7871b6930/0 .event negedge, v0x55e7871d68e0_0;
E_0x55e7871b6930/1 .event posedge, v0x55e7871d66a0_0;
E_0x55e7871b6930 .event/or E_0x55e7871b6930/0, E_0x55e7871b6930/1;
    .scope S_0x55e7871bd550;
T_0 ;
    %wait E_0x55e7871b6930;
    %load/vec4 v0x55e7871d68e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7871d6760_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7871bd740_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e7871bd740_0;
    %load/vec4 v0x55e7871d6800_0;
    %subi 1, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55e7871bd740_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55e7871bd740_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e7871bd740_0, 0;
    %load/vec4 v0x55e7871d6760_0;
    %inv;
    %assign/vec4 v0x55e7871d6760_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e7871baa30;
T_1 ;
    %wait E_0x55e7871b8850;
    %load/vec4 v0x55e7871d72f0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e7871d78d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e7871d78d0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55e7871d78d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e7871ba8b0;
T_2 ;
    %vpi_call 2 20 "$display", $time, "<< Starting simulation >>" {0 0 0};
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55e7871d82a0_0, 0, 10;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e7871d8100_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7871d7b30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e7871d7bf0_0, 0, 8;
T_2.0 ;
    %load/vec4 v0x55e7871d7bf0_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz T_2.1, 5;
    %delay 200, 0;
    %load/vec4 v0x55e7871d7b30_0;
    %inv;
    %store/vec4 v0x55e7871d7b30_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x55e7871d7bf0_0;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e7871d8100_0, 4, 1;
T_2.2 ;
    %load/vec4 v0x55e7871d7bf0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55e7871d7bf0_0, 0, 8;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "ECEN3002_Lab1.v";
    "ECEN3002_Lab1_ClockDivider.v";
