// Seed: 909424849
`timescale 1ps / 1 ps
`define pp_6 0
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output tri0 id_4,
    input id_5
);
  assign id_4[(1)>1 : 1'b0] = 1;
  assign id_3 = id_2 + id_2;
endmodule
