
#define REGS_DRAM_BASE	(STMP3XXX_REGS_BASE + 0xE0000)
#define REGS_DRAM_PHYS	0x800E0000
#define REGS_DRAM_SIZE	0x2000

#define HW_DRAM_CTL06		0x18

#define HW_DRAM_CTL08		0x20
