#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027f4680 .scope module, "EXEU" "EXEU" 2 4;
 .timescale 0 0;
v00000000028500b0_0 .var "AU_in1", 15 0;
v000000000284fed0_0 .var "AU_in2", 15 0;
v0000000002850150_0 .var "AU_op_enable", 0 0;
v000000000284f930_0 .net "AU_out", 15 0, v00000000027ea240_0;  1 drivers
v000000000284fe30_0 .var "Dest_address", 7 0;
v000000000284fb10_0 .var "Dest_reg", 3 0;
v000000000284f430_0 .var "MAR", 7 0;
v00000000028501f0_0 .net "MDR_in", 15 0, v000000000284f160_0;  1 drivers
v000000000284fc50_0 .var "MDR_out", 15 0;
v000000000284fcf0_0 .var "Mem_op_enable", 0 0;
v000000000284f750_0 .net "Mem_op_success", 0 0, v000000000284f2a0_0;  1 drivers
v000000000284f9d0_0 .var "Mode", 3 0;
v0000000002850290_0 .var "Opcode", 3 0;
v0000000002850330_0 .var "PC", 7 0;
v000000000284f7f0_0 .var "Read_back_sig", 0 0;
v000000000284f4d0_0 .var "Read_sig", 0 0;
v000000000284f890_0 .var "Src_reg1", 3 0;
v000000000284f570_0 .var "Src_reg2", 3 0;
v000000000284f6b0_0 .var "Write_back_sig", 0 0;
v0000000002850870_0 .var "Write_sig", 0 0;
v0000000002851d10_0 .var "hlt", 0 0;
v0000000002851810_0 .var/i "i", 31 0;
v0000000002850550 .array "reg_bank", 15 0, 15 0;
S_00000000027c6ef0 .scope module, "test_au" "AU" 2 23, 3 4 0, S_00000000027f4680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "AU_op_enable"
    .port_info 1 /INPUT 4 "Mode"
    .port_info 2 /INPUT 16 "AU_in_1"
    .port_info 3 /INPUT 16 "AU_in_2"
    .port_info 4 /OUTPUT 16 "AU_out"
v00000000027e20c0_0 .net "AU_in_1", 15 0, v00000000028500b0_0;  1 drivers
v00000000027f4800_0 .net "AU_in_2", 15 0, v000000000284fed0_0;  1 drivers
v00000000027de300_0 .net "AU_op_enable", 0 0, v0000000002850150_0;  1 drivers
v00000000027ea240_0 .var "AU_out", 15 0;
v00000000027ea2e0_0 .net "Mode", 3 0, v000000000284f9d0_0;  1 drivers
E_00000000027f0800 .event posedge, v00000000027de300_0;
S_00000000027c7070 .scope module, "test_memu" "MEMU" 2 17, 4 3 0, S_00000000027f4680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Write_back_sig"
    .port_info 1 /INPUT 1 "Read_back_sig"
    .port_info 2 /INPUT 1 "Read_sig"
    .port_info 3 /INPUT 1 "Write_sig"
    .port_info 4 /INPUT 1 "Mem_op_enable"
    .port_info 5 /INPUT 8 "Address_in"
    .port_info 6 /INPUT 16 "Data_in"
    .port_info 7 /OUTPUT 16 "Data_out"
    .port_info 8 /OUTPUT 1 "Mem_op_success"
v000000000284f020_0 .net "Address_in", 7 0, v000000000284f430_0;  1 drivers
v000000000284f0c0_0 .net "Data_in", 15 0, v000000000284fc50_0;  1 drivers
v000000000284f160_0 .var "Data_out", 15 0;
v000000000284f200_0 .net "Mem_op_enable", 0 0, v000000000284fcf0_0;  1 drivers
v000000000284f2a0_0 .var "Mem_op_success", 0 0;
v000000000284f340_0 .net "Read_back_sig", 0 0, v000000000284f7f0_0;  1 drivers
v0000000002850010_0 .net "Read_sig", 0 0, v000000000284f4d0_0;  1 drivers
v000000000284f610_0 .net "Write_back_sig", 0 0, v000000000284f6b0_0;  1 drivers
v000000000284fd90_0 .net "Write_sig", 0 0, v0000000002850870_0;  1 drivers
v000000000284fa70_0 .var/i "file", 31 0;
v000000000284fbb0_0 .var/i "i", 31 0;
v000000000284ff70 .array "mem", 255 0, 15 0;
E_00000000027f0840 .event posedge, v000000000284f200_0;
E_00000000027f0880 .event posedge, v000000000284f610_0;
E_00000000027f08c0 .event posedge, v000000000284f340_0;
    .scope S_00000000027c7070;
T_0 ;
    %wait E_00000000027f08c0;
    %vpi_func 4 18 "$fopen" 32, "ROM.mem", "r" {0 0 0};
    %store/vec4 v000000000284fa70_0, 0, 32;
    %vpi_call 4 19 "$display", "ROM.mem opened for readback" {0 0 0};
    %load/vec4 v000000000284fa70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 4 21 "$display", "ERROR: ROM.mem not opened" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 4 23 "$readmemh", "ROM.mem", v000000000284ff70 {0 0 0};
    %vpi_call 4 25 "$display", "Successfully read back" {0 0 0};
    %vpi_call 4 26 "$fclose", v000000000284fa70_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027c7070;
T_1 ;
    %wait E_00000000027f0880;
    %vpi_func 4 31 "$fopen" 32, "ROM.mem", "w" {0 0 0};
    %store/vec4 v000000000284fa70_0, 0, 32;
    %vpi_call 4 32 "$display", "ROM.mem opened for wirteback" {0 0 0};
    %load/vec4 v000000000284fa70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 4 34 "$display", "ERROR: ROM.mem not opened" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000284fbb0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000000000284fbb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %ix/getv/s 4, v000000000284fbb0_0;
    %load/vec4a v000000000284ff70, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v000000000284fbb0_0;
    %load/vec4a v000000000284ff70, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v000000000284fbb0_0;
    %load/vec4a v000000000284ff70, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v000000000284fbb0_0;
    %load/vec4a v000000000284ff70, 4;
    %parti/s 4, 0, 2;
    %vpi_call 4 37 "$fdisplay", v000000000284fa70_0, "%x%x%x%x", S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v000000000284fbb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000284fbb0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 4 39 "$display", "Successfully written back" {0 0 0};
    %vpi_call 4 40 "$fclose", v000000000284fa70_0 {0 0 0};
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000027c7070;
T_2 ;
    %wait E_00000000027f0840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284f2a0_0, 0, 1;
    %load/vec4 v0000000002850010_0;
    %load/vec4 v000000000284fd90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000000000284f020_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000284ff70, 4;
    %store/vec4 v000000000284f160_0, 0, 16;
    %vpi_call 4 49 "$display", "Reading from Memloc %d, Data %x%x%x%x", v000000000284f020_0, &PV<v000000000284f160_0, 12, 4>, &PV<v000000000284f160_0, 8, 4>, &PV<v000000000284f160_0, 4, 4>, &PV<v000000000284f160_0, 0, 4> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284f2a0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000284fd90_0;
    %load/vec4 v0000000002850010_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000000000284f0c0_0;
    %load/vec4 v000000000284f020_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000000000284ff70, 4, 0;
    %load/vec4 v000000000284f020_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000284ff70, 4;
    %parti/s 4, 12, 5;
    %load/vec4 v000000000284f020_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000284ff70, 4;
    %parti/s 4, 8, 5;
    %load/vec4 v000000000284f020_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000284ff70, 4;
    %parti/s 4, 4, 4;
    %load/vec4 v000000000284f020_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000284ff70, 4;
    %parti/s 4, 0, 2;
    %vpi_call 4 55 "$display", "Writing to Memloc %d, Data %x%x%x%x", v000000000284f020_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284f2a0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284f2a0_0, 0, 1;
    %vpi_call 4 60 "$display", "Stall" {0 0 0};
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027c6ef0;
T_3 ;
    %wait E_00000000027f0800;
    %load/vec4 v00000000027ea2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %vpi_call 3 15 "$display", "Stall" {0 0 0};
    %jmp T_3.5;
T_3.1 ;
    %vpi_call 3 18 "$display", "Adding in AU" {0 0 0};
    %load/vec4 v00000000027e20c0_0;
    %load/vec4 v00000000027f4800_0;
    %add;
    %store/vec4 v00000000027ea240_0, 0, 16;
    %vpi_call 3 20 "$display", "%d + %d = %d", v00000000027e20c0_0, v00000000027f4800_0, v00000000027ea240_0 {0 0 0};
    %jmp T_3.5;
T_3.2 ;
    %vpi_call 3 24 "$display", "Substracting in AU" {0 0 0};
    %load/vec4 v00000000027e20c0_0;
    %load/vec4 v00000000027f4800_0;
    %sub;
    %store/vec4 v00000000027ea240_0, 0, 16;
    %vpi_call 3 26 "$display", "%d - %d = %d", v00000000027e20c0_0, v00000000027f4800_0, v00000000027ea240_0 {0 0 0};
    %jmp T_3.5;
T_3.3 ;
    %vpi_call 3 30 "$display", "Multiplying in AU" {0 0 0};
    %load/vec4 v00000000027e20c0_0;
    %load/vec4 v00000000027f4800_0;
    %mul;
    %store/vec4 v00000000027ea240_0, 0, 16;
    %vpi_call 3 32 "$display", "%d * %d = %d", v00000000027e20c0_0, v00000000027f4800_0, v00000000027ea240_0 {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 3 36 "$display", "Dividing in AU" {0 0 0};
    %load/vec4 v00000000027e20c0_0;
    %load/vec4 v00000000027f4800_0;
    %div;
    %store/vec4 v00000000027ea240_0, 0, 16;
    %vpi_call 3 38 "$display", "%d / %d = %d", v00000000027e20c0_0, v00000000027f4800_0, v00000000027ea240_0 {0 0 0};
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027f4680;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284f7f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000002850330_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002851d10_0, 0, 1;
T_4.0 ;
    %load/vec4 v0000000002851d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002850870_0, 0, 1;
    %load/vec4 v0000000002850330_0;
    %store/vec4 v000000000284f430_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 43 "$display", "Executing Insruction %x%x%x%x", &PV<v00000000028501f0_0, 12, 4>, &PV<v00000000028501f0_0, 8, 4>, &PV<v00000000028501f0_0, 4, 4>, &PV<v00000000028501f0_0, 0, 4> {0 0 0};
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0000000002850290_0, 0, 4;
    %load/vec4 v0000000002850290_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000002850290_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000000000284fb10_0, 0, 4;
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000000000284f890_0, 0, 4;
    %vpi_call 2 51 "$display", "Loading Immediate" {0 0 0};
    %load/vec4 v0000000002850330_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0000000002850330_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002850870_0, 0, 1;
    %load/vec4 v0000000002850330_0;
    %store/vec4 v000000000284f430_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000000000284f890_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000002850550, 4;
    %store/vec4 v00000000028500b0_0, 0, 16;
    %load/vec4 v00000000028501f0_0;
    %store/vec4 v000000000284fed0_0, 0, 16;
    %load/vec4 v0000000002850290_0;
    %store/vec4 v000000000284f9d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000284f9d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002850150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002850150_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000000000284f930_0;
    %load/vec4 v000000000284fb10_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000000002850550, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002851810_0, 0, 32;
T_4.6 ;
    %load/vec4 v0000000002851810_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.7, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 67 "$display", "Reg[%x] = %x%x%x%x", v0000000002851810_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000002851810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000002851810_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000000000284fb10_0, 0, 4;
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000000000284f890_0, 0, 4;
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000000000284f570_0, 0, 4;
    %load/vec4 v000000000284f890_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000002850550, 4;
    %store/vec4 v00000000028500b0_0, 0, 16;
    %load/vec4 v000000000284f570_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000002850550, 4;
    %store/vec4 v000000000284fed0_0, 0, 16;
    %load/vec4 v0000000002850290_0;
    %store/vec4 v000000000284f9d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002850150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002850150_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000000000284f930_0;
    %load/vec4 v000000000284fb10_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000000002850550, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002851810_0, 0, 32;
T_4.8 ;
    %load/vec4 v0000000002851810_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.9, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 80 "$display", "Reg[%x] = %x%x%x%x", v0000000002851810_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000002851810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000002851810_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000002850290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.10 ;
    %vpi_call 2 86 "$display", "Stalling" {0 0 0};
    %jmp T_4.17;
T_4.11 ;
    %vpi_call 2 89 "$display", "Halting" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002851d10_0, 0, 1;
    %jmp T_4.17;
T_4.12 ;
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000000000284fb10_0, 0, 4;
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000000000284f890_0, 0, 4;
    %vpi_call 2 95 "$display", "Moving from reg %d to reg %d", v000000000284f890_0, v000000000284fb10_0 {0 0 0};
    %load/vec4 v000000000284f890_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000002850550, 4;
    %load/vec4 v000000000284fb10_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000000002850550, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002851810_0, 0, 32;
T_4.18 ;
    %load/vec4 v0000000002851810_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.19, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 98 "$display", "Reg[%x] = %x%x%x%x", v0000000002851810_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000002851810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000002851810_0, 0, 32;
    %jmp T_4.18;
T_4.19 ;
    %jmp T_4.17;
T_4.13 ;
    %vpi_call 2 103 "$display", "Loading" {0 0 0};
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000000000284fb10_0, 0, 4;
    %load/vec4 v00000000028501f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000000000284f430_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002850870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000028501f0_0;
    %load/vec4 v000000000284fb10_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000000002850550, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002851810_0, 0, 32;
T_4.20 ;
    %load/vec4 v0000000002851810_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.21, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 112 "$display", "Reg[%x] = %x%x%x%x", v0000000002851810_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000002851810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000002851810_0, 0, 32;
    %jmp T_4.20;
T_4.21 ;
    %jmp T_4.17;
T_4.14 ;
    %vpi_call 2 117 "$display", "Loading Immediate" {0 0 0};
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000000000284fb10_0, 0, 4;
    %load/vec4 v0000000002850330_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0000000002850330_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002850870_0, 0, 1;
    %load/vec4 v0000000002850330_0;
    %store/vec4 v000000000284f430_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000028501f0_0;
    %load/vec4 v000000000284fb10_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000000002850550, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002851810_0, 0, 32;
T_4.22 ;
    %load/vec4 v0000000002851810_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.23, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000002851810_0;
    %load/vec4a v0000000002850550, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 127 "$display", "Reg[%x] = %x%x%x%x", v0000000002851810_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000002851810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000002851810_0, 0, 32;
    %jmp T_4.22;
T_4.23 ;
    %jmp T_4.17;
T_4.15 ;
    %vpi_call 2 131 "$display", "Storing" {0 0 0};
    %load/vec4 v00000000028501f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000000000284fb10_0, 0, 4;
    %load/vec4 v00000000028501f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000000000284f430_0, 0, 8;
    %load/vec4 v000000000284fb10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000002850550, 4;
    %store/vec4 v000000000284fc50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284f4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002850870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %jmp T_4.17;
T_4.16 ;
    %vpi_call 2 141 "$display", "Storing Immediate" {0 0 0};
    %load/vec4 v00000000028501f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000000000284fe30_0, 0, 8;
    %load/vec4 v0000000002850330_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0000000002850330_0, 0, 8;
    %load/vec4 v0000000002850330_0;
    %store/vec4 v000000000284f430_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002850870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000000000284fe30_0;
    %store/vec4 v000000000284f430_0, 0, 8;
    %load/vec4 v00000000028501f0_0;
    %store/vec4 v000000000284fc50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284f4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002850870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284fcf0_0, 0, 1;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
T_4.3 ;
    %load/vec4 v0000000002850330_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0000000002850330_0, 0, 8;
    %jmp T_4.0;
T_4.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284f6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284f6b0_0, 0, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "EXEU.v";
    "AU.v";
    "MEMU.v";
