// Seed: 3204516685
module module_0 (
    input wire id_0,
    output wire id_1
    , id_30,
    input wor id_2,
    output uwire id_3,
    output tri id_4,
    output tri1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output tri id_9
    , id_31,
    input supply1 id_10,
    output tri1 id_11,
    output tri0 id_12,
    input wire id_13,
    input tri id_14,
    input wor id_15,
    input supply1 id_16,
    input tri id_17,
    input wand id_18,
    input tri id_19,
    input wor id_20,
    input wire id_21,
    output tri0 id_22,
    input wor id_23,
    output tri1 id_24,
    input tri id_25,
    output tri0 id_26,
    input wand id_27,
    input wor id_28
);
  assign module_1.id_15 = 0;
  assign {id_23, 1} = -1 - 1;
  wire id_32;
endmodule
module module_1 #(
    parameter id_1 = 32'd98,
    parameter id_2 = 32'd24,
    parameter id_4 = 32'd15
) (
    input uwire id_0,
    input tri _id_1,
    input tri _id_2,
    output tri0 id_3,
    output uwire _id_4,
    output tri1 id_5,
    input wire id_6,
    input supply1 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    output wor id_11,
    input wire id_12
    , id_17, id_18,
    input supply1 id_13,
    input wor id_14,
    output tri0 id_15
);
  logic [id_4  +  id_1  -  1  +  -1  -  1  -  1  ==  1 : id_2] id_19;
  wire id_20;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_5,
      id_10,
      id_5,
      id_11,
      id_13,
      id_10,
      id_3,
      id_9,
      id_15,
      id_11,
      id_0,
      id_8,
      id_13,
      id_7,
      id_7,
      id_0,
      id_9,
      id_13,
      id_7,
      id_15,
      id_6,
      id_11,
      id_0,
      id_10,
      id_6,
      id_0
  );
endmodule
