sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
3.767135
instruction cache misses l2

  l2 cache instruction misses                                  745000

