OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/17-pdn.def
Notice 0: Design: fsm
Notice 0:     Created 12 pins.
Notice 0:     Created 160 components and 911 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 110 nets and 325 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/fsm/runs/04-05_14-36/tmp/floorplan/17-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 49220 54400
[INFO GPL-0006] NumInstances: 160
[INFO GPL-0007] NumPlaceInstances: 101
[INFO GPL-0008] NumFixedInstances: 59
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 110
[INFO GPL-0011] NumPins: 335
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 55020 65740
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 49220 54400
[INFO GPL-0016] CoreArea: 1901824000
[INFO GPL-0017] NonPlaceInstsArea: 153897600
[INFO GPL-0018] PlaceInstsArea: 967177600
[INFO GPL-0019] Util(%): 55.33
[INFO GPL-0020] StdInstsArea: 967177600
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00000008 HPWL: 1324610
[InitialPlace]  Iter: 2 CG Error: 0.00000008 HPWL: 1276626
[InitialPlace]  Iter: 3 CG Error: 0.00000010 HPWL: 1281068
[InitialPlace]  Iter: 4 CG Error: 0.00000011 HPWL: 1282154
[InitialPlace]  Iter: 5 CG Error: 0.00000009 HPWL: 1285529
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 186
[INFO GPL-0032] FillerInit: NumGNets: 110
[INFO GPL-0033] FillerInit: NumGPins: 335
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 9576015
[INFO GPL-0025] IdealBinArea: 9576015
[INFO GPL-0026] IdealBinCnt: 198
[INFO GPL-0027] TotalBinArea: 1901824000
[INFO GPL-0028] BinCnt: 8 8
[INFO GPL-0029] BinSize: 5463 5440
[INFO GPL-0030] NumBins: 64
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.788586 HPWL: 639751
[NesterovSolve] Iter: 10 overflow: 0.69344 HPWL: 687199
[NesterovSolve] Iter: 20 overflow: 0.685902 HPWL: 681921
[NesterovSolve] Iter: 30 overflow: 0.685115 HPWL: 679377
[NesterovSolve] Iter: 40 overflow: 0.705625 HPWL: 676987
[NesterovSolve] Iter: 50 overflow: 0.739484 HPWL: 675847
[NesterovSolve] Iter: 60 overflow: 0.745422 HPWL: 675008
[NesterovSolve] Iter: 70 overflow: 0.745598 HPWL: 675046
[NesterovSolve] Iter: 80 overflow: 0.743485 HPWL: 675570
[NesterovSolve] Iter: 90 overflow: 0.737481 HPWL: 676164
[NesterovSolve] Iter: 100 overflow: 0.731566 HPWL: 676771
[NesterovSolve] Iter: 110 overflow: 0.730588 HPWL: 677503
[NesterovSolve] Iter: 120 overflow: 0.734484 HPWL: 678618
[NesterovSolve] Iter: 130 overflow: 0.738705 HPWL: 679364
[NesterovSolve] Iter: 140 overflow: 0.73865 HPWL: 679477
[NesterovSolve] Iter: 150 overflow: 0.733089 HPWL: 681273
[NesterovSolve] Iter: 160 overflow: 0.721901 HPWL: 683824
[NesterovSolve] Iter: 170 overflow: 0.703563 HPWL: 689188
[NesterovSolve] Iter: 180 overflow: 0.682173 HPWL: 701226
[NesterovSolve] Iter: 190 overflow: 0.648112 HPWL: 719480
[NesterovSolve] Iter: 200 overflow: 0.6237 HPWL: 735353
[NesterovSolve] Iter: 210 overflow: 0.574026 HPWL: 755764
[NesterovSolve] Iter: 220 overflow: 0.529777 HPWL: 777359
[NesterovSolve] Iter: 230 overflow: 0.494049 HPWL: 803122
[NesterovSolve] Iter: 240 overflow: 0.448271 HPWL: 823748
[NesterovSolve] Iter: 250 overflow: 0.400314 HPWL: 848474
[NesterovSolve] Iter: 260 overflow: 0.351318 HPWL: 878336
[NesterovSolve] Iter: 270 overflow: 0.311184 HPWL: 900665
[NesterovSolve] Iter: 280 overflow: 0.273639 HPWL: 921190
[NesterovSolve] Iter: 290 overflow: 0.241518 HPWL: 939496
[NesterovSolve] Iter: 300 overflow: 0.208037 HPWL: 960783
[NesterovSolve] Iter: 310 overflow: 0.170995 HPWL: 973241
[NesterovSolve] Iter: 320 overflow: 0.134871 HPWL: 981092
[NesterovSolve] Iter: 330 overflow: 0.10876 HPWL: 988863
[NesterovSolve] Finished with Overflow: 0.098164
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 10.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 10.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _172_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.03    0.18    0.18 ^ _172_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.00                           water_time[7] (net)
                  0.03    0.00    0.18 ^ _150_/A (sky130_fd_sc_hd__and2_2)
                  0.02    0.07    0.25 ^ _150_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _023_ (net)
                  0.02    0.00    0.25 ^ _172_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _172_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: l_thresh[1] (input port clocked by clk)
Endpoint: _181_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
                  0.03    0.01   10.01 ^ l_thresh[1] (in)
     1    0.01                           l_thresh[1] (net)
                  0.03    0.00   10.01 ^ _084_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05   10.06 v _084_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _042_ (net)
                  0.03    0.00   10.06 v _085_/A2 (sky130_fd_sc_hd__a31o_2)
                  0.09    0.42   10.48 v _085_/X (sky130_fd_sc_hd__a31o_2)
     2    0.01                           _043_ (net)
                  0.09    0.00   10.48 v _086_/C1 (sky130_fd_sc_hd__o211a_2)
                  0.09    0.24   10.72 v _086_/X (sky130_fd_sc_hd__o211a_2)
     2    0.01                           _007_ (net)
                  0.09    0.00   10.72 v _089_/A (sky130_fd_sc_hd__or2_2)
                  0.15    0.73   11.45 v _089_/X (sky130_fd_sc_hd__or2_2)
     4    0.01                           _045_ (net)
                  0.15    0.00   11.45 v _099_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.14   11.59 ^ _099_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _055_ (net)
                  0.09    0.00   11.59 ^ _100_/C1 (sky130_fd_sc_hd__o211a_2)
                  0.12    0.39   11.98 ^ _100_/X (sky130_fd_sc_hd__o211a_2)
     3    0.01                           _012_ (net)
                  0.12    0.00   11.98 ^ _123_/S (sky130_fd_sc_hd__mux2_2)
                  0.08    0.67   12.65 v _123_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _075_ (net)
                  0.08    0.00   12.65 v _124_/B (sky130_fd_sc_hd__or3b_2)
                  0.15    1.00   13.65 v _124_/X (sky130_fd_sc_hd__or3b_2)
     1    0.00                           _076_ (net)
                  0.15    0.00   13.65 v _146_/B (sky130_fd_sc_hd__or3_2)
                  0.16    1.06   14.72 v _146_/X (sky130_fd_sc_hd__or3_2)
     1    0.00                           _038_ (net)
                  0.16    0.00   14.72 v _148_/A3 (sky130_fd_sc_hd__a31o_2)
                  0.06    0.47   15.19 v _148_/X (sky130_fd_sc_hd__a31o_2)
     1    0.00                           _024_ (net)
                  0.06    0.00   15.19 v _181_/D (sky130_fd_sc_hd__dfxtp_2)
                                 15.19   data arrival time

                  0.00   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                                 50.00 ^ _181_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.29   49.71   library setup time
                                 49.71   data required time
-----------------------------------------------------------------------------
                                 49.71   data required time
                                -15.19   data arrival time
-----------------------------------------------------------------------------
                                 34.53   slack (MET)


No paths found.
wns 0.00
tns 0.00
