<br/>
<br/>
<br/>
<div align="center">ğŸ–ï¸ About Me ğŸ–ï¸<br/><br/>
I'm an Analog circuit designer. I'm studying Verilog HDL and C language as a hobby.
<br/>
  I love electronic devices and IT news.
<br/>
<br/>
<br/>
  <br/>
  <br/>
ğŸ“Œ Purpose of This GitHub ğŸ“Œ<br/><br/>
  Leave a trace of studying Verilog HDL and C for one day or more.
  <br/>
  Grow a little bit every day, even if it's just a little bit.
<br/>
<br/>
<br/>
  <br/>
âœï¸ What I'm Studying âœï¸<br/><br/>
  <img src="https://img.shields.io/badge/Verilog HDL-0077FF?style=for-the-badge&logo=v&logoColor=white">
      <br/>
  <img src="https://img.shields.io/badge/C Language-A8B9CC?style=for-the-badge&logo=c&logoColor=black"> 
    <br/>
    <br/>
    <br/>
  <br/>
  
![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=rainleaf98&show_icons=true&theme=dark)
</div>
  <br/>
  <br/>
  <br/>
  <br/>
