/* -----------------------------------------------------------------------------
 * This file is a part of the NVCM project: https://github.com/nvitya/nvcm
 * Copyright (c) 2018 Viktor Nagy, nvitya
 *
 * This software is provided 'as-is', without any express or implied warranty.
 * In no event will the authors be held liable for any damages arising from
 * the use of this software. Permission is granted to anyone to use this
 * software for any purpose, including commercial applications, and to alter
 * it and redistribute it freely, subject to the following restrictions:
 *
 * 1. The origin of this software must not be misrepresented; you must not
 *    claim that you wrote the original software. If you use this software in
 *    a product, an acknowledgment in the product documentation would be
 *    appreciated but is not required.
 *
 * 2. Altered source versions must be plainly marked as such, and must not be
 *    misrepresented as being the original software.
 *
 * 3. This notice may not be removed or altered from any source distribution.
 * --------------------------------------------------------------------------- */
/*
 *  file:     hwclkctrl_stm32.cpp
 *  brief:    STM32 MCU Clock / speed setup
 *  version:  1.00
 *  date:     2018-02-10
 *  authors:  nvitya
*/

#include "platform.h"
#include "hwclkctrl.h"

bool THwClkCtrl_stm32::ExtOscReady()
{
  return ((RCC->CR & RCC_CR_HSERDY) != 0);
}

void THwClkCtrl_stm32::StartExtOsc()
{
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
}

bool THwClkCtrl_stm32::IntHSOscReady()
{
  return ((RCC->CR & RCC_CR_HSIRDY) != 0);
}

void THwClkCtrl_stm32::StartIntHSOsc()
{
#ifdef RCC_CR_HSIKERON
  RCC->CR |= (RCC_CR_HSION | RCC_CR_HSIKERON);
#else
  RCC->CR |= RCC_CR_HSION;
#endif
}

#if !defined(RCC_CFGR_PLLMUL) && defined(RCC_CFGR_PLLMULL)
  #define RCC_CFGR_PLLMUL RCC_CFGR_PLLMULL
#endif

#if defined(MCUSF_F0) || defined(MCUSF_L0)

void THwClkCtrl_stm32::PrepareHiSpeed(unsigned acpuspeed)
{
  /* Enable Prefetch Buffer and set Flash Latency */
#ifdef FLASH_ACR_PRFTBE
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
#else
  FLASH->ACR = FLASH_ACR_LATENCY | FLASH_ACR_PRFTEN;
#endif
}

bool THwClkCtrl_stm32::SetupPlls(bool aextosc, unsigned abasespeed, unsigned acpuspeed)
{
	// select the HSI as clock source
  RCC->CFGR &= ~3;
  RCC->CFGR |= RCC_CFGR_SW_HSI;
  while (((RCC->CFGR >> 2) & 3) != RCC_CFGR_SW_HSI) // wait until it is set
  {
  }

	RCC->CR &= ~RCC_CR_PLLON;  // disable the PLL

  /* Wait till PLL is not ready */
  while ((RCC->CR & RCC_CR_PLLRDY) != 0)
  {
  }

  // the internal oscillator is usually 8 MHz, but it will be divided by 2 at the PLL input
  if (!aextosc)  abasespeed = (abasespeed >> 1);

	unsigned freqmul = acpuspeed / abasespeed;

	if ((freqmul < 2) or (freqmul > 16))
	{
		return false;
	}

#if defined(MCUSF_L0)

	// only a few combinations supported, but usually the max speed will be used.

	unsigned plldiv = 1;  // = 2, using this fix value
	unsigned pllmul = 0;
	switch (freqmul)
	{
	  case  2:  pllmul = 1; break;
	  case  3:  pllmul = 2; break;
	  case  4:  pllmul = 3; break;
	  case  6:  pllmul = 4; break;
	  case  8:  pllmul = 5; break;
	  case 12:  pllmul = 6; break;
	  case 16:  pllmul = 7; break;
	  case 24:  pllmul = 8; break;
	  default:  pllmul = 0; break;
	}

	// do not divide the peripheral clocks:
  RCC->CFGR &= (uint32_t)(RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2);

  /* PLL configuration = HSE * 6 = 48 MHz */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLDIV | RCC_CFGR_PLLMUL));
  RCC->CFGR |= (uint32_t)((pllmul << 18) | (plldiv << 22));
  if (aextosc)
  {
  	RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE);
  }

#else

	unsigned pllmul = ((freqmul - 2) & 0xF);  // STM32F0 multiplyer code

  /* HCLK = SYSCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

  /* PCLK = HCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;

  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMUL));
  RCC->CFGR |= (uint32_t)(pllmul << 18);

  if (aextosc)
  {
  	RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1);
  }
  else
  {
#ifdef RCC_CFGR_PLLSRC_HSI_DIV2
  	RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_DIV2);
#else
  	RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_PREDIV);
#endif
  }

#endif

  //RCC->CFGR |= 0x80000000;

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
  {
  }

  return true;
}

#endif

#if defined(MCUSF_F1) || defined(MCUSF_F3)

void THwClkCtrl_stm32::PrepareHiSpeed(unsigned acpuspeed)
{
  RCC->APB1ENR |= RCC_APB1ENR_PWREN;  // Enable Power Control clock

  /* Enable Prefetch Buffer */
  FLASH->ACR |= FLASH_ACR_PRFTBE;

  unsigned ws;
  if (acpuspeed <= 24000000)
  {
  	ws = FLASH_ACR_LATENCY_0;
  }
  else if (acpuspeed <= 48000000)
  {
  	ws = FLASH_ACR_LATENCY_1;
  }
  else
  {
  	ws = FLASH_ACR_LATENCY_2;
  }

  FLASH->ACR &= ~FLASH_ACR_LATENCY;
  FLASH->ACR |= ws;

  //FLASH->ACR |= (1 << 3);
}

bool THwClkCtrl_stm32::SetupPlls(bool aextosc, unsigned abasespeed, unsigned acpuspeed)
{
	unsigned tmp;

  RCC->CFGR &= ~3;
  RCC->CFGR |= RCC_CFGR_SW_HSI;
  while (((RCC->CFGR >> 2) & 3) != RCC_CFGR_SW_HSI) // wait until it is set
  {
  }

	RCC->CR &= ~RCC_CR_PLLON;  // disable the PLL

  /* Wait till PLL is not ready */
  while ((RCC->CR & RCC_CR_PLLRDY) != 0)
  {
  }

	unsigned freqmul = acpuspeed / abasespeed;
	if ((freqmul < 2) or (freqmul > 16))
	{
		return false;
	}

	tmp = RCC->CFGR;

	tmp &= ~(RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2);

  /* HCLK = SYSCLK */
  tmp |= RCC_CFGR_HPRE_DIV1;

  /* PCLK2 = HCLK */
  tmp |= RCC_CFGR_PPRE2_DIV1;

  /* PCLK1 = HCLK / 2 */
  tmp |= RCC_CFGR_PPRE1_DIV2;

  RCC->CFGR = tmp;

  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |  RCC_CFGR_PLLMUL));

#if defined(MCUSF_F1)

  if (aextosc)
  {
  	unsigned pllmul = ((freqmul - 2) & 0xF);  // STM32F1 multiplyer code
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC | (pllmul << 18));
  }
  else
  {
  	// src bit cleared = HSI / 2 is the clock source for PLL
  	// With internal RC clock the maximal speed is 64 MHz !!!
  	unsigned pllmul = ((freqmul*2 - 2) & 0xF);
    RCC->CFGR |= (uint32_t)(pllmul << 18);
  }

#elif defined(MCUSF_F3)

  if (aextosc)
  {
  	// no prediv
    unsigned pllmul = ((freqmul - 2) & 0xF);  // STM32F3 multiplyer code
    RCC->CFGR |= (uint32_t)(pllmul << 18);
  	RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1);
  }
  else
  {
  	// With internal RC clock the maximal speed is 64 MHz !!!
  	// we have a /2 division
  	unsigned pllmul = freqmul*2;
  	if (pllmul >= 16)
  	{
  		pllmul = 15;
  	}
  	else
  	{
  		pllmul -= 2;
  	}
    RCC->CFGR |= (uint32_t)(pllmul << 18);
  	RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_DIV2);
  }

#endif

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
  {
  }

#if defined(RCC_APB2ENR_SYSCFGEN)
  RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
#endif

  return true;
}

#endif


#if defined(MCUSF_F4)

void THwClkCtrl_stm32::PrepareHiSpeed(unsigned acpuspeed)
{
  RCC->APB1ENR |= RCC_APB1ENR_PWREN;  // Enable Power Control clock

  // set voltage scaling for maximal speed
#if defined(PWR_CR_ODEN)

  // enabling overdrive
  PWR->CR |= PWR_CR_ODEN;
  while (!(PWR->CSR & PWR_CSR_ODRDY)) { }  // wait for status flag

  PWR->CR |= PWR_CR_ODSWEN;
  while (!(PWR->CSR & PWR_CSR_ODSWRDY)) { }  // wait for status flag

  PWR->CR |= PWR_CR_VOS; // set voltage scaling

#else
  PWR->CR |= PWR_CR_VOS; // set voltage scaling
#endif

  // set Flash latency
  FLASH->ACR &= ~FLASH_ACR_LATENCY;
  FLASH->ACR |= FLASH_ACR_LATENCY_5WS;

  // enable caches and prefetch
  FLASH->ACR |= (FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN);
}

bool THwClkCtrl_stm32::SetupPlls(bool aextosc, unsigned abasespeed, unsigned acpuspeed)
{
	// select the HSI as clock source
  RCC->CFGR &= ~3;
  RCC->CFGR |= RCC_CFGR_SW_HSI;
  while (((RCC->CFGR >> 2) & 3) != RCC_CFGR_SW_HSI) // wait until it is set
  {
  }

	RCC->CR &= ~RCC_CR_PLLON;  // disable the PLL

  /* Wait till PLL is not ready */
  while ((RCC->CR & RCC_CR_PLLRDY) != 0)
  {
  }

  unsigned vcospeed = acpuspeed * 2;
	unsigned pllp = 2; // divide by 2 to get the final CPU speed
	unsigned pllm = abasespeed / 2000000;   // generate 2 MHz VCO input
	unsigned plln = vcospeed / 2000000;     // the vco multiplier
	unsigned pllq = vcospeed / 48000000;  // usb speed

	RCC->PLLCFGR =
			(1 << 22)  // select HSE as the clock source
		| (pllm <<  0)
		| (plln <<  6)
		| (((pllp >> 1) - 1) << 16)
		| (pllq << 24)
	;

	RCC->CR |= RCC_CR_PLLON;  // enable the PLL

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
  {
  }

  // Set AHBCLK divider:
  RCC->CFGR &= ~RCC_CFGR_HPRE;
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;

  // Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
  // clocks dividers

  RCC->CFGR &= ~3;
  RCC->CFGR |= RCC_CFGR_SW_PLL;
  while (((RCC->CFGR >> 2) & 3) != RCC_CFGR_SW_PLL) // wait until it is set
  {
  }

  // Set APB1CLK Divider:
  RCC->CFGR &= ~RCC_CFGR_PPRE1;
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;

  // Set APB2CLK Divider:
  RCC->CFGR &= ~RCC_CFGR_PPRE2;
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;

	return true;
}

#endif

#if defined(MCUSF_G4)

void THwClkCtrl_stm32::PrepareHiSpeed(unsigned acpuspeed)
{
	unsigned tmp;

  RCC->APB1ENR1 |= RCC_APB1ENR1_PWREN;  // Enable Power Control clock

  if (acpuspeed > 150000000)  // 1.28 V (Boost) required for the core
  {
    PWR->CR5 &= ~PWR_CR5_R1MODE;  // Enable boost
  }
  else // 1.2 V required for the Core (1.0 V not supported (up to 26 MHz))
  {
    PWR->CR5 |= PWR_CR5_R1MODE;   // Disable boost
  }

	// Set Voltage Scaling Range 1 (normal mode), (1.0 V mode (up to 26 MHz) not supported)

	tmp = PWR->CR1;
	tmp &= ~(PWR_CR1_VOS);
	tmp |= PWR_CR1_VOS_0;
	PWR->CR1 = tmp;
	while (PWR->SR2 & PWR_SR2_VOSF)
	{
		// Wait until VOSF is cleared
	}

  // set Flash latency

  unsigned ws;
  if      (acpuspeed <=  60000000)  ws = FLASH_ACR_LATENCY_2WS;  // this is the safest minimum that works always, not the fastest one
  else if (acpuspeed <=  80000000) 	ws = FLASH_ACR_LATENCY_3WS;
  else if (acpuspeed <= 100000000) 	ws = FLASH_ACR_LATENCY_4WS;
  else if (acpuspeed <= 120000000) 	ws = FLASH_ACR_LATENCY_5WS;
  else if (acpuspeed <= 140000000) 	ws = FLASH_ACR_LATENCY_6WS;
  else if (acpuspeed <= 160000000) 	ws = FLASH_ACR_LATENCY_7WS;
  else
  {
  	ws = FLASH_ACR_LATENCY_8WS;
  }

  FLASH->ACR &= ~FLASH_ACR_LATENCY;
  FLASH->ACR |= ws;

  // enable caches and prefetch
  FLASH->ACR |= (FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN);
}

static bool is_divisible(unsigned nom, unsigned div)
{
	unsigned res = nom / div;
	return (res * div == nom);
}

bool THwClkCtrl_stm32::SetupPlls(bool aextosc, unsigned abasespeed, unsigned acpuspeed)
{
	// select the HSI as clock source
	uint32_t tmp = RCC->CFGR;
	tmp &= ~RCC_CFGR_SW_Msk;
  tmp |= RCC_CFGR_SW_HSI;
	RCC->CFGR = tmp;
  while (((RCC->CFGR >> 2) & 3) != RCC_CFGR_SW_HSI) // wait until it is set
  {
  }

	RCC->CR &= ~RCC_CR_PLLON;  // disable the PLL

  /* Wait till PLL is not ready */
  while ((RCC->CR & RCC_CR_PLLRDY) != 0)
  {
  }

  unsigned pllsrc = 3;  // HSE by default

	if (!aextosc)
	{
		pllsrc = 2; // HSI (16 MHz)
		abasespeed = 16000000;
	}

  unsigned vcospeed = acpuspeed * 2;
	unsigned pllp = 2; // divide by 2 to get the final CPU speed

	// try some round frequencies for VCO input:
	unsigned vco_in_hz;
	vco_in_hz = 4000000; // this is the default
	if (!is_divisible(abasespeed, vco_in_hz) || !is_divisible(vcospeed, vco_in_hz))
	{
		vco_in_hz = 5000000; // for 25 MHz input cristals
		if (!is_divisible(abasespeed, vco_in_hz) || !is_divisible(vcospeed, vco_in_hz))
		{
			vco_in_hz = 3000000;
			if (!is_divisible(abasespeed, vco_in_hz) || !is_divisible(vcospeed, vco_in_hz))
			{
				vco_in_hz = 4000000;  // not synthetizable properly, stay with the default
			}
		}
	}

	unsigned pllm = abasespeed / vco_in_hz;
	unsigned plln = vcospeed / vco_in_hz;

	if (pllm > 1)  --pllm;

	RCC->PLLCFGR = 0
		| (pllsrc <<  0)  // PLLSRC(2)
		| (pllm   <<  4)  // PLLM(4)
		| (plln   <<  8)  // PLLN(7)
		| (1      << 16)  // PLLPEN
		| (0      << 17)  // PLLP: 0 = use PLLPDIV
		| (1      << 20)  // PLLQEN
		| (2      << 21)  // PLLQ(2): divide by 6, this gives only 48 MHz at 144 MHz CPU speed
		| (1      << 24)  // PLLREN
		| (0      << 25)  // PLLR(2): system clock = VCO speed / 2
		| (2      << 27)  // PLLPDIV(5): divide by 2
	;

	RCC->CR |= RCC_CR_PLLON;  // enable the PLL

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
  {
  }

  // Set AHBCLK divider:
  RCC->CFGR &= ~RCC_CFGR_HPRE;
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;

  // Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
  // clocks dividers

  RCC->CFGR &= ~3;
  RCC->CFGR |= RCC_CFGR_SW_PLL;
  while (((RCC->CFGR >> 2) & 3) != RCC_CFGR_SW_PLL) // wait until it is set
  {
  }

  // on the G4 devices the APB1 and APB2 buses allowed to run with system clock speed

  // Set APB1CLK Divider:
  RCC->CFGR &= ~RCC_CFGR_PPRE1;
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;

  // Set APB2CLK Divider:
  RCC->CFGR &= ~RCC_CFGR_PPRE2;
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;

	return true;
}

#endif

#if defined(MCUSF_F7)

void THwClkCtrl_stm32::PrepareHiSpeed(unsigned acpuspeed)
{
  RCC->APB1ENR |= RCC_APB1ENR_PWREN;  // Enable Power Control clock

  // The voltage scaling allows optimizing the power consumption when the
  // device is clocked below the maximum system frequency, to update the
  // voltage scaling value regarding system frequency refer to product
  // datasheet.

  // Enable the Over-drive to extend the clock frequency to 216 MHz
  PWR->CR1 |= PWR_CR1_ODEN;
  while((PWR->CSR1 & PWR_CSR1_ODRDY) == 0) { }

  // Enable the Over-drive switch
  PWR->CR1 |= (uint32_t)PWR_CR1_ODSWEN;
  while((PWR->CSR1 & PWR_CSR1_ODRDY) == 0) { }

  PWR->CR1 |= PWR_CR1_VOS;  // voltage scaling for maximum speed (Scale 1)

  // set Flash latency
  FLASH->ACR &= ~FLASH_ACR_LATENCY;
  FLASH->ACR |= FLASH_ACR_LATENCY_6WS;

	FLASH->ACR |= FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN;  // turn on the ART accelerator
}

bool THwClkCtrl_stm32::SetupPlls(bool aextosc, unsigned abasespeed, unsigned acpuspeed)
{
	RCC->CR &= ~RCC_CR_PLLON;  // disable the PLL

  /* Wait till PLL is not ready */
  while ((RCC->CR & RCC_CR_PLLRDY) != 0)
  {
  }

  unsigned vcospeed = acpuspeed * 2;
	unsigned pllp = 2; // divide by 2 to get the final CPU speed
	unsigned pllm = abasespeed / 2000000;   // generate 2 MHz VCO input
	unsigned plln = vcospeed / 2000000;     // the vco multiplier
	unsigned pllq = vcospeed / 48000000;  // usb speed

	RCC->PLLCFGR =
			(1 << 22)  // select HSE as the clock source
		| (pllm <<  0)
		| (plln <<  6)
		| (((pllp >> 1) - 1) << 16)
		| (pllq << 24)
	;

	RCC->CR |= RCC_CR_PLLON;  // enable the PLL

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
  {
  }

  // Set AHBCLK divider:
  RCC->CFGR &= ~RCC_CFGR_HPRE;
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;

  // Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
  // clocks dividers

  RCC->CFGR &= ~3;
  RCC->CFGR |= RCC_CFGR_SW_PLL;
  while (((RCC->CFGR >> 2) & 3) != RCC_CFGR_SW_PLL) // wait until it is set
  {
  }

  // Set APB1CLK Divider:
  RCC->CFGR &= ~RCC_CFGR_PPRE1;
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;

  // Set APB2CLK Divider:
  RCC->CFGR &= ~RCC_CFGR_PPRE2;
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;

	RCC->DCKCFGR2 &= ~(RCC_DCKCFGR2_CK48MSEL); // select the 48 MHz from the PLL

	return true;
}

#endif

#if defined(MCUSF_H7)

void THwClkCtrl_stm32::PrepareHiSpeed(unsigned acpuspeed)
{
#if defined(SYSCFG_PWRCR_ODEN) /* STM32H74xxx and STM32H75xxx lines */
  uint32_t tmp;

  // set LDO
	tmp = PWR->CR3;
	tmp &= ~(PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS);
	tmp |= PWR_CR3_LDOEN;
	PWR->CR3 = tmp;

	while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) != PWR_CSR1_ACTVOSRDY)
	{
		// wait until ready....
	}

  tmp = PWR->D3CR;
  tmp &= PWR_D3CR_VOS_Msk;
  tmp |= (3 << PWR_D3CR_VOS_Pos); // VOS0 (=Scale 3) required for maximal speed
	PWR->D3CR = tmp;

	if (PWR->D3CR) { } // some delay
	if (PWR->D3CR) { } // some delay

	// Enable the PWR overdrive for the maximal speed
	SYSCFG->PWRCR |= SYSCFG_PWRCR_ODEN;
	if (SYSCFG->PWRCR) { } // some delay
	if (SYSCFG->PWRCR) { } // some delay
	if (SYSCFG->PWRCR) { } // some delay

	while (0 == (PWR->D3CR & PWR_D3CR_VOSRDY))
	{
		// wait until ready
	}

#else
  #error "implement H7_v2"
#endif

  // set Flash latency
	tmp = FLASH->ACR;
	tmp &= ~(FLASH_ACR_LATENCY | FLASH_ACR_WRHIGHFREQ);
	tmp |= FLASH_ACR_LATENCY_4WS;
	tmp |= FLASH_ACR_WRHIGHFREQ_1;
	FLASH->ACR = tmp;

	//FLASH->ACR |= FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN;  // turn on the ART accelerator
}

bool THwClkCtrl_stm32::SetupPlls(bool aextosc, unsigned abasespeed, unsigned acpuspeed)
{
	// select the HSI as clock source
	uint32_t tmp = RCC->CFGR;
	tmp &= ~RCC_CFGR_SW_Msk;
  tmp |= RCC_CFGR_SW_HSI;
	RCC->CFGR = tmp;
  while (((RCC->CFGR >> 2) & 3) != RCC_CFGR_SW_HSI) // wait until it is set
  {
  }

	RCC->CR &= ~RCC_CR_PLLON;  // disable the PLL1

  /* Wait till PLL is not ready */
  while ((RCC->CR & RCC_CR_PLLRDY) != 0)
  {
  }

  unsigned vcospeed = acpuspeed * 2;
	unsigned pllp = 2; // divide by 2 to get the final CPU speed
	unsigned pllm = abasespeed / 2000000;   // generate 2 MHz VCO input
	unsigned plln = vcospeed / 2000000;     // the vco multiplier
	unsigned pllq = vcospeed / 48000000;    // usb speed
	unsigned pllr = 2;

	tmp = RCC->PLLCKSELR;
	tmp &= ~(RCC_PLLCKSELR_PLLSRC | RCC_PLLCKSELR_DIVM1);
	tmp |= RCC_PLLCKSELR_PLLSRC_HSE; // select the HSE as PLL1 source
	tmp |= (pllm << RCC_PLLCKSELR_DIVM1_Pos);
	RCC->PLLCKSELR = tmp;

	// configure PLL1 dividers:
	RCC->PLL1DIVR = (0
		| (plln <<  0)
		| (pllp <<  8)
		| (pllq << 16)
		| (pllr << 24)
	);

	tmp = RCC->PLLCFGR;
	tmp &= ~((0xF << 0) | (7 << 16)); // clear PLL1 configuration
	tmp |= (0
		| (7 << 16) // enable all outputs (P, Q, R)
		| (0 <<  2) // PLLRGE(2): 0 = 1-2 MHz PLL1 input clock range
		| (0 <<  1) // PLL1VCOSEL: 0 = wide range (192-836 MHz), 1 = medium range (150 - 420 MHz)
    | (0 <<  0) // PLL1FRACEN: 0 = disable fractional divider
	);
	RCC->PLLCFGR = tmp;

	RCC->CR |= RCC_CR_PLLON;  // enable the PLL

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
  {
  }

  // set CPU divider to 1, and all bus dividers to 2:

  unsigned ahbdiv = 8;
  unsigned apbdiv = 0;  // 0 = same as the AHB bus speed
  if (acpuspeed < MAX_CLOCK_SPEED / 2)
  {
  	// no bus speed division required.
  	ahbdiv = 0;
  }

  RCC->D1CFGR = (0
  	| (0       <<  8)  // D1CPRE(4): CPU clock division, 0 = not divided
  	| (apbdiv  <<  4)  // D1PPRE(3): APB3 division, 4 = divided by 2
  	| (ahbdiv  <<  0)  // HPRE(4):   AHB division, 8 = divided by 2
  );

  RCC->D2CFGR = (0
  	| (apbdiv <<  8)  // D2PPRE2(3): APB2 division, 4 = divided by 2
  	| (apbdiv <<  4)  // D2PPRE1(3): APB1 division, 4 = divided by 2
  );

  RCC->D3CFGR = (0
  	| (apbdiv <<  4)  // D2PPRE1(3): APB4 division, 4 = divided by 2
  );

  // Select PLL as system clock source

  tmp = RCC->CFGR;
  tmp &= ~RCC_CFGR_SW;
  tmp |= RCC_CFGR_SW_PLL1;
  RCC->CFGR = tmp;
  while (((RCC->CFGR & RCC_CFGR_SWS_Msk) >> RCC_CFGR_SWS_Pos) != RCC_CFGR_SW_PLL1) // wait until it is set
  {
  }

  // USB !
	//RCC->DCKCFGR2 &= ~(RCC_DCKCFGR2_CK48MSEL); // select the 48 MHz from the PLL

	return true;
}

#endif
