****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 23:11:53 2022
****************************************


  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[5] (in)                             0.000      0.000 r
  U118/Y (AND2X1)                      2207108.000
                                                  2207108.000 r
  U119/Y (INVX1)                       705440.000 2912548.000 f
  U273/Y (NAND2X1)                     918764.000 3831312.000 r
  U233/Y (AND2X1)                      2169732.000
                                                  6001044.000 r
  U234/Y (INVX1)                       721164.000 6722208.000 f
  U229/Y (AND2X1)                      2458084.000
                                                  9180292.000 f
  U230/Y (INVX1)                       -1175020.000
                                                  8005272.000 r
  U114/Y (AND2X1)                      2198880.000
                                                  10204152.000 r
  U115/Y (INVX1)                       707872.000 10912024.000 f
  U282/Y (OR2X1)                       2117892.000
                                                  13029916.000 f
  U290/Y (NAND2X1)                     876448.000 13906364.000 r
  U189/Y (XNOR2X1)                     6321524.000
                                                  20227888.000 r
  U190/Y (INVX1)                       775452.000 21003340.000 f
  U291/Y (NAND2X1)                     1285684.000
                                                  22289024.000 r
  U253/Y (AND2X1)                      1818774.000
                                                  24107798.000 r
  U254/Y (INVX1)                       708300.000 24816098.000 f
  U292/Y (OR2X1)                       2115216.000
                                                  26931314.000 f
  U183/Y (AND2X1)                      2434378.000
                                                  29365692.000 f
  U184/Y (INVX1)                       -1340452.000
                                                  28025240.000 r
  U227/Y (AND2X1)                      2199110.000
                                                  30224350.000 r
  U228/Y (INVX1)                       708014.000 30932364.000 f
  U296/Y (NAND2X1)                     1285910.000
                                                  32218274.000 r
  U243/Y (AND2X1)                      1842046.000
                                                  34060320.000 r
  U179/Y (AND2X1)                      2181288.000
                                                  36241608.000 r
  U180/Y (INVX1)                       713376.000 36954984.000 f
  U140/Y (AND2X1)                      2458076.000
                                                  39413060.000 f
  U141/Y (INVX1)                       -1150632.000
                                                  38262428.000 r
  U158/Y (AND2X1)                      2198492.000
                                                  40460920.000 r
  U159/Y (INVX1)                       707772.000 41168692.000 f
  U245/Y (AND2X1)                      2460924.000
                                                  43629616.000 f
  U239/Y (AND2X1)                      2051604.000
                                                  45681220.000 f
  U240/Y (INVX1)                       -1175052.000
                                                  44506168.000 r
  U174/Y (AND2X1)                      2198876.000
                                                  46705044.000 r
  U175/Y (INVX1)                       707648.000 47412692.000 f
  U144/Y (AND2X1)                      2458076.000
                                                  49870768.000 f
  U145/Y (INVX1)                       -1162828.000
                                                  48707940.000 r
  U116/Y (AND2X1)                      1880836.000
                                                  50588776.000 r
  U117/Y (INVX1)                       708160.000 51296936.000 f
  U321/Y (OR2X1)                       2115252.000
                                                  53412188.000 f
  U181/Y (AND2X1)                      2434376.000
                                                  55846564.000 f
  U182/Y (INVX1)                       -1340476.000
                                                  54506088.000 r
  U323/Y (NAND2X1)                     1049892.000
                                                  55555980.000 f
  U324/Y (NOR2X1)                      1184404.000
                                                  56740384.000 r
  out[1] (out)                            0.000   56740384.000 r
  data arrival time                               56740384.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -56740384.000
  ---------------------------------------------------------------
  slack (MET)                                     143259616.000


1
