<stg><name>PLRUCache</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="1"/>
<literal name="i_op_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="1"/>
<literal name="i_op_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl_ifconv:3  %i_addr_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i_addr_V)

]]></Node>
<StgValue><ssdm name="i_addr_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl_ifconv:12  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %i_addr_V_read, i32 7, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:13  %tmp_3 = zext i8 %p_Result_s to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:16  %tagArray_V_0_addr = getelementptr [256 x i24]* @tagArray_V_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="tagArray_V_0_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:17  %tag_0_V = load i24* %tagArray_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="tag_0_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:18  %tagArray_V_1_addr = getelementptr [256 x i24]* @tagArray_V_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="tagArray_V_1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:19  %tag_1_V = load i24* %tagArray_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="tag_1_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:20  %tagArray_V_2_addr = getelementptr [256 x i24]* @tagArray_V_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="tagArray_V_2_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:21  %tag_2_V = load i24* %tagArray_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="tag_2_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:22  %tagArray_V_3_addr = getelementptr [256 x i24]* @tagArray_V_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="tagArray_V_3_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:23  %tag_3_V = load i24* %tagArray_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name="tag_3_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:24  %tagArray_V_4_addr = getelementptr [256 x i24]* @tagArray_V_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="tagArray_V_4_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:25  %tag_4_V = load i24* %tagArray_V_4_addr, align 16

]]></Node>
<StgValue><ssdm name="tag_4_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:26  %tagArray_V_5_addr = getelementptr [256 x i24]* @tagArray_V_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="tagArray_V_5_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:27  %tag_5_V = load i24* %tagArray_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name="tag_5_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:28  %tagArray_V_6_addr = getelementptr [256 x i24]* @tagArray_V_6, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="tagArray_V_6_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:29  %tag_6_V = load i24* %tagArray_V_6_addr, align 8

]]></Node>
<StgValue><ssdm name="tag_6_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:30  %tagArray_V_7_addr = getelementptr [256 x i24]* @tagArray_V_7, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="tagArray_V_7_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:31  %tag_7_V = load i24* %tagArray_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name="tag_7_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl_ifconv:33  %p_Result_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %i_addr_V_read, i32 31, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:14  %validArray_V_addr = getelementptr [256 x i8]* @validArray_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="validArray_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:15  %validArray_V_load = load i8* %validArray_V_addr, align 1

]]></Node>
<StgValue><ssdm name="validArray_V_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:17  %tag_0_V = load i24* %tagArray_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="tag_0_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:19  %tag_1_V = load i24* %tagArray_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="tag_1_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:21  %tag_2_V = load i24* %tagArray_V_2_addr, align 8

]]></Node>
<StgValue><ssdm name="tag_2_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:23  %tag_3_V = load i24* %tagArray_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name="tag_3_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:25  %tag_4_V = load i24* %tagArray_V_4_addr, align 16

]]></Node>
<StgValue><ssdm name="tag_4_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:27  %tag_5_V = load i24* %tagArray_V_5_addr, align 4

]]></Node>
<StgValue><ssdm name="tag_5_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:29  %tag_6_V = load i24* %tagArray_V_6_addr, align 8

]]></Node>
<StgValue><ssdm name="tag_6_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:31  %tag_7_V = load i24* %tagArray_V_7_addr, align 4

]]></Node>
<StgValue><ssdm name="tag_7_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
codeRepl_ifconv:34  %tmp_4 = icmp eq i24 %tag_0_V, %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
codeRepl_ifconv:37  %tmp_38_1 = icmp eq i24 %tag_1_V, %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
codeRepl_ifconv:40  %tmp_38_2 = icmp eq i24 %tag_2_V, %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
codeRepl_ifconv:43  %tmp_38_3 = icmp eq i24 %tag_3_V, %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
codeRepl_ifconv:46  %tmp_38_4 = icmp eq i24 %tag_4_V, %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
codeRepl_ifconv:49  %tmp_38_5 = icmp eq i24 %tag_5_V, %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
codeRepl_ifconv:52  %tmp_38_6 = icmp eq i24 %tag_6_V, %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
codeRepl_ifconv:55  %tmp_38_7 = icmp eq i24 %tag_7_V, %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl_ifconv:0  %dram_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dram_V)

]]></Node>
<StgValue><ssdm name="dram_V_read"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:1  %i_op_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %i_op)

]]></Node>
<StgValue><ssdm name="i_op_read"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
codeRepl_ifconv:2  %i_wdata_V_read = call i512 @_ssdm_op_Read.ap_auto.i512(i512 %i_wdata_V)

]]></Node>
<StgValue><ssdm name="i_wdata_V_read"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl_ifconv:4  %dram_V1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %dram_V_read, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="dram_V1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i512* %dram), !map !82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i512 0), !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %i_addr_V), !map !94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(i512 %i_wdata_V), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %i_op), !map !102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl_ifconv:10  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @PLRUCache_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl_ifconv:11  call void (...)* @_ssdm_op_SpecInterface(i512* %dram, [6 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 100, [5 x i8]* @p_str12, [7 x i8]* @p_str13, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:15  %validArray_V_load = load i8* %validArray_V_addr, align 1

]]></Node>
<StgValue><ssdm name="validArray_V_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8">
<![CDATA[
codeRepl_ifconv:32  %tmp = trunc i8 %validArray_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:35  %val_assign = and i1 %tmp, %tmp_4

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
codeRepl_ifconv:36  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %validArray_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:38  %val_assign_1 = and i1 %tmp_62, %tmp_38_1

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
codeRepl_ifconv:39  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %validArray_V_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:41  %val_assign_2 = and i1 %tmp_63, %tmp_38_2

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
codeRepl_ifconv:42  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %validArray_V_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:44  %val_assign_3 = and i1 %tmp_64, %tmp_38_3

]]></Node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
codeRepl_ifconv:45  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %validArray_V_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:47  %val_assign_4 = and i1 %tmp_65, %tmp_38_4

]]></Node>
<StgValue><ssdm name="val_assign_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
codeRepl_ifconv:48  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %validArray_V_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:50  %val_assign_5 = and i1 %tmp_66, %tmp_38_5

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
codeRepl_ifconv:51  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %validArray_V_load, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:53  %val_assign_6 = and i1 %tmp_67, %tmp_38_6

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
codeRepl_ifconv:54  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %validArray_V_load, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:56  %val_assign_7 = and i1 %tmp_68, %tmp_38_7

]]></Node>
<StgValue><ssdm name="val_assign_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl_ifconv:57  %p_Result_32_7 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %val_assign_7, i1 %val_assign_6, i1 %val_assign_5, i1 %val_assign_4, i1 %val_assign_3, i1 %val_assign_2, i1 %val_assign_1, i1 %val_assign)

]]></Node>
<StgValue><ssdm name="p_Result_32_7"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl_ifconv:58  %tmp_s = icmp eq i8 %p_Result_32_7, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl_ifconv:59  %brmerge = or i1 %tmp_s, %i_op_read

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl_ifconv:60  br i1 %brmerge, label %1, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %i_op_not = xor i1 %i_op_read, true

]]></Node>
<StgValue><ssdm name="i_op_not"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %brmerge1 = or i1 %tmp_s, %i_op_not

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %brmerge1, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %i_op_read, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="8" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="8">
<![CDATA[
:0  %res_V = call fastcc i512 @ReadHit(i32 %i_addr_V_read, i8 %validArray_V_load, i24 %tag_0_V, i24 %tag_1_V, i24 %tag_2_V, i24 %tag_3_V, i24 %tag_4_V, i24 %tag_5_V, i24 %tag_6_V, i24 %tag_7_V, [256 x i512]* @dataArray_V_0, [256 x i512]* @dataArray_V_1, [256 x i512]* @dataArray_V_2, [256 x i512]* @dataArray_V_3, [256 x i512]* @dataArray_V_4, [256 x i512]* @dataArray_V_5, [256 x i512]* @dataArray_V_6, [256 x i512]* @dataArray_V_7, [256 x i8]* @mruArray_V)

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="8" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="8">
<![CDATA[
:0  %res_V = call fastcc i512 @ReadHit(i32 %i_addr_V_read, i8 %validArray_V_load, i24 %tag_0_V, i24 %tag_1_V, i24 %tag_2_V, i24 %tag_3_V, i24 %tag_4_V, i24 %tag_5_V, i24 %tag_6_V, i24 %tag_7_V, [256 x i512]* @dataArray_V_0, [256 x i512]* @dataArray_V_1, [256 x i512]* @dataArray_V_2, [256 x i512]* @dataArray_V_3, [256 x i512]* @dataArray_V_4, [256 x i512]* @dataArray_V_5, [256 x i512]* @dataArray_V_6, [256 x i512]* @dataArray_V_7, [256 x i8]* @mruArray_V)

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="8" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="512" op_20_bw="8">
<![CDATA[
:0  call fastcc void @WriteHit(i32 %i_addr_V_read, i512 %i_wdata_V_read, i8 %validArray_V_load, i24 %tag_0_V, i24 %tag_1_V, i24 %tag_2_V, i24 %tag_3_V, i24 %tag_4_V, i24 %tag_5_V, i24 %tag_6_V, i24 %tag_7_V, [256 x i512]* @dataArray_V_0, [256 x i512]* @dataArray_V_1, [256 x i512]* @dataArray_V_2, [256 x i512]* @dataArray_V_3, [256 x i512]* @dataArray_V_4, [256 x i512]* @dataArray_V_5, [256 x i512]* @dataArray_V_6, [256 x i512]* @dataArray_V_7, [256 x i8]* @mruArray_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="1"/>
<literal name="i_op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="512" op_3_bw="26" op_4_bw="8" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="8" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="512" op_23_bw="512" op_24_bw="512" op_25_bw="512" op_26_bw="512" op_27_bw="512" op_28_bw="512" op_29_bw="512" op_30_bw="8">
<![CDATA[
:0  %res_V_1 = call fastcc i512 @ReadMiss(i32 %i_addr_V_read, i512* %dram, i26 %dram_V1, i8 %validArray_V_load, i24 %tag_0_V, i24 %tag_1_V, i24 %tag_2_V, i24 %tag_3_V, i24 %tag_4_V, i24 %tag_5_V, i24 %tag_6_V, i24 %tag_7_V, [256 x i8]* nocapture @validArray_V, [256 x i24]* nocapture @tagArray_V_0, [256 x i24]* nocapture @tagArray_V_1, [256 x i24]* nocapture @tagArray_V_2, [256 x i24]* nocapture @tagArray_V_3, [256 x i24]* nocapture @tagArray_V_4, [256 x i24]* nocapture @tagArray_V_5, [256 x i24]* nocapture @tagArray_V_6, [256 x i24]* nocapture @tagArray_V_7, [256 x i512]* nocapture @dataArray_V_0, [256 x i512]* nocapture @dataArray_V_1, [256 x i512]* nocapture @dataArray_V_2, [256 x i512]* nocapture @dataArray_V_3, [256 x i512]* nocapture @dataArray_V_4, [256 x i512]* nocapture @dataArray_V_5, [256 x i512]* nocapture @dataArray_V_6, [256 x i512]* nocapture @dataArray_V_7, [256 x i8]* nocapture @mruArray_V)

]]></Node>
<StgValue><ssdm name="res_V_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="1"/>
<literal name="i_op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="1"/>
<literal name="i_op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="512" op_4_bw="26" op_5_bw="8" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="8" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24">
<![CDATA[
:0  call fastcc void @WriteMiss(i32 %i_addr_V_read, i512 %i_wdata_V_read, i512* %dram, i26 %dram_V1, i8 %validArray_V_load, i24 %tag_0_V, i24 %tag_1_V, i24 %tag_2_V, i24 %tag_3_V, i24 %tag_4_V, i24 %tag_5_V, i24 %tag_6_V, i24 %tag_7_V, [256 x i8]* nocapture @validArray_V, [256 x i24]* nocapture @tagArray_V_0, [256 x i24]* nocapture @tagArray_V_1, [256 x i24]* nocapture @tagArray_V_2, [256 x i24]* nocapture @tagArray_V_3, [256 x i24]* nocapture @tagArray_V_4, [256 x i24]* nocapture @tagArray_V_5, [256 x i24]* nocapture @tagArray_V_6, [256 x i24]* nocapture @tagArray_V_7)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="brmerge1" val="1"/>
<literal name="i_op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:0  %agg_result_V_2 = phi i512 [ %res_V, %0 ], [ 0, %2 ], [ 0, %5 ], [ %res_V_1, %4 ]

]]></Node>
<StgValue><ssdm name="agg_result_V_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="512">
<![CDATA[
:1  ret i512 %agg_result_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="8" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="512" op_18_bw="512" op_19_bw="512" op_20_bw="8">
<![CDATA[
:0  call fastcc void @WriteHit(i32 %i_addr_V_read, i512 %i_wdata_V_read, i8 %validArray_V_load, i24 %tag_0_V, i24 %tag_1_V, i24 %tag_2_V, i24 %tag_3_V, i24 %tag_4_V, i24 %tag_5_V, i24 %tag_6_V, i24 %tag_7_V, [256 x i512]* @dataArray_V_0, [256 x i512]* @dataArray_V_1, [256 x i512]* @dataArray_V_2, [256 x i512]* @dataArray_V_3, [256 x i512]* @dataArray_V_4, [256 x i512]* @dataArray_V_5, [256 x i512]* @dataArray_V_6, [256 x i512]* @dataArray_V_7, [256 x i8]* @mruArray_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="512" op_3_bw="26" op_4_bw="8" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="8" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="512" op_23_bw="512" op_24_bw="512" op_25_bw="512" op_26_bw="512" op_27_bw="512" op_28_bw="512" op_29_bw="512" op_30_bw="8">
<![CDATA[
:0  %res_V_1 = call fastcc i512 @ReadMiss(i32 %i_addr_V_read, i512* %dram, i26 %dram_V1, i8 %validArray_V_load, i24 %tag_0_V, i24 %tag_1_V, i24 %tag_2_V, i24 %tag_3_V, i24 %tag_4_V, i24 %tag_5_V, i24 %tag_6_V, i24 %tag_7_V, [256 x i8]* nocapture @validArray_V, [256 x i24]* nocapture @tagArray_V_0, [256 x i24]* nocapture @tagArray_V_1, [256 x i24]* nocapture @tagArray_V_2, [256 x i24]* nocapture @tagArray_V_3, [256 x i24]* nocapture @tagArray_V_4, [256 x i24]* nocapture @tagArray_V_5, [256 x i24]* nocapture @tagArray_V_6, [256 x i24]* nocapture @tagArray_V_7, [256 x i512]* nocapture @dataArray_V_0, [256 x i512]* nocapture @dataArray_V_1, [256 x i512]* nocapture @dataArray_V_2, [256 x i512]* nocapture @dataArray_V_3, [256 x i512]* nocapture @dataArray_V_4, [256 x i512]* nocapture @dataArray_V_5, [256 x i512]* nocapture @dataArray_V_6, [256 x i512]* nocapture @dataArray_V_7, [256 x i8]* nocapture @mruArray_V)

]]></Node>
<StgValue><ssdm name="res_V_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="96" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="512" op_3_bw="512" op_4_bw="26" op_5_bw="8" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="8" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24">
<![CDATA[
:0  call fastcc void @WriteMiss(i32 %i_addr_V_read, i512 %i_wdata_V_read, i512* %dram, i26 %dram_V1, i8 %validArray_V_load, i24 %tag_0_V, i24 %tag_1_V, i24 %tag_2_V, i24 %tag_3_V, i24 %tag_4_V, i24 %tag_5_V, i24 %tag_6_V, i24 %tag_7_V, [256 x i8]* nocapture @validArray_V, [256 x i24]* nocapture @tagArray_V_0, [256 x i24]* nocapture @tagArray_V_1, [256 x i24]* nocapture @tagArray_V_2, [256 x i24]* nocapture @tagArray_V_3, [256 x i24]* nocapture @tagArray_V_4, [256 x i24]* nocapture @tagArray_V_5, [256 x i24]* nocapture @tagArray_V_6, [256 x i24]* nocapture @tagArray_V_7)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
