

================================================================
== Vivado HLS Report for 'fully_connected'
================================================================
* Date:           Mon Mar 11 15:25:39 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fullyconnected
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  140250|  140250|  140250|  140250|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        |- LOOP2   |  2800|  2800|         7|          -|          -|   400|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 551
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 20 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 13 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 31 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 24 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 42 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 35 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 53 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 46 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 64 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 57 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 75 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 68 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 86 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 79 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 97 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 90 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 108 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 101 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 119 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 112 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 130 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 123 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 141 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 134 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 152 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 145 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 163 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 156 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 174 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 167 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 185 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 178 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 196 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 189 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 207 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 200 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 218 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 211 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 229 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 222 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 240 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 233 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 251 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 244 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 262 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 255 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 273 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 266 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 284 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 277 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 295 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 288 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 306 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 299 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 317 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 310 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 328 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 321 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 339 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 332 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 350 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 343 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 361 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 354 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 372 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 365 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 383 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 376 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 394 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 387 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 405 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 398 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 416 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 409 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 427 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 420 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 438 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 431 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 449 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 442 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 460 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 453 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 471 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 464 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 482 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 475 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 493 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 486 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 504 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 497 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 515 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 508 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 526 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 519 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 537 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 530 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 548 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 541 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %flat_array) nounwind, !map !7"   --->   Operation 552 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x float]* %dense_out) nounwind, !map !13"   --->   Operation 553 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @fully_connected_str) nounwind"   --->   Operation 554 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 555 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (1.76ns)   --->   "br label %0" [fullyconnected/fully_connected.cpp:14]   --->   Operation 556 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.5>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%sum_0_0 = phi float [ 0.000000e+00, %LOOP1_begin ], [ %sum_s, %1 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 557 'phi' 'sum_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 0, %LOOP1_begin ], [ %add_ln14, %1 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 558 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (1.66ns)   --->   "%icmp_ln14 = icmp eq i9 %j_0_0, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 559 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 560 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (1.82ns)   --->   "%add_ln14 = add i9 %j_0_0, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 561 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %LOOP1, label %1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 562 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i9 %j_0_0 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 563 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 564 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 565 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 565 'load' 'flat_array_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_50 = getelementptr [400 x float]* @fullyconnected_weigh_49, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 566 'getelementptr' 'fullyconnected_weigh_50' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 567 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_51 = load float* %fullyconnected_weigh_50, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 567 'load' 'fullyconnected_weigh_51' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_2 : Operation 568 [4/4] (10.5ns)   --->   "%tmp1 = fadd float %sum_0_0, 0xBFA2BEF060000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 568 'fadd' 'tmp1' <Predicate = (icmp_ln14)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 569 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 570 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 570 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 571 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_51 = load float* %fullyconnected_weigh_50, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 571 'load' 'fullyconnected_weigh_51' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_3 : Operation 572 [2/2] (12.3ns)   --->   "%tmp_99 = fmul float %flat_array_load, %fullyconnected_weigh_51" [fullyconnected/fully_connected.cpp:15]   --->   Operation 572 'fmul' 'tmp_99' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 573 [1/2] (12.3ns)   --->   "%tmp_99 = fmul float %flat_array_load, %fullyconnected_weigh_51" [fullyconnected/fully_connected.cpp:15]   --->   Operation 573 'fmul' 'tmp_99' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 574 [4/4] (10.5ns)   --->   "%sum_s = fadd float %sum_0_0, %tmp_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 574 'fadd' 'sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 575 [3/4] (10.5ns)   --->   "%sum_s = fadd float %sum_0_0, %tmp_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 575 'fadd' 'sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 576 [2/4] (10.5ns)   --->   "%sum_s = fadd float %sum_0_0, %tmp_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 576 'fadd' 'sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 577 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 577 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 578 [1/4] (10.5ns)   --->   "%sum_s = fadd float %sum_0_0, %tmp_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 578 'fadd' 'sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 579 [1/1] (0.00ns)   --->   "br label %0" [fullyconnected/fully_connected.cpp:14]   --->   Operation 579 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 10.5>
ST_9 : Operation 580 [3/4] (10.5ns)   --->   "%tmp1 = fadd float %sum_0_0, 0xBFA2BEF060000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 580 'fadd' 'tmp1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 3> <Delay = 10.5>
ST_10 : Operation 581 [2/4] (10.5ns)   --->   "%tmp1 = fadd float %sum_0_0, 0xBFA2BEF060000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 581 'fadd' 'tmp1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 15.9>
ST_11 : Operation 582 [1/4] (10.5ns)   --->   "%tmp1 = fadd float %sum_0_0, 0xBFA2BEF060000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 582 'fadd' 'tmp1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 583 [2/2] (5.43ns)   --->   "%tmp_100 = fcmp olt float %tmp1, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 583 'fcmp' 'tmp_100' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 9.66>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%dense_out_addr = getelementptr [50 x float]* %dense_out, i64 0, i64 0" [fullyconnected/fully_connected.cpp:18]   --->   Operation 584 'getelementptr' 'dense_out_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast float %tmp1 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 585 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 586 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 587 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 588 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp ne i8 %tmp_1, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 588 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 589 [1/1] (2.44ns)   --->   "%icmp_ln20_1 = icmp eq i23 %trunc_ln20, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 589 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %icmp_ln20_1, %icmp_ln20" [fullyconnected/fully_connected.cpp:20]   --->   Operation 590 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 591 [1/2] (5.43ns)   --->   "%tmp_100 = fcmp olt float %tmp1, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 591 'fcmp' 'tmp_100' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, %tmp_100" [fullyconnected/fully_connected.cpp:20]   --->   Operation 592 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 593 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, float 0.000000e+00, float %tmp1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 593 'select' 'select_ln20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 594 [1/1] (3.25ns)   --->   "store float %select_ln20, float* %dense_out_addr, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 594 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 595 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 596 [1/1] (1.76ns)   --->   "br label %2" [fullyconnected/fully_connected.cpp:14]   --->   Operation 596 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 6> <Delay = 10.5>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%sum_0_1 = phi float [ 0.000000e+00, %LOOP1 ], [ %sum_1, %3 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 597 'phi' 'sum_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (0.00ns)   --->   "%j_0_1 = phi i9 [ 0, %LOOP1 ], [ %add_ln14_1, %3 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 598 'phi' 'j_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 599 [1/1] (1.66ns)   --->   "%icmp_ln14_1 = icmp eq i9 %j_0_1, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 599 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 600 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 601 [1/1] (1.82ns)   --->   "%add_ln14_1 = add i9 %j_0_1, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 601 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_1, label %LOOP11, label %3" [fullyconnected/fully_connected.cpp:14]   --->   Operation 602 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i9 %j_0_1 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 603 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_13 : Operation 604 [1/1] (0.00ns)   --->   "%flat_array_addr_1 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 604 'getelementptr' 'flat_array_addr_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_13 : Operation 605 [2/2] (3.25ns)   --->   "%flat_array_load_1 = load float* %flat_array_addr_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 605 'load' 'flat_array_load_1' <Predicate = (!icmp_ln14_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_13 : Operation 606 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_52 = getelementptr [400 x float]* @fullyconnected_weigh_48, i64 0, i64 %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 606 'getelementptr' 'fullyconnected_weigh_52' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_13 : Operation 607 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_53 = load float* %fullyconnected_weigh_52, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 607 'load' 'fullyconnected_weigh_53' <Predicate = (!icmp_ln14_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_13 : Operation 608 [4/4] (10.5ns)   --->   "%tmp_s = fadd float %sum_0_1, 0x3FA4560C80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 608 'fadd' 'tmp_s' <Predicate = (icmp_ln14_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 609 'specregionbegin' 'tmp_19' <Predicate = (icmp_ln14_1)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 15.6>
ST_14 : Operation 610 [1/2] (3.25ns)   --->   "%flat_array_load_1 = load float* %flat_array_addr_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 610 'load' 'flat_array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_14 : Operation 611 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_53 = load float* %fullyconnected_weigh_52, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 611 'load' 'fullyconnected_weigh_53' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_14 : Operation 612 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %flat_array_load_1, %fullyconnected_weigh_53" [fullyconnected/fully_connected.cpp:15]   --->   Operation 612 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 12.3>
ST_15 : Operation 613 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %flat_array_load_1, %fullyconnected_weigh_53" [fullyconnected/fully_connected.cpp:15]   --->   Operation 613 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 10.5>
ST_16 : Operation 614 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_1, %tmp_2_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 614 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 10.5>
ST_17 : Operation 615 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_1, %tmp_2_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 615 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 10.5>
ST_18 : Operation 616 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_1, %tmp_2_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 616 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 10.5>
ST_19 : Operation 617 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 617 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 618 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_1, %tmp_2_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 618 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 619 [1/1] (0.00ns)   --->   "br label %2" [fullyconnected/fully_connected.cpp:14]   --->   Operation 619 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 10.5>
ST_20 : Operation 620 [3/4] (10.5ns)   --->   "%tmp_s = fadd float %sum_0_1, 0x3FA4560C80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 620 'fadd' 'tmp_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 10.5>
ST_21 : Operation 621 [2/4] (10.5ns)   --->   "%tmp_s = fadd float %sum_0_1, 0x3FA4560C80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 621 'fadd' 'tmp_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 15.9>
ST_22 : Operation 622 [1/4] (10.5ns)   --->   "%tmp_s = fadd float %sum_0_1, 0x3FA4560C80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 622 'fadd' 'tmp_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 623 [2/2] (5.43ns)   --->   "%tmp_102 = fcmp olt float %tmp_s, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 623 'fcmp' 'tmp_102' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 9.66>
ST_23 : Operation 624 [1/1] (0.00ns)   --->   "%dense_out_addr_1 = getelementptr [50 x float]* %dense_out, i64 0, i64 1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 624 'getelementptr' 'dense_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 625 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast float %tmp_s to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 625 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_1, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 626 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i32 %bitcast_ln20_1 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 627 'trunc' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 628 [1/1] (1.55ns)   --->   "%icmp_ln20_2 = icmp ne i8 %tmp_101, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 628 'icmp' 'icmp_ln20_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 629 [1/1] (2.44ns)   --->   "%icmp_ln20_3 = icmp eq i23 %trunc_ln20_1, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 629 'icmp' 'icmp_ln20_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_1)   --->   "%or_ln20_1 = or i1 %icmp_ln20_3, %icmp_ln20_2" [fullyconnected/fully_connected.cpp:20]   --->   Operation 630 'or' 'or_ln20_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 631 [1/2] (5.43ns)   --->   "%tmp_102 = fcmp olt float %tmp_s, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 631 'fcmp' 'tmp_102' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_1)   --->   "%and_ln20_1 = and i1 %or_ln20_1, %tmp_102" [fullyconnected/fully_connected.cpp:20]   --->   Operation 632 'and' 'and_ln20_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 633 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_1 = select i1 %and_ln20_1, float 0.000000e+00, float %tmp_s" [fullyconnected/fully_connected.cpp:20]   --->   Operation 633 'select' 'select_ln20_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 634 [1/1] (3.25ns)   --->   "store float %select_ln20_1, float* %dense_out_addr_1, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 634 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_23 : Operation 635 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_2) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 635 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 636 [1/1] (1.76ns)   --->   "br label %4" [fullyconnected/fully_connected.cpp:14]   --->   Operation 636 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 11> <Delay = 10.5>
ST_24 : Operation 637 [1/1] (0.00ns)   --->   "%sum_0_2 = phi float [ 0.000000e+00, %LOOP11 ], [ %sum_2, %5 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 637 'phi' 'sum_0_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 638 [1/1] (0.00ns)   --->   "%j_0_2 = phi i9 [ 0, %LOOP11 ], [ %add_ln14_2, %5 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 638 'phi' 'j_0_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 639 [1/1] (1.66ns)   --->   "%icmp_ln14_2 = icmp eq i9 %j_0_2, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 639 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 640 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 640 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 641 [1/1] (1.82ns)   --->   "%add_ln14_2 = add i9 %j_0_2, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 641 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 642 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_2, label %LOOP12, label %5" [fullyconnected/fully_connected.cpp:14]   --->   Operation 642 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i9 %j_0_2 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 643 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_24 : Operation 644 [1/1] (0.00ns)   --->   "%flat_array_addr_2 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 644 'getelementptr' 'flat_array_addr_2' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_24 : Operation 645 [2/2] (3.25ns)   --->   "%flat_array_load_2 = load float* %flat_array_addr_2, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 645 'load' 'flat_array_load_2' <Predicate = (!icmp_ln14_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_24 : Operation 646 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_54 = getelementptr [400 x float]* @fullyconnected_weigh_37, i64 0, i64 %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 646 'getelementptr' 'fullyconnected_weigh_54' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_24 : Operation 647 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_55 = load float* %fullyconnected_weigh_54, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 647 'load' 'fullyconnected_weigh_55' <Predicate = (!icmp_ln14_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_24 : Operation 648 [4/4] (10.5ns)   --->   "%tmp_50 = fadd float %sum_0_2, 0xBF8E57D9E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 648 'fadd' 'tmp_50' <Predicate = (icmp_ln14_2)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 649 'specregionbegin' 'tmp_51' <Predicate = (icmp_ln14_2)> <Delay = 0.00>

State 25 <SV = 12> <Delay = 15.6>
ST_25 : Operation 650 [1/2] (3.25ns)   --->   "%flat_array_load_2 = load float* %flat_array_addr_2, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 650 'load' 'flat_array_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_25 : Operation 651 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_55 = load float* %fullyconnected_weigh_54, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 651 'load' 'fullyconnected_weigh_55' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_25 : Operation 652 [2/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %flat_array_load_2, %fullyconnected_weigh_55" [fullyconnected/fully_connected.cpp:15]   --->   Operation 652 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 12.3>
ST_26 : Operation 653 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %flat_array_load_2, %fullyconnected_weigh_55" [fullyconnected/fully_connected.cpp:15]   --->   Operation 653 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 10.5>
ST_27 : Operation 654 [4/4] (10.5ns)   --->   "%sum_2 = fadd float %sum_0_2, %tmp_2_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 654 'fadd' 'sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 10.5>
ST_28 : Operation 655 [3/4] (10.5ns)   --->   "%sum_2 = fadd float %sum_0_2, %tmp_2_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 655 'fadd' 'sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 10.5>
ST_29 : Operation 656 [2/4] (10.5ns)   --->   "%sum_2 = fadd float %sum_0_2, %tmp_2_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 656 'fadd' 'sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 10.5>
ST_30 : Operation 657 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 657 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 658 [1/4] (10.5ns)   --->   "%sum_2 = fadd float %sum_0_2, %tmp_2_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 658 'fadd' 'sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 659 [1/1] (0.00ns)   --->   "br label %4" [fullyconnected/fully_connected.cpp:14]   --->   Operation 659 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 12> <Delay = 10.5>
ST_31 : Operation 660 [3/4] (10.5ns)   --->   "%tmp_50 = fadd float %sum_0_2, 0xBF8E57D9E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 660 'fadd' 'tmp_50' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 10.5>
ST_32 : Operation 661 [2/4] (10.5ns)   --->   "%tmp_50 = fadd float %sum_0_2, 0xBF8E57D9E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 661 'fadd' 'tmp_50' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 15.9>
ST_33 : Operation 662 [1/4] (10.5ns)   --->   "%tmp_50 = fadd float %sum_0_2, 0xBF8E57D9E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 662 'fadd' 'tmp_50' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 663 [2/2] (5.43ns)   --->   "%tmp_104 = fcmp olt float %tmp_50, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 663 'fcmp' 'tmp_104' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 9.66>
ST_34 : Operation 664 [1/1] (0.00ns)   --->   "%dense_out_addr_2 = getelementptr [50 x float]* %dense_out, i64 0, i64 2" [fullyconnected/fully_connected.cpp:18]   --->   Operation 664 'getelementptr' 'dense_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 665 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast float %tmp_50 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 665 'bitcast' 'bitcast_ln20_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_2, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 666 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = trunc i32 %bitcast_ln20_2 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 667 'trunc' 'trunc_ln20_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 668 [1/1] (1.55ns)   --->   "%icmp_ln20_4 = icmp ne i8 %tmp_103, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 668 'icmp' 'icmp_ln20_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 669 [1/1] (2.44ns)   --->   "%icmp_ln20_5 = icmp eq i23 %trunc_ln20_2, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 669 'icmp' 'icmp_ln20_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_2)   --->   "%or_ln20_2 = or i1 %icmp_ln20_5, %icmp_ln20_4" [fullyconnected/fully_connected.cpp:20]   --->   Operation 670 'or' 'or_ln20_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 671 [1/2] (5.43ns)   --->   "%tmp_104 = fcmp olt float %tmp_50, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 671 'fcmp' 'tmp_104' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_2)   --->   "%and_ln20_2 = and i1 %or_ln20_2, %tmp_104" [fullyconnected/fully_connected.cpp:20]   --->   Operation 672 'and' 'and_ln20_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 673 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_2 = select i1 %and_ln20_2, float 0.000000e+00, float %tmp_50" [fullyconnected/fully_connected.cpp:20]   --->   Operation 673 'select' 'select_ln20_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 674 [1/1] (3.25ns)   --->   "store float %select_ln20_2, float* %dense_out_addr_2, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 674 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_34 : Operation 675 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_19) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 675 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 676 [1/1] (1.76ns)   --->   "br label %6" [fullyconnected/fully_connected.cpp:14]   --->   Operation 676 'br' <Predicate = true> <Delay = 1.76>

State 35 <SV = 16> <Delay = 10.5>
ST_35 : Operation 677 [1/1] (0.00ns)   --->   "%sum_0_3 = phi float [ 0.000000e+00, %LOOP12 ], [ %sum_3, %7 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 677 'phi' 'sum_0_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 678 [1/1] (0.00ns)   --->   "%j_0_3 = phi i9 [ 0, %LOOP12 ], [ %add_ln14_3, %7 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 678 'phi' 'j_0_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 679 [1/1] (1.66ns)   --->   "%icmp_ln14_3 = icmp eq i9 %j_0_3, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 679 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 680 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 680 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 681 [1/1] (1.82ns)   --->   "%add_ln14_3 = add i9 %j_0_3, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 681 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 682 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_3, label %LOOP13, label %7" [fullyconnected/fully_connected.cpp:14]   --->   Operation 682 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i9 %j_0_3 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 683 'zext' 'zext_ln15_3' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_35 : Operation 684 [1/1] (0.00ns)   --->   "%flat_array_addr_3 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 684 'getelementptr' 'flat_array_addr_3' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_35 : Operation 685 [2/2] (3.25ns)   --->   "%flat_array_load_3 = load float* %flat_array_addr_3, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 685 'load' 'flat_array_load_3' <Predicate = (!icmp_ln14_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_35 : Operation 686 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_56 = getelementptr [400 x float]* @fullyconnected_weigh_26, i64 0, i64 %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 686 'getelementptr' 'fullyconnected_weigh_56' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_35 : Operation 687 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_57 = load float* %fullyconnected_weigh_56, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 687 'load' 'fullyconnected_weigh_57' <Predicate = (!icmp_ln14_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_35 : Operation 688 [4/4] (10.5ns)   --->   "%tmp_3 = fadd float %sum_0_3, 0xBF90414620000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 688 'fadd' 'tmp_3' <Predicate = (icmp_ln14_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 689 'specregionbegin' 'tmp_52' <Predicate = (icmp_ln14_3)> <Delay = 0.00>

State 36 <SV = 17> <Delay = 15.6>
ST_36 : Operation 690 [1/2] (3.25ns)   --->   "%flat_array_load_3 = load float* %flat_array_addr_3, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 690 'load' 'flat_array_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_36 : Operation 691 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_57 = load float* %fullyconnected_weigh_56, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 691 'load' 'fullyconnected_weigh_57' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_36 : Operation 692 [2/2] (12.3ns)   --->   "%tmp_2_3 = fmul float %flat_array_load_3, %fullyconnected_weigh_57" [fullyconnected/fully_connected.cpp:15]   --->   Operation 692 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 12.3>
ST_37 : Operation 693 [1/2] (12.3ns)   --->   "%tmp_2_3 = fmul float %flat_array_load_3, %fullyconnected_weigh_57" [fullyconnected/fully_connected.cpp:15]   --->   Operation 693 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 10.5>
ST_38 : Operation 694 [4/4] (10.5ns)   --->   "%sum_3 = fadd float %sum_0_3, %tmp_2_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 694 'fadd' 'sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 20> <Delay = 10.5>
ST_39 : Operation 695 [3/4] (10.5ns)   --->   "%sum_3 = fadd float %sum_0_3, %tmp_2_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 695 'fadd' 'sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 10.5>
ST_40 : Operation 696 [2/4] (10.5ns)   --->   "%sum_3 = fadd float %sum_0_3, %tmp_2_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 696 'fadd' 'sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 10.5>
ST_41 : Operation 697 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 697 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 698 [1/4] (10.5ns)   --->   "%sum_3 = fadd float %sum_0_3, %tmp_2_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 698 'fadd' 'sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 699 [1/1] (0.00ns)   --->   "br label %6" [fullyconnected/fully_connected.cpp:14]   --->   Operation 699 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 17> <Delay = 10.5>
ST_42 : Operation 700 [3/4] (10.5ns)   --->   "%tmp_3 = fadd float %sum_0_3, 0xBF90414620000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 700 'fadd' 'tmp_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 18> <Delay = 10.5>
ST_43 : Operation 701 [2/4] (10.5ns)   --->   "%tmp_3 = fadd float %sum_0_3, 0xBF90414620000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 701 'fadd' 'tmp_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 19> <Delay = 15.9>
ST_44 : Operation 702 [1/4] (10.5ns)   --->   "%tmp_3 = fadd float %sum_0_3, 0xBF90414620000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 702 'fadd' 'tmp_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 703 [2/2] (5.43ns)   --->   "%tmp_106 = fcmp olt float %tmp_3, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 703 'fcmp' 'tmp_106' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 20> <Delay = 9.66>
ST_45 : Operation 704 [1/1] (0.00ns)   --->   "%dense_out_addr_3 = getelementptr [50 x float]* %dense_out, i64 0, i64 3" [fullyconnected/fully_connected.cpp:18]   --->   Operation 704 'getelementptr' 'dense_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 705 [1/1] (0.00ns)   --->   "%bitcast_ln20_3 = bitcast float %tmp_3 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 705 'bitcast' 'bitcast_ln20_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_3, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 706 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln20_3 = trunc i32 %bitcast_ln20_3 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 707 'trunc' 'trunc_ln20_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 708 [1/1] (1.55ns)   --->   "%icmp_ln20_6 = icmp ne i8 %tmp_105, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 708 'icmp' 'icmp_ln20_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 709 [1/1] (2.44ns)   --->   "%icmp_ln20_7 = icmp eq i23 %trunc_ln20_3, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 709 'icmp' 'icmp_ln20_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_3)   --->   "%or_ln20_3 = or i1 %icmp_ln20_7, %icmp_ln20_6" [fullyconnected/fully_connected.cpp:20]   --->   Operation 710 'or' 'or_ln20_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 711 [1/2] (5.43ns)   --->   "%tmp_106 = fcmp olt float %tmp_3, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 711 'fcmp' 'tmp_106' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_3)   --->   "%and_ln20_3 = and i1 %or_ln20_3, %tmp_106" [fullyconnected/fully_connected.cpp:20]   --->   Operation 712 'and' 'and_ln20_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 713 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_3 = select i1 %and_ln20_3, float 0.000000e+00, float %tmp_3" [fullyconnected/fully_connected.cpp:20]   --->   Operation 713 'select' 'select_ln20_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 714 [1/1] (3.25ns)   --->   "store float %select_ln20_3, float* %dense_out_addr_3, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 714 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_45 : Operation 715 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_51) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 715 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 716 [1/1] (1.76ns)   --->   "br label %8" [fullyconnected/fully_connected.cpp:14]   --->   Operation 716 'br' <Predicate = true> <Delay = 1.76>

State 46 <SV = 21> <Delay = 10.5>
ST_46 : Operation 717 [1/1] (0.00ns)   --->   "%sum_0_4 = phi float [ 0.000000e+00, %LOOP13 ], [ %sum_4, %9 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 717 'phi' 'sum_0_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 718 [1/1] (0.00ns)   --->   "%j_0_4 = phi i9 [ 0, %LOOP13 ], [ %add_ln14_4, %9 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 718 'phi' 'j_0_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 719 [1/1] (1.66ns)   --->   "%icmp_ln14_4 = icmp eq i9 %j_0_4, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 719 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 720 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 720 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 721 [1/1] (1.82ns)   --->   "%add_ln14_4 = add i9 %j_0_4, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 721 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 722 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_4, label %LOOP14, label %9" [fullyconnected/fully_connected.cpp:14]   --->   Operation 722 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i9 %j_0_4 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 723 'zext' 'zext_ln15_4' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_46 : Operation 724 [1/1] (0.00ns)   --->   "%flat_array_addr_4 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 724 'getelementptr' 'flat_array_addr_4' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_46 : Operation 725 [2/2] (3.25ns)   --->   "%flat_array_load_4 = load float* %flat_array_addr_4, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 725 'load' 'flat_array_load_4' <Predicate = (!icmp_ln14_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_46 : Operation 726 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_58 = getelementptr [400 x float]* @fullyconnected_weigh_15, i64 0, i64 %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 726 'getelementptr' 'fullyconnected_weigh_58' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_46 : Operation 727 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_59 = load float* %fullyconnected_weigh_58, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 727 'load' 'fullyconnected_weigh_59' <Predicate = (!icmp_ln14_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_46 : Operation 728 [4/4] (10.5ns)   --->   "%tmp_4 = fadd float %sum_0_4, 0xBF9D7A13C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 728 'fadd' 'tmp_4' <Predicate = (icmp_ln14_4)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 729 'specregionbegin' 'tmp_53' <Predicate = (icmp_ln14_4)> <Delay = 0.00>

State 47 <SV = 22> <Delay = 15.6>
ST_47 : Operation 730 [1/2] (3.25ns)   --->   "%flat_array_load_4 = load float* %flat_array_addr_4, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 730 'load' 'flat_array_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_47 : Operation 731 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_59 = load float* %fullyconnected_weigh_58, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 731 'load' 'fullyconnected_weigh_59' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_47 : Operation 732 [2/2] (12.3ns)   --->   "%tmp_2_4 = fmul float %flat_array_load_4, %fullyconnected_weigh_59" [fullyconnected/fully_connected.cpp:15]   --->   Operation 732 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 12.3>
ST_48 : Operation 733 [1/2] (12.3ns)   --->   "%tmp_2_4 = fmul float %flat_array_load_4, %fullyconnected_weigh_59" [fullyconnected/fully_connected.cpp:15]   --->   Operation 733 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 24> <Delay = 10.5>
ST_49 : Operation 734 [4/4] (10.5ns)   --->   "%sum_4 = fadd float %sum_0_4, %tmp_2_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 734 'fadd' 'sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 25> <Delay = 10.5>
ST_50 : Operation 735 [3/4] (10.5ns)   --->   "%sum_4 = fadd float %sum_0_4, %tmp_2_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 735 'fadd' 'sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 10.5>
ST_51 : Operation 736 [2/4] (10.5ns)   --->   "%sum_4 = fadd float %sum_0_4, %tmp_2_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 736 'fadd' 'sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 27> <Delay = 10.5>
ST_52 : Operation 737 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 737 'specloopname' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 738 [1/4] (10.5ns)   --->   "%sum_4 = fadd float %sum_0_4, %tmp_2_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 738 'fadd' 'sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 739 [1/1] (0.00ns)   --->   "br label %8" [fullyconnected/fully_connected.cpp:14]   --->   Operation 739 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 22> <Delay = 10.5>
ST_53 : Operation 740 [3/4] (10.5ns)   --->   "%tmp_4 = fadd float %sum_0_4, 0xBF9D7A13C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 740 'fadd' 'tmp_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 23> <Delay = 10.5>
ST_54 : Operation 741 [2/4] (10.5ns)   --->   "%tmp_4 = fadd float %sum_0_4, 0xBF9D7A13C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 741 'fadd' 'tmp_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 24> <Delay = 15.9>
ST_55 : Operation 742 [1/4] (10.5ns)   --->   "%tmp_4 = fadd float %sum_0_4, 0xBF9D7A13C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 742 'fadd' 'tmp_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 743 [2/2] (5.43ns)   --->   "%tmp_108 = fcmp olt float %tmp_4, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 743 'fcmp' 'tmp_108' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 25> <Delay = 9.66>
ST_56 : Operation 744 [1/1] (0.00ns)   --->   "%dense_out_addr_4 = getelementptr [50 x float]* %dense_out, i64 0, i64 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 744 'getelementptr' 'dense_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln20_4 = bitcast float %tmp_4 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 745 'bitcast' 'bitcast_ln20_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_4, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 746 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln20_4 = trunc i32 %bitcast_ln20_4 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 747 'trunc' 'trunc_ln20_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 748 [1/1] (1.55ns)   --->   "%icmp_ln20_8 = icmp ne i8 %tmp_107, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 748 'icmp' 'icmp_ln20_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 749 [1/1] (2.44ns)   --->   "%icmp_ln20_9 = icmp eq i23 %trunc_ln20_4, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 749 'icmp' 'icmp_ln20_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_4)   --->   "%or_ln20_4 = or i1 %icmp_ln20_9, %icmp_ln20_8" [fullyconnected/fully_connected.cpp:20]   --->   Operation 750 'or' 'or_ln20_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 751 [1/2] (5.43ns)   --->   "%tmp_108 = fcmp olt float %tmp_4, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 751 'fcmp' 'tmp_108' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_4)   --->   "%and_ln20_4 = and i1 %or_ln20_4, %tmp_108" [fullyconnected/fully_connected.cpp:20]   --->   Operation 752 'and' 'and_ln20_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 753 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_4 = select i1 %and_ln20_4, float 0.000000e+00, float %tmp_4" [fullyconnected/fully_connected.cpp:20]   --->   Operation 753 'select' 'select_ln20_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 754 [1/1] (3.25ns)   --->   "store float %select_ln20_4, float* %dense_out_addr_4, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_56 : Operation 755 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_52) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 755 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 756 [1/1] (1.76ns)   --->   "br label %10" [fullyconnected/fully_connected.cpp:14]   --->   Operation 756 'br' <Predicate = true> <Delay = 1.76>

State 57 <SV = 26> <Delay = 10.5>
ST_57 : Operation 757 [1/1] (0.00ns)   --->   "%sum_0_5 = phi float [ 0.000000e+00, %LOOP14 ], [ %sum_5, %11 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 757 'phi' 'sum_0_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 758 [1/1] (0.00ns)   --->   "%j_0_5 = phi i9 [ 0, %LOOP14 ], [ %add_ln14_5, %11 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 758 'phi' 'j_0_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 759 [1/1] (1.66ns)   --->   "%icmp_ln14_5 = icmp eq i9 %j_0_5, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 759 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 760 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 760 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 761 [1/1] (1.82ns)   --->   "%add_ln14_5 = add i9 %j_0_5, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 761 'add' 'add_ln14_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 762 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_5, label %LOOP15, label %11" [fullyconnected/fully_connected.cpp:14]   --->   Operation 762 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i9 %j_0_5 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 763 'zext' 'zext_ln15_5' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_57 : Operation 764 [1/1] (0.00ns)   --->   "%flat_array_addr_5 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 764 'getelementptr' 'flat_array_addr_5' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_57 : Operation 765 [2/2] (3.25ns)   --->   "%flat_array_load_5 = load float* %flat_array_addr_5, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 765 'load' 'flat_array_load_5' <Predicate = (!icmp_ln14_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_57 : Operation 766 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_60 = getelementptr [400 x float]* @fullyconnected_weigh_4, i64 0, i64 %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 766 'getelementptr' 'fullyconnected_weigh_60' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_57 : Operation 767 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_61 = load float* %fullyconnected_weigh_60, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 767 'load' 'fullyconnected_weigh_61' <Predicate = (!icmp_ln14_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_57 : Operation 768 [4/4] (10.5ns)   --->   "%tmp_5 = fadd float %sum_0_5, 0xBFA6E3D600000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 768 'fadd' 'tmp_5' <Predicate = (icmp_ln14_5)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 769 'specregionbegin' 'tmp_54' <Predicate = (icmp_ln14_5)> <Delay = 0.00>

State 58 <SV = 27> <Delay = 15.6>
ST_58 : Operation 770 [1/2] (3.25ns)   --->   "%flat_array_load_5 = load float* %flat_array_addr_5, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 770 'load' 'flat_array_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_58 : Operation 771 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_61 = load float* %fullyconnected_weigh_60, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 771 'load' 'fullyconnected_weigh_61' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_58 : Operation 772 [2/2] (12.3ns)   --->   "%tmp_2_5 = fmul float %flat_array_load_5, %fullyconnected_weigh_61" [fullyconnected/fully_connected.cpp:15]   --->   Operation 772 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 28> <Delay = 12.3>
ST_59 : Operation 773 [1/2] (12.3ns)   --->   "%tmp_2_5 = fmul float %flat_array_load_5, %fullyconnected_weigh_61" [fullyconnected/fully_connected.cpp:15]   --->   Operation 773 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 29> <Delay = 10.5>
ST_60 : Operation 774 [4/4] (10.5ns)   --->   "%sum_5 = fadd float %sum_0_5, %tmp_2_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 774 'fadd' 'sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 30> <Delay = 10.5>
ST_61 : Operation 775 [3/4] (10.5ns)   --->   "%sum_5 = fadd float %sum_0_5, %tmp_2_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 775 'fadd' 'sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 31> <Delay = 10.5>
ST_62 : Operation 776 [2/4] (10.5ns)   --->   "%sum_5 = fadd float %sum_0_5, %tmp_2_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 776 'fadd' 'sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 32> <Delay = 10.5>
ST_63 : Operation 777 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 777 'specloopname' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 778 [1/4] (10.5ns)   --->   "%sum_5 = fadd float %sum_0_5, %tmp_2_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 778 'fadd' 'sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 779 [1/1] (0.00ns)   --->   "br label %10" [fullyconnected/fully_connected.cpp:14]   --->   Operation 779 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 27> <Delay = 10.5>
ST_64 : Operation 780 [3/4] (10.5ns)   --->   "%tmp_5 = fadd float %sum_0_5, 0xBFA6E3D600000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 780 'fadd' 'tmp_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 28> <Delay = 10.5>
ST_65 : Operation 781 [2/4] (10.5ns)   --->   "%tmp_5 = fadd float %sum_0_5, 0xBFA6E3D600000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 781 'fadd' 'tmp_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 29> <Delay = 15.9>
ST_66 : Operation 782 [1/4] (10.5ns)   --->   "%tmp_5 = fadd float %sum_0_5, 0xBFA6E3D600000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 782 'fadd' 'tmp_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 783 [2/2] (5.43ns)   --->   "%tmp_110 = fcmp olt float %tmp_5, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 783 'fcmp' 'tmp_110' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 30> <Delay = 9.66>
ST_67 : Operation 784 [1/1] (0.00ns)   --->   "%dense_out_addr_5 = getelementptr [50 x float]* %dense_out, i64 0, i64 5" [fullyconnected/fully_connected.cpp:18]   --->   Operation 784 'getelementptr' 'dense_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln20_5 = bitcast float %tmp_5 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 785 'bitcast' 'bitcast_ln20_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_5, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 786 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln20_5 = trunc i32 %bitcast_ln20_5 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 787 'trunc' 'trunc_ln20_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 788 [1/1] (1.55ns)   --->   "%icmp_ln20_10 = icmp ne i8 %tmp_109, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 788 'icmp' 'icmp_ln20_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 789 [1/1] (2.44ns)   --->   "%icmp_ln20_11 = icmp eq i23 %trunc_ln20_5, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 789 'icmp' 'icmp_ln20_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_5)   --->   "%or_ln20_5 = or i1 %icmp_ln20_11, %icmp_ln20_10" [fullyconnected/fully_connected.cpp:20]   --->   Operation 790 'or' 'or_ln20_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 791 [1/2] (5.43ns)   --->   "%tmp_110 = fcmp olt float %tmp_5, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 791 'fcmp' 'tmp_110' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_5)   --->   "%and_ln20_5 = and i1 %or_ln20_5, %tmp_110" [fullyconnected/fully_connected.cpp:20]   --->   Operation 792 'and' 'and_ln20_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 793 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_5 = select i1 %and_ln20_5, float 0.000000e+00, float %tmp_5" [fullyconnected/fully_connected.cpp:20]   --->   Operation 793 'select' 'select_ln20_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 794 [1/1] (3.25ns)   --->   "store float %select_ln20_5, float* %dense_out_addr_5, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 794 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_67 : Operation 795 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_53) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 795 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 796 [1/1] (1.76ns)   --->   "br label %12" [fullyconnected/fully_connected.cpp:14]   --->   Operation 796 'br' <Predicate = true> <Delay = 1.76>

State 68 <SV = 31> <Delay = 10.5>
ST_68 : Operation 797 [1/1] (0.00ns)   --->   "%sum_0_6 = phi float [ 0.000000e+00, %LOOP15 ], [ %sum_6, %13 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 797 'phi' 'sum_0_6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 798 [1/1] (0.00ns)   --->   "%j_0_6 = phi i9 [ 0, %LOOP15 ], [ %add_ln14_6, %13 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 798 'phi' 'j_0_6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 799 [1/1] (1.66ns)   --->   "%icmp_ln14_6 = icmp eq i9 %j_0_6, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 799 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 800 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 800 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 801 [1/1] (1.82ns)   --->   "%add_ln14_6 = add i9 %j_0_6, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 801 'add' 'add_ln14_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 802 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_6, label %LOOP16, label %13" [fullyconnected/fully_connected.cpp:14]   --->   Operation 802 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i9 %j_0_6 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 803 'zext' 'zext_ln15_6' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_68 : Operation 804 [1/1] (0.00ns)   --->   "%flat_array_addr_6 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 804 'getelementptr' 'flat_array_addr_6' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_68 : Operation 805 [2/2] (3.25ns)   --->   "%flat_array_load_6 = load float* %flat_array_addr_6, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 805 'load' 'flat_array_load_6' <Predicate = (!icmp_ln14_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_68 : Operation 806 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_62 = getelementptr [400 x float]* @fullyconnected_weigh_3, i64 0, i64 %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 806 'getelementptr' 'fullyconnected_weigh_62' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_68 : Operation 807 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_63 = load float* %fullyconnected_weigh_62, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 807 'load' 'fullyconnected_weigh_63' <Predicate = (!icmp_ln14_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_68 : Operation 808 [4/4] (10.5ns)   --->   "%tmp_6 = fadd float %sum_0_6, 0xBF946A1A60000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 808 'fadd' 'tmp_6' <Predicate = (icmp_ln14_6)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 809 'specregionbegin' 'tmp_55' <Predicate = (icmp_ln14_6)> <Delay = 0.00>

State 69 <SV = 32> <Delay = 15.6>
ST_69 : Operation 810 [1/2] (3.25ns)   --->   "%flat_array_load_6 = load float* %flat_array_addr_6, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 810 'load' 'flat_array_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_69 : Operation 811 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_63 = load float* %fullyconnected_weigh_62, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 811 'load' 'fullyconnected_weigh_63' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_69 : Operation 812 [2/2] (12.3ns)   --->   "%tmp_2_6 = fmul float %flat_array_load_6, %fullyconnected_weigh_63" [fullyconnected/fully_connected.cpp:15]   --->   Operation 812 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 33> <Delay = 12.3>
ST_70 : Operation 813 [1/2] (12.3ns)   --->   "%tmp_2_6 = fmul float %flat_array_load_6, %fullyconnected_weigh_63" [fullyconnected/fully_connected.cpp:15]   --->   Operation 813 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 34> <Delay = 10.5>
ST_71 : Operation 814 [4/4] (10.5ns)   --->   "%sum_6 = fadd float %sum_0_6, %tmp_2_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 814 'fadd' 'sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 35> <Delay = 10.5>
ST_72 : Operation 815 [3/4] (10.5ns)   --->   "%sum_6 = fadd float %sum_0_6, %tmp_2_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 815 'fadd' 'sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 36> <Delay = 10.5>
ST_73 : Operation 816 [2/4] (10.5ns)   --->   "%sum_6 = fadd float %sum_0_6, %tmp_2_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 816 'fadd' 'sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 37> <Delay = 10.5>
ST_74 : Operation 817 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 817 'specloopname' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 818 [1/4] (10.5ns)   --->   "%sum_6 = fadd float %sum_0_6, %tmp_2_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 818 'fadd' 'sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 819 [1/1] (0.00ns)   --->   "br label %12" [fullyconnected/fully_connected.cpp:14]   --->   Operation 819 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 32> <Delay = 10.5>
ST_75 : Operation 820 [3/4] (10.5ns)   --->   "%tmp_6 = fadd float %sum_0_6, 0xBF946A1A60000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 820 'fadd' 'tmp_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 33> <Delay = 10.5>
ST_76 : Operation 821 [2/4] (10.5ns)   --->   "%tmp_6 = fadd float %sum_0_6, 0xBF946A1A60000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 821 'fadd' 'tmp_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 34> <Delay = 15.9>
ST_77 : Operation 822 [1/4] (10.5ns)   --->   "%tmp_6 = fadd float %sum_0_6, 0xBF946A1A60000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 822 'fadd' 'tmp_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 823 [2/2] (5.43ns)   --->   "%tmp_112 = fcmp olt float %tmp_6, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 823 'fcmp' 'tmp_112' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 35> <Delay = 9.66>
ST_78 : Operation 824 [1/1] (0.00ns)   --->   "%dense_out_addr_6 = getelementptr [50 x float]* %dense_out, i64 0, i64 6" [fullyconnected/fully_connected.cpp:18]   --->   Operation 824 'getelementptr' 'dense_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 825 [1/1] (0.00ns)   --->   "%bitcast_ln20_6 = bitcast float %tmp_6 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 825 'bitcast' 'bitcast_ln20_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_6, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 826 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln20_6 = trunc i32 %bitcast_ln20_6 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 827 'trunc' 'trunc_ln20_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 828 [1/1] (1.55ns)   --->   "%icmp_ln20_12 = icmp ne i8 %tmp_111, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 828 'icmp' 'icmp_ln20_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 829 [1/1] (2.44ns)   --->   "%icmp_ln20_13 = icmp eq i23 %trunc_ln20_6, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 829 'icmp' 'icmp_ln20_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_6)   --->   "%or_ln20_6 = or i1 %icmp_ln20_13, %icmp_ln20_12" [fullyconnected/fully_connected.cpp:20]   --->   Operation 830 'or' 'or_ln20_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 831 [1/2] (5.43ns)   --->   "%tmp_112 = fcmp olt float %tmp_6, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 831 'fcmp' 'tmp_112' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_6)   --->   "%and_ln20_6 = and i1 %or_ln20_6, %tmp_112" [fullyconnected/fully_connected.cpp:20]   --->   Operation 832 'and' 'and_ln20_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 833 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_6 = select i1 %and_ln20_6, float 0.000000e+00, float %tmp_6" [fullyconnected/fully_connected.cpp:20]   --->   Operation 833 'select' 'select_ln20_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 834 [1/1] (3.25ns)   --->   "store float %select_ln20_6, float* %dense_out_addr_6, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 834 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_78 : Operation 835 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_54) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 835 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 836 [1/1] (1.76ns)   --->   "br label %14" [fullyconnected/fully_connected.cpp:14]   --->   Operation 836 'br' <Predicate = true> <Delay = 1.76>

State 79 <SV = 36> <Delay = 10.5>
ST_79 : Operation 837 [1/1] (0.00ns)   --->   "%sum_0_7 = phi float [ 0.000000e+00, %LOOP16 ], [ %sum_7, %15 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 837 'phi' 'sum_0_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 838 [1/1] (0.00ns)   --->   "%j_0_7 = phi i9 [ 0, %LOOP16 ], [ %add_ln14_7, %15 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 838 'phi' 'j_0_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 839 [1/1] (1.66ns)   --->   "%icmp_ln14_7 = icmp eq i9 %j_0_7, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 839 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 840 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 840 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 841 [1/1] (1.82ns)   --->   "%add_ln14_7 = add i9 %j_0_7, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 841 'add' 'add_ln14_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 842 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_7, label %LOOP17, label %15" [fullyconnected/fully_connected.cpp:14]   --->   Operation 842 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i9 %j_0_7 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 843 'zext' 'zext_ln15_7' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_79 : Operation 844 [1/1] (0.00ns)   --->   "%flat_array_addr_7 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 844 'getelementptr' 'flat_array_addr_7' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_79 : Operation 845 [2/2] (3.25ns)   --->   "%flat_array_load_7 = load float* %flat_array_addr_7, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 845 'load' 'flat_array_load_7' <Predicate = (!icmp_ln14_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_79 : Operation 846 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_64 = getelementptr [400 x float]* @fullyconnected_weigh_2, i64 0, i64 %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 846 'getelementptr' 'fullyconnected_weigh_64' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_79 : Operation 847 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_65 = load float* %fullyconnected_weigh_64, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 847 'load' 'fullyconnected_weigh_65' <Predicate = (!icmp_ln14_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_79 : Operation 848 [4/4] (10.5ns)   --->   "%tmp_7 = fadd float %sum_0_7, 0x3F54E3BCE0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 848 'fadd' 'tmp_7' <Predicate = (icmp_ln14_7)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 849 'specregionbegin' 'tmp_56' <Predicate = (icmp_ln14_7)> <Delay = 0.00>

State 80 <SV = 37> <Delay = 15.6>
ST_80 : Operation 850 [1/2] (3.25ns)   --->   "%flat_array_load_7 = load float* %flat_array_addr_7, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 850 'load' 'flat_array_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_80 : Operation 851 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_65 = load float* %fullyconnected_weigh_64, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 851 'load' 'fullyconnected_weigh_65' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_80 : Operation 852 [2/2] (12.3ns)   --->   "%tmp_2_7 = fmul float %flat_array_load_7, %fullyconnected_weigh_65" [fullyconnected/fully_connected.cpp:15]   --->   Operation 852 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 38> <Delay = 12.3>
ST_81 : Operation 853 [1/2] (12.3ns)   --->   "%tmp_2_7 = fmul float %flat_array_load_7, %fullyconnected_weigh_65" [fullyconnected/fully_connected.cpp:15]   --->   Operation 853 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 39> <Delay = 10.5>
ST_82 : Operation 854 [4/4] (10.5ns)   --->   "%sum_7 = fadd float %sum_0_7, %tmp_2_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 854 'fadd' 'sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 40> <Delay = 10.5>
ST_83 : Operation 855 [3/4] (10.5ns)   --->   "%sum_7 = fadd float %sum_0_7, %tmp_2_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 855 'fadd' 'sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 41> <Delay = 10.5>
ST_84 : Operation 856 [2/4] (10.5ns)   --->   "%sum_7 = fadd float %sum_0_7, %tmp_2_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 856 'fadd' 'sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 42> <Delay = 10.5>
ST_85 : Operation 857 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 857 'specloopname' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 858 [1/4] (10.5ns)   --->   "%sum_7 = fadd float %sum_0_7, %tmp_2_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 858 'fadd' 'sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 859 [1/1] (0.00ns)   --->   "br label %14" [fullyconnected/fully_connected.cpp:14]   --->   Operation 859 'br' <Predicate = true> <Delay = 0.00>

State 86 <SV = 37> <Delay = 10.5>
ST_86 : Operation 860 [3/4] (10.5ns)   --->   "%tmp_7 = fadd float %sum_0_7, 0x3F54E3BCE0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 860 'fadd' 'tmp_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 38> <Delay = 10.5>
ST_87 : Operation 861 [2/4] (10.5ns)   --->   "%tmp_7 = fadd float %sum_0_7, 0x3F54E3BCE0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 861 'fadd' 'tmp_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 39> <Delay = 15.9>
ST_88 : Operation 862 [1/4] (10.5ns)   --->   "%tmp_7 = fadd float %sum_0_7, 0x3F54E3BCE0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 862 'fadd' 'tmp_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 863 [2/2] (5.43ns)   --->   "%tmp_114 = fcmp olt float %tmp_7, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 863 'fcmp' 'tmp_114' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 40> <Delay = 9.66>
ST_89 : Operation 864 [1/1] (0.00ns)   --->   "%dense_out_addr_7 = getelementptr [50 x float]* %dense_out, i64 0, i64 7" [fullyconnected/fully_connected.cpp:18]   --->   Operation 864 'getelementptr' 'dense_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 865 [1/1] (0.00ns)   --->   "%bitcast_ln20_7 = bitcast float %tmp_7 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 865 'bitcast' 'bitcast_ln20_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_7, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 866 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln20_7 = trunc i32 %bitcast_ln20_7 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 867 'trunc' 'trunc_ln20_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 868 [1/1] (1.55ns)   --->   "%icmp_ln20_14 = icmp ne i8 %tmp_113, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 868 'icmp' 'icmp_ln20_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 869 [1/1] (2.44ns)   --->   "%icmp_ln20_15 = icmp eq i23 %trunc_ln20_7, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 869 'icmp' 'icmp_ln20_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_7)   --->   "%or_ln20_7 = or i1 %icmp_ln20_15, %icmp_ln20_14" [fullyconnected/fully_connected.cpp:20]   --->   Operation 870 'or' 'or_ln20_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 871 [1/2] (5.43ns)   --->   "%tmp_114 = fcmp olt float %tmp_7, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 871 'fcmp' 'tmp_114' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_7)   --->   "%and_ln20_7 = and i1 %or_ln20_7, %tmp_114" [fullyconnected/fully_connected.cpp:20]   --->   Operation 872 'and' 'and_ln20_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 873 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_7 = select i1 %and_ln20_7, float 0.000000e+00, float %tmp_7" [fullyconnected/fully_connected.cpp:20]   --->   Operation 873 'select' 'select_ln20_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 874 [1/1] (3.25ns)   --->   "store float %select_ln20_7, float* %dense_out_addr_7, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 874 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_89 : Operation 875 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_55) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 875 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 876 [1/1] (1.76ns)   --->   "br label %16" [fullyconnected/fully_connected.cpp:14]   --->   Operation 876 'br' <Predicate = true> <Delay = 1.76>

State 90 <SV = 41> <Delay = 10.5>
ST_90 : Operation 877 [1/1] (0.00ns)   --->   "%sum_0_8 = phi float [ 0.000000e+00, %LOOP17 ], [ %sum_8, %17 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 877 'phi' 'sum_0_8' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 878 [1/1] (0.00ns)   --->   "%j_0_8 = phi i9 [ 0, %LOOP17 ], [ %add_ln14_8, %17 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 878 'phi' 'j_0_8' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 879 [1/1] (1.66ns)   --->   "%icmp_ln14_8 = icmp eq i9 %j_0_8, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 879 'icmp' 'icmp_ln14_8' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 880 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 880 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 881 [1/1] (1.82ns)   --->   "%add_ln14_8 = add i9 %j_0_8, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 881 'add' 'add_ln14_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 882 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_8, label %LOOP18, label %17" [fullyconnected/fully_connected.cpp:14]   --->   Operation 882 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i9 %j_0_8 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 883 'zext' 'zext_ln15_8' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_90 : Operation 884 [1/1] (0.00ns)   --->   "%flat_array_addr_8 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 884 'getelementptr' 'flat_array_addr_8' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_90 : Operation 885 [2/2] (3.25ns)   --->   "%flat_array_load_8 = load float* %flat_array_addr_8, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 885 'load' 'flat_array_load_8' <Predicate = (!icmp_ln14_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_90 : Operation 886 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_66 = getelementptr [400 x float]* @fullyconnected_weigh_1, i64 0, i64 %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 886 'getelementptr' 'fullyconnected_weigh_66' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_90 : Operation 887 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_67 = load float* %fullyconnected_weigh_66, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 887 'load' 'fullyconnected_weigh_67' <Predicate = (!icmp_ln14_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_90 : Operation 888 [4/4] (10.5ns)   --->   "%tmp_8 = fadd float %sum_0_8, 0xBFB03C07E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 888 'fadd' 'tmp_8' <Predicate = (icmp_ln14_8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 889 'specregionbegin' 'tmp_57' <Predicate = (icmp_ln14_8)> <Delay = 0.00>

State 91 <SV = 42> <Delay = 15.6>
ST_91 : Operation 890 [1/2] (3.25ns)   --->   "%flat_array_load_8 = load float* %flat_array_addr_8, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 890 'load' 'flat_array_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_91 : Operation 891 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_67 = load float* %fullyconnected_weigh_66, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 891 'load' 'fullyconnected_weigh_67' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_91 : Operation 892 [2/2] (12.3ns)   --->   "%tmp_2_8 = fmul float %flat_array_load_8, %fullyconnected_weigh_67" [fullyconnected/fully_connected.cpp:15]   --->   Operation 892 'fmul' 'tmp_2_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 43> <Delay = 12.3>
ST_92 : Operation 893 [1/2] (12.3ns)   --->   "%tmp_2_8 = fmul float %flat_array_load_8, %fullyconnected_weigh_67" [fullyconnected/fully_connected.cpp:15]   --->   Operation 893 'fmul' 'tmp_2_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 44> <Delay = 10.5>
ST_93 : Operation 894 [4/4] (10.5ns)   --->   "%sum_8 = fadd float %sum_0_8, %tmp_2_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 894 'fadd' 'sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 45> <Delay = 10.5>
ST_94 : Operation 895 [3/4] (10.5ns)   --->   "%sum_8 = fadd float %sum_0_8, %tmp_2_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 895 'fadd' 'sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 46> <Delay = 10.5>
ST_95 : Operation 896 [2/4] (10.5ns)   --->   "%sum_8 = fadd float %sum_0_8, %tmp_2_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 896 'fadd' 'sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 47> <Delay = 10.5>
ST_96 : Operation 897 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 897 'specloopname' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 898 [1/4] (10.5ns)   --->   "%sum_8 = fadd float %sum_0_8, %tmp_2_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 898 'fadd' 'sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 899 [1/1] (0.00ns)   --->   "br label %16" [fullyconnected/fully_connected.cpp:14]   --->   Operation 899 'br' <Predicate = true> <Delay = 0.00>

State 97 <SV = 42> <Delay = 10.5>
ST_97 : Operation 900 [3/4] (10.5ns)   --->   "%tmp_8 = fadd float %sum_0_8, 0xBFB03C07E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 900 'fadd' 'tmp_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 43> <Delay = 10.5>
ST_98 : Operation 901 [2/4] (10.5ns)   --->   "%tmp_8 = fadd float %sum_0_8, 0xBFB03C07E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 901 'fadd' 'tmp_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 44> <Delay = 15.9>
ST_99 : Operation 902 [1/4] (10.5ns)   --->   "%tmp_8 = fadd float %sum_0_8, 0xBFB03C07E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 902 'fadd' 'tmp_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 903 [2/2] (5.43ns)   --->   "%tmp_116 = fcmp olt float %tmp_8, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 903 'fcmp' 'tmp_116' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 9.66>
ST_100 : Operation 904 [1/1] (0.00ns)   --->   "%dense_out_addr_8 = getelementptr [50 x float]* %dense_out, i64 0, i64 8" [fullyconnected/fully_connected.cpp:18]   --->   Operation 904 'getelementptr' 'dense_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln20_8 = bitcast float %tmp_8 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 905 'bitcast' 'bitcast_ln20_8' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_8, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 906 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln20_8 = trunc i32 %bitcast_ln20_8 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 907 'trunc' 'trunc_ln20_8' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 908 [1/1] (1.55ns)   --->   "%icmp_ln20_16 = icmp ne i8 %tmp_115, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 908 'icmp' 'icmp_ln20_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 909 [1/1] (2.44ns)   --->   "%icmp_ln20_17 = icmp eq i23 %trunc_ln20_8, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 909 'icmp' 'icmp_ln20_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_8)   --->   "%or_ln20_8 = or i1 %icmp_ln20_17, %icmp_ln20_16" [fullyconnected/fully_connected.cpp:20]   --->   Operation 910 'or' 'or_ln20_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 911 [1/2] (5.43ns)   --->   "%tmp_116 = fcmp olt float %tmp_8, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 911 'fcmp' 'tmp_116' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_8)   --->   "%and_ln20_8 = and i1 %or_ln20_8, %tmp_116" [fullyconnected/fully_connected.cpp:20]   --->   Operation 912 'and' 'and_ln20_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 913 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_8 = select i1 %and_ln20_8, float 0.000000e+00, float %tmp_8" [fullyconnected/fully_connected.cpp:20]   --->   Operation 913 'select' 'select_ln20_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 914 [1/1] (3.25ns)   --->   "store float %select_ln20_8, float* %dense_out_addr_8, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 914 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_100 : Operation 915 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_56) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 915 'specregionend' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 916 [1/1] (1.76ns)   --->   "br label %18" [fullyconnected/fully_connected.cpp:14]   --->   Operation 916 'br' <Predicate = true> <Delay = 1.76>

State 101 <SV = 46> <Delay = 10.5>
ST_101 : Operation 917 [1/1] (0.00ns)   --->   "%sum_0_9 = phi float [ 0.000000e+00, %LOOP18 ], [ %sum_9, %19 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 917 'phi' 'sum_0_9' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 918 [1/1] (0.00ns)   --->   "%j_0_9 = phi i9 [ 0, %LOOP18 ], [ %add_ln14_9, %19 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 918 'phi' 'j_0_9' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 919 [1/1] (1.66ns)   --->   "%icmp_ln14_9 = icmp eq i9 %j_0_9, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 919 'icmp' 'icmp_ln14_9' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 920 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 920 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 921 [1/1] (1.82ns)   --->   "%add_ln14_9 = add i9 %j_0_9, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 921 'add' 'add_ln14_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 922 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_9, label %LOOP19, label %19" [fullyconnected/fully_connected.cpp:14]   --->   Operation 922 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i9 %j_0_9 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 923 'zext' 'zext_ln15_9' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_101 : Operation 924 [1/1] (0.00ns)   --->   "%flat_array_addr_9 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 924 'getelementptr' 'flat_array_addr_9' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_101 : Operation 925 [2/2] (3.25ns)   --->   "%flat_array_load_9 = load float* %flat_array_addr_9, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 925 'load' 'flat_array_load_9' <Predicate = (!icmp_ln14_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_101 : Operation 926 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_68 = getelementptr [400 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 926 'getelementptr' 'fullyconnected_weigh_68' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_101 : Operation 927 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_69 = load float* %fullyconnected_weigh_68, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 927 'load' 'fullyconnected_weigh_69' <Predicate = (!icmp_ln14_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_101 : Operation 928 [4/4] (10.5ns)   --->   "%tmp_9 = fadd float %sum_0_9, 0xBFA0720860000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 928 'fadd' 'tmp_9' <Predicate = (icmp_ln14_9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 929 'specregionbegin' 'tmp_58' <Predicate = (icmp_ln14_9)> <Delay = 0.00>

State 102 <SV = 47> <Delay = 15.6>
ST_102 : Operation 930 [1/2] (3.25ns)   --->   "%flat_array_load_9 = load float* %flat_array_addr_9, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 930 'load' 'flat_array_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_102 : Operation 931 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_69 = load float* %fullyconnected_weigh_68, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 931 'load' 'fullyconnected_weigh_69' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_102 : Operation 932 [2/2] (12.3ns)   --->   "%tmp_2_9 = fmul float %flat_array_load_9, %fullyconnected_weigh_69" [fullyconnected/fully_connected.cpp:15]   --->   Operation 932 'fmul' 'tmp_2_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 48> <Delay = 12.3>
ST_103 : Operation 933 [1/2] (12.3ns)   --->   "%tmp_2_9 = fmul float %flat_array_load_9, %fullyconnected_weigh_69" [fullyconnected/fully_connected.cpp:15]   --->   Operation 933 'fmul' 'tmp_2_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 49> <Delay = 10.5>
ST_104 : Operation 934 [4/4] (10.5ns)   --->   "%sum_9 = fadd float %sum_0_9, %tmp_2_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 934 'fadd' 'sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 50> <Delay = 10.5>
ST_105 : Operation 935 [3/4] (10.5ns)   --->   "%sum_9 = fadd float %sum_0_9, %tmp_2_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 935 'fadd' 'sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 51> <Delay = 10.5>
ST_106 : Operation 936 [2/4] (10.5ns)   --->   "%sum_9 = fadd float %sum_0_9, %tmp_2_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 936 'fadd' 'sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 52> <Delay = 10.5>
ST_107 : Operation 937 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 937 'specloopname' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 938 [1/4] (10.5ns)   --->   "%sum_9 = fadd float %sum_0_9, %tmp_2_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 938 'fadd' 'sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 939 [1/1] (0.00ns)   --->   "br label %18" [fullyconnected/fully_connected.cpp:14]   --->   Operation 939 'br' <Predicate = true> <Delay = 0.00>

State 108 <SV = 47> <Delay = 10.5>
ST_108 : Operation 940 [3/4] (10.5ns)   --->   "%tmp_9 = fadd float %sum_0_9, 0xBFA0720860000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 940 'fadd' 'tmp_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 48> <Delay = 10.5>
ST_109 : Operation 941 [2/4] (10.5ns)   --->   "%tmp_9 = fadd float %sum_0_9, 0xBFA0720860000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 941 'fadd' 'tmp_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 49> <Delay = 15.9>
ST_110 : Operation 942 [1/4] (10.5ns)   --->   "%tmp_9 = fadd float %sum_0_9, 0xBFA0720860000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 942 'fadd' 'tmp_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 943 [2/2] (5.43ns)   --->   "%tmp_118 = fcmp olt float %tmp_9, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 943 'fcmp' 'tmp_118' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 50> <Delay = 9.66>
ST_111 : Operation 944 [1/1] (0.00ns)   --->   "%dense_out_addr_9 = getelementptr [50 x float]* %dense_out, i64 0, i64 9" [fullyconnected/fully_connected.cpp:18]   --->   Operation 944 'getelementptr' 'dense_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 945 [1/1] (0.00ns)   --->   "%bitcast_ln20_9 = bitcast float %tmp_9 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 945 'bitcast' 'bitcast_ln20_9' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_9, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 946 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln20_9 = trunc i32 %bitcast_ln20_9 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 947 'trunc' 'trunc_ln20_9' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 948 [1/1] (1.55ns)   --->   "%icmp_ln20_18 = icmp ne i8 %tmp_117, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 948 'icmp' 'icmp_ln20_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 949 [1/1] (2.44ns)   --->   "%icmp_ln20_19 = icmp eq i23 %trunc_ln20_9, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 949 'icmp' 'icmp_ln20_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_9)   --->   "%or_ln20_9 = or i1 %icmp_ln20_19, %icmp_ln20_18" [fullyconnected/fully_connected.cpp:20]   --->   Operation 950 'or' 'or_ln20_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 951 [1/2] (5.43ns)   --->   "%tmp_118 = fcmp olt float %tmp_9, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 951 'fcmp' 'tmp_118' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_9)   --->   "%and_ln20_9 = and i1 %or_ln20_9, %tmp_118" [fullyconnected/fully_connected.cpp:20]   --->   Operation 952 'and' 'and_ln20_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 953 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_9 = select i1 %and_ln20_9, float 0.000000e+00, float %tmp_9" [fullyconnected/fully_connected.cpp:20]   --->   Operation 953 'select' 'select_ln20_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 954 [1/1] (3.25ns)   --->   "store float %select_ln20_9, float* %dense_out_addr_9, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 954 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_111 : Operation 955 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_57) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 955 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 956 [1/1] (1.76ns)   --->   "br label %20" [fullyconnected/fully_connected.cpp:14]   --->   Operation 956 'br' <Predicate = true> <Delay = 1.76>

State 112 <SV = 51> <Delay = 10.5>
ST_112 : Operation 957 [1/1] (0.00ns)   --->   "%sum_0_10 = phi float [ 0.000000e+00, %LOOP19 ], [ %sum_10, %21 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 957 'phi' 'sum_0_10' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 958 [1/1] (0.00ns)   --->   "%j_0_10 = phi i9 [ 0, %LOOP19 ], [ %add_ln14_10, %21 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 958 'phi' 'j_0_10' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 959 [1/1] (1.66ns)   --->   "%icmp_ln14_10 = icmp eq i9 %j_0_10, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 959 'icmp' 'icmp_ln14_10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 960 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 960 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 961 [1/1] (1.82ns)   --->   "%add_ln14_10 = add i9 %j_0_10, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 961 'add' 'add_ln14_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 962 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_10, label %LOOP110, label %21" [fullyconnected/fully_connected.cpp:14]   --->   Operation 962 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i9 %j_0_10 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 963 'zext' 'zext_ln15_10' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_112 : Operation 964 [1/1] (0.00ns)   --->   "%flat_array_addr_10 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 964 'getelementptr' 'flat_array_addr_10' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_112 : Operation 965 [2/2] (3.25ns)   --->   "%flat_array_load_10 = load float* %flat_array_addr_10, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 965 'load' 'flat_array_load_10' <Predicate = (!icmp_ln14_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_112 : Operation 966 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_70 = getelementptr [400 x float]* @fullyconnected_weigh_47, i64 0, i64 %zext_ln15_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 966 'getelementptr' 'fullyconnected_weigh_70' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_112 : Operation 967 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_71 = load float* %fullyconnected_weigh_70, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 967 'load' 'fullyconnected_weigh_71' <Predicate = (!icmp_ln14_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_112 : Operation 968 [4/4] (10.5ns)   --->   "%tmp_10 = fadd float %sum_0_10, 0xBF9DE7A740000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 968 'fadd' 'tmp_10' <Predicate = (icmp_ln14_10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 969 'specregionbegin' 'tmp_59' <Predicate = (icmp_ln14_10)> <Delay = 0.00>

State 113 <SV = 52> <Delay = 15.6>
ST_113 : Operation 970 [1/2] (3.25ns)   --->   "%flat_array_load_10 = load float* %flat_array_addr_10, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 970 'load' 'flat_array_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_113 : Operation 971 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_71 = load float* %fullyconnected_weigh_70, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 971 'load' 'fullyconnected_weigh_71' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_113 : Operation 972 [2/2] (12.3ns)   --->   "%tmp_2_s = fmul float %flat_array_load_10, %fullyconnected_weigh_71" [fullyconnected/fully_connected.cpp:15]   --->   Operation 972 'fmul' 'tmp_2_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 53> <Delay = 12.3>
ST_114 : Operation 973 [1/2] (12.3ns)   --->   "%tmp_2_s = fmul float %flat_array_load_10, %fullyconnected_weigh_71" [fullyconnected/fully_connected.cpp:15]   --->   Operation 973 'fmul' 'tmp_2_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 54> <Delay = 10.5>
ST_115 : Operation 974 [4/4] (10.5ns)   --->   "%sum_10 = fadd float %sum_0_10, %tmp_2_s" [fullyconnected/fully_connected.cpp:15]   --->   Operation 974 'fadd' 'sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 55> <Delay = 10.5>
ST_116 : Operation 975 [3/4] (10.5ns)   --->   "%sum_10 = fadd float %sum_0_10, %tmp_2_s" [fullyconnected/fully_connected.cpp:15]   --->   Operation 975 'fadd' 'sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 56> <Delay = 10.5>
ST_117 : Operation 976 [2/4] (10.5ns)   --->   "%sum_10 = fadd float %sum_0_10, %tmp_2_s" [fullyconnected/fully_connected.cpp:15]   --->   Operation 976 'fadd' 'sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 57> <Delay = 10.5>
ST_118 : Operation 977 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 977 'specloopname' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 978 [1/4] (10.5ns)   --->   "%sum_10 = fadd float %sum_0_10, %tmp_2_s" [fullyconnected/fully_connected.cpp:15]   --->   Operation 978 'fadd' 'sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 979 [1/1] (0.00ns)   --->   "br label %20" [fullyconnected/fully_connected.cpp:14]   --->   Operation 979 'br' <Predicate = true> <Delay = 0.00>

State 119 <SV = 52> <Delay = 10.5>
ST_119 : Operation 980 [3/4] (10.5ns)   --->   "%tmp_10 = fadd float %sum_0_10, 0xBF9DE7A740000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 980 'fadd' 'tmp_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 53> <Delay = 10.5>
ST_120 : Operation 981 [2/4] (10.5ns)   --->   "%tmp_10 = fadd float %sum_0_10, 0xBF9DE7A740000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 981 'fadd' 'tmp_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 54> <Delay = 15.9>
ST_121 : Operation 982 [1/4] (10.5ns)   --->   "%tmp_10 = fadd float %sum_0_10, 0xBF9DE7A740000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 982 'fadd' 'tmp_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 983 [2/2] (5.43ns)   --->   "%tmp_120 = fcmp olt float %tmp_10, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 983 'fcmp' 'tmp_120' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 55> <Delay = 9.66>
ST_122 : Operation 984 [1/1] (0.00ns)   --->   "%dense_out_addr_10 = getelementptr [50 x float]* %dense_out, i64 0, i64 10" [fullyconnected/fully_connected.cpp:18]   --->   Operation 984 'getelementptr' 'dense_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 985 [1/1] (0.00ns)   --->   "%bitcast_ln20_10 = bitcast float %tmp_10 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 985 'bitcast' 'bitcast_ln20_10' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_10, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 986 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln20_10 = trunc i32 %bitcast_ln20_10 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 987 'trunc' 'trunc_ln20_10' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 988 [1/1] (1.55ns)   --->   "%icmp_ln20_20 = icmp ne i8 %tmp_119, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 988 'icmp' 'icmp_ln20_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 989 [1/1] (2.44ns)   --->   "%icmp_ln20_21 = icmp eq i23 %trunc_ln20_10, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 989 'icmp' 'icmp_ln20_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_10)   --->   "%or_ln20_10 = or i1 %icmp_ln20_21, %icmp_ln20_20" [fullyconnected/fully_connected.cpp:20]   --->   Operation 990 'or' 'or_ln20_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 991 [1/2] (5.43ns)   --->   "%tmp_120 = fcmp olt float %tmp_10, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 991 'fcmp' 'tmp_120' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_10)   --->   "%and_ln20_10 = and i1 %or_ln20_10, %tmp_120" [fullyconnected/fully_connected.cpp:20]   --->   Operation 992 'and' 'and_ln20_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 993 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_10 = select i1 %and_ln20_10, float 0.000000e+00, float %tmp_10" [fullyconnected/fully_connected.cpp:20]   --->   Operation 993 'select' 'select_ln20_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 994 [1/1] (3.25ns)   --->   "store float %select_ln20_10, float* %dense_out_addr_10, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 994 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_122 : Operation 995 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_58) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 995 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 996 [1/1] (1.76ns)   --->   "br label %22" [fullyconnected/fully_connected.cpp:14]   --->   Operation 996 'br' <Predicate = true> <Delay = 1.76>

State 123 <SV = 56> <Delay = 10.5>
ST_123 : Operation 997 [1/1] (0.00ns)   --->   "%sum_0_11 = phi float [ 0.000000e+00, %LOOP110 ], [ %sum_11, %23 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 997 'phi' 'sum_0_11' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 998 [1/1] (0.00ns)   --->   "%j_0_11 = phi i9 [ 0, %LOOP110 ], [ %add_ln14_11, %23 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 998 'phi' 'j_0_11' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 999 [1/1] (1.66ns)   --->   "%icmp_ln14_11 = icmp eq i9 %j_0_11, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 999 'icmp' 'icmp_ln14_11' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1000 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1000 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1001 [1/1] (1.82ns)   --->   "%add_ln14_11 = add i9 %j_0_11, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1001 'add' 'add_ln14_11' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1002 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_11, label %LOOP111, label %23" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1002 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln15_11 = zext i9 %j_0_11 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1003 'zext' 'zext_ln15_11' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_123 : Operation 1004 [1/1] (0.00ns)   --->   "%flat_array_addr_11 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1004 'getelementptr' 'flat_array_addr_11' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_123 : Operation 1005 [2/2] (3.25ns)   --->   "%flat_array_load_11 = load float* %flat_array_addr_11, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1005 'load' 'flat_array_load_11' <Predicate = (!icmp_ln14_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_123 : Operation 1006 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_72 = getelementptr [400 x float]* @fullyconnected_weigh_46, i64 0, i64 %zext_ln15_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1006 'getelementptr' 'fullyconnected_weigh_72' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_123 : Operation 1007 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_73 = load float* %fullyconnected_weigh_72, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1007 'load' 'fullyconnected_weigh_73' <Predicate = (!icmp_ln14_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_123 : Operation 1008 [4/4] (10.5ns)   --->   "%tmp_11 = fadd float %sum_0_11, 0x3F958FB440000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1008 'fadd' 'tmp_11' <Predicate = (icmp_ln14_11)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1009 'specregionbegin' 'tmp_60' <Predicate = (icmp_ln14_11)> <Delay = 0.00>

State 124 <SV = 57> <Delay = 15.6>
ST_124 : Operation 1010 [1/2] (3.25ns)   --->   "%flat_array_load_11 = load float* %flat_array_addr_11, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1010 'load' 'flat_array_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_124 : Operation 1011 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_73 = load float* %fullyconnected_weigh_72, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1011 'load' 'fullyconnected_weigh_73' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_124 : Operation 1012 [2/2] (12.3ns)   --->   "%tmp_2_10 = fmul float %flat_array_load_11, %fullyconnected_weigh_73" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1012 'fmul' 'tmp_2_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 58> <Delay = 12.3>
ST_125 : Operation 1013 [1/2] (12.3ns)   --->   "%tmp_2_10 = fmul float %flat_array_load_11, %fullyconnected_weigh_73" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1013 'fmul' 'tmp_2_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 59> <Delay = 10.5>
ST_126 : Operation 1014 [4/4] (10.5ns)   --->   "%sum_11 = fadd float %sum_0_11, %tmp_2_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1014 'fadd' 'sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 60> <Delay = 10.5>
ST_127 : Operation 1015 [3/4] (10.5ns)   --->   "%sum_11 = fadd float %sum_0_11, %tmp_2_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1015 'fadd' 'sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 61> <Delay = 10.5>
ST_128 : Operation 1016 [2/4] (10.5ns)   --->   "%sum_11 = fadd float %sum_0_11, %tmp_2_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1016 'fadd' 'sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 62> <Delay = 10.5>
ST_129 : Operation 1017 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1017 'specloopname' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1018 [1/4] (10.5ns)   --->   "%sum_11 = fadd float %sum_0_11, %tmp_2_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1018 'fadd' 'sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1019 [1/1] (0.00ns)   --->   "br label %22" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1019 'br' <Predicate = true> <Delay = 0.00>

State 130 <SV = 57> <Delay = 10.5>
ST_130 : Operation 1020 [3/4] (10.5ns)   --->   "%tmp_11 = fadd float %sum_0_11, 0x3F958FB440000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1020 'fadd' 'tmp_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 58> <Delay = 10.5>
ST_131 : Operation 1021 [2/4] (10.5ns)   --->   "%tmp_11 = fadd float %sum_0_11, 0x3F958FB440000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1021 'fadd' 'tmp_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 59> <Delay = 15.9>
ST_132 : Operation 1022 [1/4] (10.5ns)   --->   "%tmp_11 = fadd float %sum_0_11, 0x3F958FB440000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1022 'fadd' 'tmp_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1023 [2/2] (5.43ns)   --->   "%tmp_122 = fcmp olt float %tmp_11, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1023 'fcmp' 'tmp_122' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 60> <Delay = 9.66>
ST_133 : Operation 1024 [1/1] (0.00ns)   --->   "%dense_out_addr_11 = getelementptr [50 x float]* %dense_out, i64 0, i64 11" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1024 'getelementptr' 'dense_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1025 [1/1] (0.00ns)   --->   "%bitcast_ln20_11 = bitcast float %tmp_11 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1025 'bitcast' 'bitcast_ln20_11' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_121 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_11, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1026 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln20_11 = trunc i32 %bitcast_ln20_11 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1027 'trunc' 'trunc_ln20_11' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1028 [1/1] (1.55ns)   --->   "%icmp_ln20_22 = icmp ne i8 %tmp_121, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1028 'icmp' 'icmp_ln20_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1029 [1/1] (2.44ns)   --->   "%icmp_ln20_23 = icmp eq i23 %trunc_ln20_11, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1029 'icmp' 'icmp_ln20_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_11)   --->   "%or_ln20_11 = or i1 %icmp_ln20_23, %icmp_ln20_22" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1030 'or' 'or_ln20_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1031 [1/2] (5.43ns)   --->   "%tmp_122 = fcmp olt float %tmp_11, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1031 'fcmp' 'tmp_122' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_11)   --->   "%and_ln20_11 = and i1 %or_ln20_11, %tmp_122" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1032 'and' 'and_ln20_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1033 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_11 = select i1 %and_ln20_11, float 0.000000e+00, float %tmp_11" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1033 'select' 'select_ln20_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1034 [1/1] (3.25ns)   --->   "store float %select_ln20_11, float* %dense_out_addr_11, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1034 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_133 : Operation 1035 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_59) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1035 'specregionend' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1036 [1/1] (1.76ns)   --->   "br label %24" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1036 'br' <Predicate = true> <Delay = 1.76>

State 134 <SV = 61> <Delay = 10.5>
ST_134 : Operation 1037 [1/1] (0.00ns)   --->   "%sum_0_12 = phi float [ 0.000000e+00, %LOOP111 ], [ %sum_12, %25 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1037 'phi' 'sum_0_12' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1038 [1/1] (0.00ns)   --->   "%j_0_12 = phi i9 [ 0, %LOOP111 ], [ %add_ln14_12, %25 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1038 'phi' 'j_0_12' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1039 [1/1] (1.66ns)   --->   "%icmp_ln14_12 = icmp eq i9 %j_0_12, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1039 'icmp' 'icmp_ln14_12' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1040 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1040 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1041 [1/1] (1.82ns)   --->   "%add_ln14_12 = add i9 %j_0_12, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1041 'add' 'add_ln14_12' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1042 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_12, label %LOOP112, label %25" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1042 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln15_12 = zext i9 %j_0_12 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1043 'zext' 'zext_ln15_12' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_134 : Operation 1044 [1/1] (0.00ns)   --->   "%flat_array_addr_12 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1044 'getelementptr' 'flat_array_addr_12' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_134 : Operation 1045 [2/2] (3.25ns)   --->   "%flat_array_load_12 = load float* %flat_array_addr_12, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1045 'load' 'flat_array_load_12' <Predicate = (!icmp_ln14_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_134 : Operation 1046 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_74 = getelementptr [400 x float]* @fullyconnected_weigh_45, i64 0, i64 %zext_ln15_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1046 'getelementptr' 'fullyconnected_weigh_74' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_134 : Operation 1047 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_75 = load float* %fullyconnected_weigh_74, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1047 'load' 'fullyconnected_weigh_75' <Predicate = (!icmp_ln14_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_134 : Operation 1048 [4/4] (10.5ns)   --->   "%tmp_12 = fadd float %sum_0_12, 0x3F7AC79700000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1048 'fadd' 'tmp_12' <Predicate = (icmp_ln14_12)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1049 'specregionbegin' 'tmp_61' <Predicate = (icmp_ln14_12)> <Delay = 0.00>

State 135 <SV = 62> <Delay = 15.6>
ST_135 : Operation 1050 [1/2] (3.25ns)   --->   "%flat_array_load_12 = load float* %flat_array_addr_12, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1050 'load' 'flat_array_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_135 : Operation 1051 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_75 = load float* %fullyconnected_weigh_74, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1051 'load' 'fullyconnected_weigh_75' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_135 : Operation 1052 [2/2] (12.3ns)   --->   "%tmp_2_11 = fmul float %flat_array_load_12, %fullyconnected_weigh_75" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1052 'fmul' 'tmp_2_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 63> <Delay = 12.3>
ST_136 : Operation 1053 [1/2] (12.3ns)   --->   "%tmp_2_11 = fmul float %flat_array_load_12, %fullyconnected_weigh_75" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1053 'fmul' 'tmp_2_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 64> <Delay = 10.5>
ST_137 : Operation 1054 [4/4] (10.5ns)   --->   "%sum_12 = fadd float %sum_0_12, %tmp_2_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1054 'fadd' 'sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 65> <Delay = 10.5>
ST_138 : Operation 1055 [3/4] (10.5ns)   --->   "%sum_12 = fadd float %sum_0_12, %tmp_2_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1055 'fadd' 'sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 66> <Delay = 10.5>
ST_139 : Operation 1056 [2/4] (10.5ns)   --->   "%sum_12 = fadd float %sum_0_12, %tmp_2_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1056 'fadd' 'sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 67> <Delay = 10.5>
ST_140 : Operation 1057 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1057 'specloopname' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1058 [1/4] (10.5ns)   --->   "%sum_12 = fadd float %sum_0_12, %tmp_2_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1058 'fadd' 'sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1059 [1/1] (0.00ns)   --->   "br label %24" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1059 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 62> <Delay = 10.5>
ST_141 : Operation 1060 [3/4] (10.5ns)   --->   "%tmp_12 = fadd float %sum_0_12, 0x3F7AC79700000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1060 'fadd' 'tmp_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 63> <Delay = 10.5>
ST_142 : Operation 1061 [2/4] (10.5ns)   --->   "%tmp_12 = fadd float %sum_0_12, 0x3F7AC79700000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1061 'fadd' 'tmp_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 64> <Delay = 15.9>
ST_143 : Operation 1062 [1/4] (10.5ns)   --->   "%tmp_12 = fadd float %sum_0_12, 0x3F7AC79700000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1062 'fadd' 'tmp_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1063 [2/2] (5.43ns)   --->   "%tmp_124 = fcmp olt float %tmp_12, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1063 'fcmp' 'tmp_124' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 65> <Delay = 9.66>
ST_144 : Operation 1064 [1/1] (0.00ns)   --->   "%dense_out_addr_12 = getelementptr [50 x float]* %dense_out, i64 0, i64 12" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1064 'getelementptr' 'dense_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1065 [1/1] (0.00ns)   --->   "%bitcast_ln20_12 = bitcast float %tmp_12 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1065 'bitcast' 'bitcast_ln20_12' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_123 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_12, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1066 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln20_12 = trunc i32 %bitcast_ln20_12 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1067 'trunc' 'trunc_ln20_12' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1068 [1/1] (1.55ns)   --->   "%icmp_ln20_24 = icmp ne i8 %tmp_123, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1068 'icmp' 'icmp_ln20_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1069 [1/1] (2.44ns)   --->   "%icmp_ln20_25 = icmp eq i23 %trunc_ln20_12, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1069 'icmp' 'icmp_ln20_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_12)   --->   "%or_ln20_12 = or i1 %icmp_ln20_25, %icmp_ln20_24" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1070 'or' 'or_ln20_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1071 [1/2] (5.43ns)   --->   "%tmp_124 = fcmp olt float %tmp_12, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1071 'fcmp' 'tmp_124' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_12)   --->   "%and_ln20_12 = and i1 %or_ln20_12, %tmp_124" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1072 'and' 'and_ln20_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1073 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_12 = select i1 %and_ln20_12, float 0.000000e+00, float %tmp_12" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1073 'select' 'select_ln20_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 1074 [1/1] (3.25ns)   --->   "store float %select_ln20_12, float* %dense_out_addr_12, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1074 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_144 : Operation 1075 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_60) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1075 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1076 [1/1] (1.76ns)   --->   "br label %26" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1076 'br' <Predicate = true> <Delay = 1.76>

State 145 <SV = 66> <Delay = 10.5>
ST_145 : Operation 1077 [1/1] (0.00ns)   --->   "%sum_0_13 = phi float [ 0.000000e+00, %LOOP112 ], [ %sum_13, %27 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1077 'phi' 'sum_0_13' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1078 [1/1] (0.00ns)   --->   "%j_0_13 = phi i9 [ 0, %LOOP112 ], [ %add_ln14_13, %27 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1078 'phi' 'j_0_13' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1079 [1/1] (1.66ns)   --->   "%icmp_ln14_13 = icmp eq i9 %j_0_13, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1079 'icmp' 'icmp_ln14_13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1080 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1080 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1081 [1/1] (1.82ns)   --->   "%add_ln14_13 = add i9 %j_0_13, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1081 'add' 'add_ln14_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1082 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_13, label %LOOP113, label %27" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1082 'br' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln15_13 = zext i9 %j_0_13 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1083 'zext' 'zext_ln15_13' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_145 : Operation 1084 [1/1] (0.00ns)   --->   "%flat_array_addr_13 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1084 'getelementptr' 'flat_array_addr_13' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_145 : Operation 1085 [2/2] (3.25ns)   --->   "%flat_array_load_13 = load float* %flat_array_addr_13, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1085 'load' 'flat_array_load_13' <Predicate = (!icmp_ln14_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_145 : Operation 1086 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_76 = getelementptr [400 x float]* @fullyconnected_weigh_44, i64 0, i64 %zext_ln15_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1086 'getelementptr' 'fullyconnected_weigh_76' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_145 : Operation 1087 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_77 = load float* %fullyconnected_weigh_76, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1087 'load' 'fullyconnected_weigh_77' <Predicate = (!icmp_ln14_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_145 : Operation 1088 [4/4] (10.5ns)   --->   "%tmp_13 = fadd float %sum_0_13, 0xBF8CCC0380000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1088 'fadd' 'tmp_13' <Predicate = (icmp_ln14_13)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1089 'specregionbegin' 'tmp_62' <Predicate = (icmp_ln14_13)> <Delay = 0.00>

State 146 <SV = 67> <Delay = 15.6>
ST_146 : Operation 1090 [1/2] (3.25ns)   --->   "%flat_array_load_13 = load float* %flat_array_addr_13, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1090 'load' 'flat_array_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_146 : Operation 1091 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_77 = load float* %fullyconnected_weigh_76, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1091 'load' 'fullyconnected_weigh_77' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_146 : Operation 1092 [2/2] (12.3ns)   --->   "%tmp_2_12 = fmul float %flat_array_load_13, %fullyconnected_weigh_77" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1092 'fmul' 'tmp_2_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 68> <Delay = 12.3>
ST_147 : Operation 1093 [1/2] (12.3ns)   --->   "%tmp_2_12 = fmul float %flat_array_load_13, %fullyconnected_weigh_77" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1093 'fmul' 'tmp_2_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 69> <Delay = 10.5>
ST_148 : Operation 1094 [4/4] (10.5ns)   --->   "%sum_13 = fadd float %sum_0_13, %tmp_2_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1094 'fadd' 'sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 70> <Delay = 10.5>
ST_149 : Operation 1095 [3/4] (10.5ns)   --->   "%sum_13 = fadd float %sum_0_13, %tmp_2_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1095 'fadd' 'sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 71> <Delay = 10.5>
ST_150 : Operation 1096 [2/4] (10.5ns)   --->   "%sum_13 = fadd float %sum_0_13, %tmp_2_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1096 'fadd' 'sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 72> <Delay = 10.5>
ST_151 : Operation 1097 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1097 'specloopname' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1098 [1/4] (10.5ns)   --->   "%sum_13 = fadd float %sum_0_13, %tmp_2_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1098 'fadd' 'sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1099 [1/1] (0.00ns)   --->   "br label %26" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1099 'br' <Predicate = true> <Delay = 0.00>

State 152 <SV = 67> <Delay = 10.5>
ST_152 : Operation 1100 [3/4] (10.5ns)   --->   "%tmp_13 = fadd float %sum_0_13, 0xBF8CCC0380000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1100 'fadd' 'tmp_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 68> <Delay = 10.5>
ST_153 : Operation 1101 [2/4] (10.5ns)   --->   "%tmp_13 = fadd float %sum_0_13, 0xBF8CCC0380000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1101 'fadd' 'tmp_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 69> <Delay = 15.9>
ST_154 : Operation 1102 [1/4] (10.5ns)   --->   "%tmp_13 = fadd float %sum_0_13, 0xBF8CCC0380000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1102 'fadd' 'tmp_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1103 [2/2] (5.43ns)   --->   "%tmp_126 = fcmp olt float %tmp_13, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1103 'fcmp' 'tmp_126' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 70> <Delay = 9.66>
ST_155 : Operation 1104 [1/1] (0.00ns)   --->   "%dense_out_addr_13 = getelementptr [50 x float]* %dense_out, i64 0, i64 13" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1104 'getelementptr' 'dense_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1105 [1/1] (0.00ns)   --->   "%bitcast_ln20_13 = bitcast float %tmp_13 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1105 'bitcast' 'bitcast_ln20_13' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_13, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1106 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln20_13 = trunc i32 %bitcast_ln20_13 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1107 'trunc' 'trunc_ln20_13' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1108 [1/1] (1.55ns)   --->   "%icmp_ln20_26 = icmp ne i8 %tmp_125, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1108 'icmp' 'icmp_ln20_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1109 [1/1] (2.44ns)   --->   "%icmp_ln20_27 = icmp eq i23 %trunc_ln20_13, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1109 'icmp' 'icmp_ln20_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_13)   --->   "%or_ln20_13 = or i1 %icmp_ln20_27, %icmp_ln20_26" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1110 'or' 'or_ln20_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1111 [1/2] (5.43ns)   --->   "%tmp_126 = fcmp olt float %tmp_13, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1111 'fcmp' 'tmp_126' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_13)   --->   "%and_ln20_13 = and i1 %or_ln20_13, %tmp_126" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1112 'and' 'and_ln20_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1113 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_13 = select i1 %and_ln20_13, float 0.000000e+00, float %tmp_13" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1113 'select' 'select_ln20_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 1114 [1/1] (3.25ns)   --->   "store float %select_ln20_13, float* %dense_out_addr_13, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_155 : Operation 1115 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_61) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1115 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1116 [1/1] (1.76ns)   --->   "br label %28" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1116 'br' <Predicate = true> <Delay = 1.76>

State 156 <SV = 71> <Delay = 10.5>
ST_156 : Operation 1117 [1/1] (0.00ns)   --->   "%sum_0_14 = phi float [ 0.000000e+00, %LOOP113 ], [ %sum_14, %29 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1117 'phi' 'sum_0_14' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1118 [1/1] (0.00ns)   --->   "%j_0_14 = phi i9 [ 0, %LOOP113 ], [ %add_ln14_14, %29 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1118 'phi' 'j_0_14' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1119 [1/1] (1.66ns)   --->   "%icmp_ln14_14 = icmp eq i9 %j_0_14, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1119 'icmp' 'icmp_ln14_14' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1120 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1120 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1121 [1/1] (1.82ns)   --->   "%add_ln14_14 = add i9 %j_0_14, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1121 'add' 'add_ln14_14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_14, label %LOOP114, label %29" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1122 'br' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln15_14 = zext i9 %j_0_14 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1123 'zext' 'zext_ln15_14' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_156 : Operation 1124 [1/1] (0.00ns)   --->   "%flat_array_addr_14 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1124 'getelementptr' 'flat_array_addr_14' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_156 : Operation 1125 [2/2] (3.25ns)   --->   "%flat_array_load_14 = load float* %flat_array_addr_14, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1125 'load' 'flat_array_load_14' <Predicate = (!icmp_ln14_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_156 : Operation 1126 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_78 = getelementptr [400 x float]* @fullyconnected_weigh_43, i64 0, i64 %zext_ln15_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1126 'getelementptr' 'fullyconnected_weigh_78' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_156 : Operation 1127 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_79 = load float* %fullyconnected_weigh_78, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1127 'load' 'fullyconnected_weigh_79' <Predicate = (!icmp_ln14_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_156 : Operation 1128 [4/4] (10.5ns)   --->   "%tmp_14 = fadd float %sum_0_14, 0x3F89E0E740000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1128 'fadd' 'tmp_14' <Predicate = (icmp_ln14_14)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1129 'specregionbegin' 'tmp_63' <Predicate = (icmp_ln14_14)> <Delay = 0.00>

State 157 <SV = 72> <Delay = 15.6>
ST_157 : Operation 1130 [1/2] (3.25ns)   --->   "%flat_array_load_14 = load float* %flat_array_addr_14, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1130 'load' 'flat_array_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_157 : Operation 1131 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_79 = load float* %fullyconnected_weigh_78, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1131 'load' 'fullyconnected_weigh_79' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_157 : Operation 1132 [2/2] (12.3ns)   --->   "%tmp_2_13 = fmul float %flat_array_load_14, %fullyconnected_weigh_79" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1132 'fmul' 'tmp_2_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 73> <Delay = 12.3>
ST_158 : Operation 1133 [1/2] (12.3ns)   --->   "%tmp_2_13 = fmul float %flat_array_load_14, %fullyconnected_weigh_79" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1133 'fmul' 'tmp_2_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 74> <Delay = 10.5>
ST_159 : Operation 1134 [4/4] (10.5ns)   --->   "%sum_14 = fadd float %sum_0_14, %tmp_2_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1134 'fadd' 'sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 75> <Delay = 10.5>
ST_160 : Operation 1135 [3/4] (10.5ns)   --->   "%sum_14 = fadd float %sum_0_14, %tmp_2_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1135 'fadd' 'sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 76> <Delay = 10.5>
ST_161 : Operation 1136 [2/4] (10.5ns)   --->   "%sum_14 = fadd float %sum_0_14, %tmp_2_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1136 'fadd' 'sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 77> <Delay = 10.5>
ST_162 : Operation 1137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1137 'specloopname' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1138 [1/4] (10.5ns)   --->   "%sum_14 = fadd float %sum_0_14, %tmp_2_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1138 'fadd' 'sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1139 [1/1] (0.00ns)   --->   "br label %28" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1139 'br' <Predicate = true> <Delay = 0.00>

State 163 <SV = 72> <Delay = 10.5>
ST_163 : Operation 1140 [3/4] (10.5ns)   --->   "%tmp_14 = fadd float %sum_0_14, 0x3F89E0E740000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1140 'fadd' 'tmp_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 73> <Delay = 10.5>
ST_164 : Operation 1141 [2/4] (10.5ns)   --->   "%tmp_14 = fadd float %sum_0_14, 0x3F89E0E740000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1141 'fadd' 'tmp_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 74> <Delay = 15.9>
ST_165 : Operation 1142 [1/4] (10.5ns)   --->   "%tmp_14 = fadd float %sum_0_14, 0x3F89E0E740000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1142 'fadd' 'tmp_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1143 [2/2] (5.43ns)   --->   "%tmp_128 = fcmp olt float %tmp_14, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1143 'fcmp' 'tmp_128' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 75> <Delay = 9.66>
ST_166 : Operation 1144 [1/1] (0.00ns)   --->   "%dense_out_addr_14 = getelementptr [50 x float]* %dense_out, i64 0, i64 14" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1144 'getelementptr' 'dense_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1145 [1/1] (0.00ns)   --->   "%bitcast_ln20_14 = bitcast float %tmp_14 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1145 'bitcast' 'bitcast_ln20_14' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_14, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1146 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln20_14 = trunc i32 %bitcast_ln20_14 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1147 'trunc' 'trunc_ln20_14' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1148 [1/1] (1.55ns)   --->   "%icmp_ln20_28 = icmp ne i8 %tmp_127, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1148 'icmp' 'icmp_ln20_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1149 [1/1] (2.44ns)   --->   "%icmp_ln20_29 = icmp eq i23 %trunc_ln20_14, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1149 'icmp' 'icmp_ln20_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_14)   --->   "%or_ln20_14 = or i1 %icmp_ln20_29, %icmp_ln20_28" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1150 'or' 'or_ln20_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1151 [1/2] (5.43ns)   --->   "%tmp_128 = fcmp olt float %tmp_14, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1151 'fcmp' 'tmp_128' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_14)   --->   "%and_ln20_14 = and i1 %or_ln20_14, %tmp_128" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1152 'and' 'and_ln20_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1153 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_14 = select i1 %and_ln20_14, float 0.000000e+00, float %tmp_14" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1153 'select' 'select_ln20_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 1154 [1/1] (3.25ns)   --->   "store float %select_ln20_14, float* %dense_out_addr_14, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_166 : Operation 1155 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_62) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1155 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1156 [1/1] (1.76ns)   --->   "br label %30" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1156 'br' <Predicate = true> <Delay = 1.76>

State 167 <SV = 76> <Delay = 10.5>
ST_167 : Operation 1157 [1/1] (0.00ns)   --->   "%sum_0_15 = phi float [ 0.000000e+00, %LOOP114 ], [ %sum_15, %31 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1157 'phi' 'sum_0_15' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1158 [1/1] (0.00ns)   --->   "%j_0_15 = phi i9 [ 0, %LOOP114 ], [ %add_ln14_15, %31 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1158 'phi' 'j_0_15' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1159 [1/1] (1.66ns)   --->   "%icmp_ln14_15 = icmp eq i9 %j_0_15, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1159 'icmp' 'icmp_ln14_15' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1160 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1160 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1161 [1/1] (1.82ns)   --->   "%add_ln14_15 = add i9 %j_0_15, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1161 'add' 'add_ln14_15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_15, label %LOOP115, label %31" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1162 'br' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln15_15 = zext i9 %j_0_15 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1163 'zext' 'zext_ln15_15' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_167 : Operation 1164 [1/1] (0.00ns)   --->   "%flat_array_addr_15 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1164 'getelementptr' 'flat_array_addr_15' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_167 : Operation 1165 [2/2] (3.25ns)   --->   "%flat_array_load_15 = load float* %flat_array_addr_15, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1165 'load' 'flat_array_load_15' <Predicate = (!icmp_ln14_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_167 : Operation 1166 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_80 = getelementptr [400 x float]* @fullyconnected_weigh_42, i64 0, i64 %zext_ln15_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1166 'getelementptr' 'fullyconnected_weigh_80' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_167 : Operation 1167 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_81 = load float* %fullyconnected_weigh_80, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1167 'load' 'fullyconnected_weigh_81' <Predicate = (!icmp_ln14_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_167 : Operation 1168 [4/4] (10.5ns)   --->   "%tmp_15 = fadd float %sum_0_15, 0xBF8CB039E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1168 'fadd' 'tmp_15' <Predicate = (icmp_ln14_15)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1169 'specregionbegin' 'tmp_64' <Predicate = (icmp_ln14_15)> <Delay = 0.00>

State 168 <SV = 77> <Delay = 15.6>
ST_168 : Operation 1170 [1/2] (3.25ns)   --->   "%flat_array_load_15 = load float* %flat_array_addr_15, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1170 'load' 'flat_array_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_168 : Operation 1171 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_81 = load float* %fullyconnected_weigh_80, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1171 'load' 'fullyconnected_weigh_81' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_168 : Operation 1172 [2/2] (12.3ns)   --->   "%tmp_2_14 = fmul float %flat_array_load_15, %fullyconnected_weigh_81" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1172 'fmul' 'tmp_2_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 78> <Delay = 12.3>
ST_169 : Operation 1173 [1/2] (12.3ns)   --->   "%tmp_2_14 = fmul float %flat_array_load_15, %fullyconnected_weigh_81" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1173 'fmul' 'tmp_2_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 79> <Delay = 10.5>
ST_170 : Operation 1174 [4/4] (10.5ns)   --->   "%sum_15 = fadd float %sum_0_15, %tmp_2_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1174 'fadd' 'sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 80> <Delay = 10.5>
ST_171 : Operation 1175 [3/4] (10.5ns)   --->   "%sum_15 = fadd float %sum_0_15, %tmp_2_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1175 'fadd' 'sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 81> <Delay = 10.5>
ST_172 : Operation 1176 [2/4] (10.5ns)   --->   "%sum_15 = fadd float %sum_0_15, %tmp_2_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1176 'fadd' 'sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 82> <Delay = 10.5>
ST_173 : Operation 1177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1177 'specloopname' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1178 [1/4] (10.5ns)   --->   "%sum_15 = fadd float %sum_0_15, %tmp_2_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1178 'fadd' 'sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1179 [1/1] (0.00ns)   --->   "br label %30" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1179 'br' <Predicate = true> <Delay = 0.00>

State 174 <SV = 77> <Delay = 10.5>
ST_174 : Operation 1180 [3/4] (10.5ns)   --->   "%tmp_15 = fadd float %sum_0_15, 0xBF8CB039E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1180 'fadd' 'tmp_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 78> <Delay = 10.5>
ST_175 : Operation 1181 [2/4] (10.5ns)   --->   "%tmp_15 = fadd float %sum_0_15, 0xBF8CB039E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1181 'fadd' 'tmp_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 79> <Delay = 15.9>
ST_176 : Operation 1182 [1/4] (10.5ns)   --->   "%tmp_15 = fadd float %sum_0_15, 0xBF8CB039E0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1182 'fadd' 'tmp_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1183 [2/2] (5.43ns)   --->   "%tmp_130 = fcmp olt float %tmp_15, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1183 'fcmp' 'tmp_130' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 80> <Delay = 9.66>
ST_177 : Operation 1184 [1/1] (0.00ns)   --->   "%dense_out_addr_15 = getelementptr [50 x float]* %dense_out, i64 0, i64 15" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1184 'getelementptr' 'dense_out_addr_15' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1185 [1/1] (0.00ns)   --->   "%bitcast_ln20_15 = bitcast float %tmp_15 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1185 'bitcast' 'bitcast_ln20_15' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_15, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1186 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln20_15 = trunc i32 %bitcast_ln20_15 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1187 'trunc' 'trunc_ln20_15' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1188 [1/1] (1.55ns)   --->   "%icmp_ln20_30 = icmp ne i8 %tmp_129, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1188 'icmp' 'icmp_ln20_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1189 [1/1] (2.44ns)   --->   "%icmp_ln20_31 = icmp eq i23 %trunc_ln20_15, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1189 'icmp' 'icmp_ln20_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_15)   --->   "%or_ln20_15 = or i1 %icmp_ln20_31, %icmp_ln20_30" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1190 'or' 'or_ln20_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1191 [1/2] (5.43ns)   --->   "%tmp_130 = fcmp olt float %tmp_15, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1191 'fcmp' 'tmp_130' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_15)   --->   "%and_ln20_15 = and i1 %or_ln20_15, %tmp_130" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1192 'and' 'and_ln20_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1193 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_15 = select i1 %and_ln20_15, float 0.000000e+00, float %tmp_15" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1193 'select' 'select_ln20_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 1194 [1/1] (3.25ns)   --->   "store float %select_ln20_15, float* %dense_out_addr_15, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_177 : Operation 1195 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_63) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1195 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1196 [1/1] (1.76ns)   --->   "br label %32" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1196 'br' <Predicate = true> <Delay = 1.76>

State 178 <SV = 81> <Delay = 10.5>
ST_178 : Operation 1197 [1/1] (0.00ns)   --->   "%sum_0_16 = phi float [ 0.000000e+00, %LOOP115 ], [ %sum_16, %33 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1197 'phi' 'sum_0_16' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1198 [1/1] (0.00ns)   --->   "%j_0_16 = phi i9 [ 0, %LOOP115 ], [ %add_ln14_16, %33 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1198 'phi' 'j_0_16' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1199 [1/1] (1.66ns)   --->   "%icmp_ln14_16 = icmp eq i9 %j_0_16, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1199 'icmp' 'icmp_ln14_16' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1200 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1200 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1201 [1/1] (1.82ns)   --->   "%add_ln14_16 = add i9 %j_0_16, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1201 'add' 'add_ln14_16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_16, label %LOOP116, label %33" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1202 'br' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln15_16 = zext i9 %j_0_16 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1203 'zext' 'zext_ln15_16' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_178 : Operation 1204 [1/1] (0.00ns)   --->   "%flat_array_addr_16 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1204 'getelementptr' 'flat_array_addr_16' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_178 : Operation 1205 [2/2] (3.25ns)   --->   "%flat_array_load_16 = load float* %flat_array_addr_16, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1205 'load' 'flat_array_load_16' <Predicate = (!icmp_ln14_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_178 : Operation 1206 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_82 = getelementptr [400 x float]* @fullyconnected_weigh_41, i64 0, i64 %zext_ln15_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1206 'getelementptr' 'fullyconnected_weigh_82' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_178 : Operation 1207 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_83 = load float* %fullyconnected_weigh_82, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1207 'load' 'fullyconnected_weigh_83' <Predicate = (!icmp_ln14_16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_178 : Operation 1208 [4/4] (10.5ns)   --->   "%tmp_16 = fadd float %sum_0_16, 0x3F8E3EAF60000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1208 'fadd' 'tmp_16' <Predicate = (icmp_ln14_16)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1209 'specregionbegin' 'tmp_65' <Predicate = (icmp_ln14_16)> <Delay = 0.00>

State 179 <SV = 82> <Delay = 15.6>
ST_179 : Operation 1210 [1/2] (3.25ns)   --->   "%flat_array_load_16 = load float* %flat_array_addr_16, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1210 'load' 'flat_array_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_179 : Operation 1211 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_83 = load float* %fullyconnected_weigh_82, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1211 'load' 'fullyconnected_weigh_83' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_179 : Operation 1212 [2/2] (12.3ns)   --->   "%tmp_2_15 = fmul float %flat_array_load_16, %fullyconnected_weigh_83" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1212 'fmul' 'tmp_2_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 83> <Delay = 12.3>
ST_180 : Operation 1213 [1/2] (12.3ns)   --->   "%tmp_2_15 = fmul float %flat_array_load_16, %fullyconnected_weigh_83" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1213 'fmul' 'tmp_2_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 84> <Delay = 10.5>
ST_181 : Operation 1214 [4/4] (10.5ns)   --->   "%sum_16 = fadd float %sum_0_16, %tmp_2_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1214 'fadd' 'sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 85> <Delay = 10.5>
ST_182 : Operation 1215 [3/4] (10.5ns)   --->   "%sum_16 = fadd float %sum_0_16, %tmp_2_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1215 'fadd' 'sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 86> <Delay = 10.5>
ST_183 : Operation 1216 [2/4] (10.5ns)   --->   "%sum_16 = fadd float %sum_0_16, %tmp_2_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1216 'fadd' 'sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 87> <Delay = 10.5>
ST_184 : Operation 1217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1217 'specloopname' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1218 [1/4] (10.5ns)   --->   "%sum_16 = fadd float %sum_0_16, %tmp_2_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1218 'fadd' 'sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1219 [1/1] (0.00ns)   --->   "br label %32" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1219 'br' <Predicate = true> <Delay = 0.00>

State 185 <SV = 82> <Delay = 10.5>
ST_185 : Operation 1220 [3/4] (10.5ns)   --->   "%tmp_16 = fadd float %sum_0_16, 0x3F8E3EAF60000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1220 'fadd' 'tmp_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 83> <Delay = 10.5>
ST_186 : Operation 1221 [2/4] (10.5ns)   --->   "%tmp_16 = fadd float %sum_0_16, 0x3F8E3EAF60000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1221 'fadd' 'tmp_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 84> <Delay = 15.9>
ST_187 : Operation 1222 [1/4] (10.5ns)   --->   "%tmp_16 = fadd float %sum_0_16, 0x3F8E3EAF60000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1222 'fadd' 'tmp_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1223 [2/2] (5.43ns)   --->   "%tmp_132 = fcmp olt float %tmp_16, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1223 'fcmp' 'tmp_132' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 85> <Delay = 9.66>
ST_188 : Operation 1224 [1/1] (0.00ns)   --->   "%dense_out_addr_16 = getelementptr [50 x float]* %dense_out, i64 0, i64 16" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1224 'getelementptr' 'dense_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1225 [1/1] (0.00ns)   --->   "%bitcast_ln20_16 = bitcast float %tmp_16 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1225 'bitcast' 'bitcast_ln20_16' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_16, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1226 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln20_16 = trunc i32 %bitcast_ln20_16 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1227 'trunc' 'trunc_ln20_16' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1228 [1/1] (1.55ns)   --->   "%icmp_ln20_32 = icmp ne i8 %tmp_131, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1228 'icmp' 'icmp_ln20_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1229 [1/1] (2.44ns)   --->   "%icmp_ln20_33 = icmp eq i23 %trunc_ln20_16, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1229 'icmp' 'icmp_ln20_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_16)   --->   "%or_ln20_16 = or i1 %icmp_ln20_33, %icmp_ln20_32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1230 'or' 'or_ln20_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1231 [1/2] (5.43ns)   --->   "%tmp_132 = fcmp olt float %tmp_16, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1231 'fcmp' 'tmp_132' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_16)   --->   "%and_ln20_16 = and i1 %or_ln20_16, %tmp_132" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1232 'and' 'and_ln20_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1233 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_16 = select i1 %and_ln20_16, float 0.000000e+00, float %tmp_16" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1233 'select' 'select_ln20_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_188 : Operation 1234 [1/1] (3.25ns)   --->   "store float %select_ln20_16, float* %dense_out_addr_16, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_188 : Operation 1235 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_64) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1235 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1236 [1/1] (1.76ns)   --->   "br label %34" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1236 'br' <Predicate = true> <Delay = 1.76>

State 189 <SV = 86> <Delay = 10.5>
ST_189 : Operation 1237 [1/1] (0.00ns)   --->   "%sum_0_17 = phi float [ 0.000000e+00, %LOOP116 ], [ %sum_17, %35 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1237 'phi' 'sum_0_17' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1238 [1/1] (0.00ns)   --->   "%j_0_17 = phi i9 [ 0, %LOOP116 ], [ %add_ln14_17, %35 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1238 'phi' 'j_0_17' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1239 [1/1] (1.66ns)   --->   "%icmp_ln14_17 = icmp eq i9 %j_0_17, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1239 'icmp' 'icmp_ln14_17' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1240 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1240 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1241 [1/1] (1.82ns)   --->   "%add_ln14_17 = add i9 %j_0_17, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1241 'add' 'add_ln14_17' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_17, label %LOOP117, label %35" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1242 'br' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln15_17 = zext i9 %j_0_17 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1243 'zext' 'zext_ln15_17' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_189 : Operation 1244 [1/1] (0.00ns)   --->   "%flat_array_addr_17 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1244 'getelementptr' 'flat_array_addr_17' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_189 : Operation 1245 [2/2] (3.25ns)   --->   "%flat_array_load_17 = load float* %flat_array_addr_17, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1245 'load' 'flat_array_load_17' <Predicate = (!icmp_ln14_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_189 : Operation 1246 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_84 = getelementptr [400 x float]* @fullyconnected_weigh_40, i64 0, i64 %zext_ln15_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1246 'getelementptr' 'fullyconnected_weigh_84' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_189 : Operation 1247 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_85 = load float* %fullyconnected_weigh_84, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1247 'load' 'fullyconnected_weigh_85' <Predicate = (!icmp_ln14_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_189 : Operation 1248 [4/4] (10.5ns)   --->   "%tmp_17 = fadd float %sum_0_17, 0xBF97BA66A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1248 'fadd' 'tmp_17' <Predicate = (icmp_ln14_17)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1249 'specregionbegin' 'tmp_66' <Predicate = (icmp_ln14_17)> <Delay = 0.00>

State 190 <SV = 87> <Delay = 15.6>
ST_190 : Operation 1250 [1/2] (3.25ns)   --->   "%flat_array_load_17 = load float* %flat_array_addr_17, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1250 'load' 'flat_array_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_190 : Operation 1251 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_85 = load float* %fullyconnected_weigh_84, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1251 'load' 'fullyconnected_weigh_85' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_190 : Operation 1252 [2/2] (12.3ns)   --->   "%tmp_2_16 = fmul float %flat_array_load_17, %fullyconnected_weigh_85" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1252 'fmul' 'tmp_2_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 88> <Delay = 12.3>
ST_191 : Operation 1253 [1/2] (12.3ns)   --->   "%tmp_2_16 = fmul float %flat_array_load_17, %fullyconnected_weigh_85" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1253 'fmul' 'tmp_2_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 89> <Delay = 10.5>
ST_192 : Operation 1254 [4/4] (10.5ns)   --->   "%sum_17 = fadd float %sum_0_17, %tmp_2_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1254 'fadd' 'sum_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 90> <Delay = 10.5>
ST_193 : Operation 1255 [3/4] (10.5ns)   --->   "%sum_17 = fadd float %sum_0_17, %tmp_2_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1255 'fadd' 'sum_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 91> <Delay = 10.5>
ST_194 : Operation 1256 [2/4] (10.5ns)   --->   "%sum_17 = fadd float %sum_0_17, %tmp_2_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1256 'fadd' 'sum_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 92> <Delay = 10.5>
ST_195 : Operation 1257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1257 'specloopname' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1258 [1/4] (10.5ns)   --->   "%sum_17 = fadd float %sum_0_17, %tmp_2_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1258 'fadd' 'sum_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1259 [1/1] (0.00ns)   --->   "br label %34" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1259 'br' <Predicate = true> <Delay = 0.00>

State 196 <SV = 87> <Delay = 10.5>
ST_196 : Operation 1260 [3/4] (10.5ns)   --->   "%tmp_17 = fadd float %sum_0_17, 0xBF97BA66A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1260 'fadd' 'tmp_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 88> <Delay = 10.5>
ST_197 : Operation 1261 [2/4] (10.5ns)   --->   "%tmp_17 = fadd float %sum_0_17, 0xBF97BA66A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1261 'fadd' 'tmp_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 89> <Delay = 15.9>
ST_198 : Operation 1262 [1/4] (10.5ns)   --->   "%tmp_17 = fadd float %sum_0_17, 0xBF97BA66A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1262 'fadd' 'tmp_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1263 [2/2] (5.43ns)   --->   "%tmp_134 = fcmp olt float %tmp_17, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1263 'fcmp' 'tmp_134' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 90> <Delay = 9.66>
ST_199 : Operation 1264 [1/1] (0.00ns)   --->   "%dense_out_addr_17 = getelementptr [50 x float]* %dense_out, i64 0, i64 17" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1264 'getelementptr' 'dense_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1265 [1/1] (0.00ns)   --->   "%bitcast_ln20_17 = bitcast float %tmp_17 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1265 'bitcast' 'bitcast_ln20_17' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_17, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1266 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln20_17 = trunc i32 %bitcast_ln20_17 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1267 'trunc' 'trunc_ln20_17' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1268 [1/1] (1.55ns)   --->   "%icmp_ln20_34 = icmp ne i8 %tmp_133, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1268 'icmp' 'icmp_ln20_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1269 [1/1] (2.44ns)   --->   "%icmp_ln20_35 = icmp eq i23 %trunc_ln20_17, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1269 'icmp' 'icmp_ln20_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_17)   --->   "%or_ln20_17 = or i1 %icmp_ln20_35, %icmp_ln20_34" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1270 'or' 'or_ln20_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1271 [1/2] (5.43ns)   --->   "%tmp_134 = fcmp olt float %tmp_17, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1271 'fcmp' 'tmp_134' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_17)   --->   "%and_ln20_17 = and i1 %or_ln20_17, %tmp_134" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1272 'and' 'and_ln20_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1273 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_17 = select i1 %and_ln20_17, float 0.000000e+00, float %tmp_17" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1273 'select' 'select_ln20_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_199 : Operation 1274 [1/1] (3.25ns)   --->   "store float %select_ln20_17, float* %dense_out_addr_17, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_199 : Operation 1275 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_65) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1275 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1276 [1/1] (1.76ns)   --->   "br label %36" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1276 'br' <Predicate = true> <Delay = 1.76>

State 200 <SV = 91> <Delay = 10.5>
ST_200 : Operation 1277 [1/1] (0.00ns)   --->   "%sum_0_18 = phi float [ 0.000000e+00, %LOOP117 ], [ %sum_18, %37 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1277 'phi' 'sum_0_18' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1278 [1/1] (0.00ns)   --->   "%j_0_18 = phi i9 [ 0, %LOOP117 ], [ %add_ln14_18, %37 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1278 'phi' 'j_0_18' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1279 [1/1] (1.66ns)   --->   "%icmp_ln14_18 = icmp eq i9 %j_0_18, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1279 'icmp' 'icmp_ln14_18' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1280 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1280 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1281 [1/1] (1.82ns)   --->   "%add_ln14_18 = add i9 %j_0_18, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1281 'add' 'add_ln14_18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_18, label %LOOP118, label %37" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1282 'br' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln15_18 = zext i9 %j_0_18 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1283 'zext' 'zext_ln15_18' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_200 : Operation 1284 [1/1] (0.00ns)   --->   "%flat_array_addr_18 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1284 'getelementptr' 'flat_array_addr_18' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_200 : Operation 1285 [2/2] (3.25ns)   --->   "%flat_array_load_18 = load float* %flat_array_addr_18, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1285 'load' 'flat_array_load_18' <Predicate = (!icmp_ln14_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_200 : Operation 1286 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_86 = getelementptr [400 x float]* @fullyconnected_weigh_39, i64 0, i64 %zext_ln15_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1286 'getelementptr' 'fullyconnected_weigh_86' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_200 : Operation 1287 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_87 = load float* %fullyconnected_weigh_86, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1287 'load' 'fullyconnected_weigh_87' <Predicate = (!icmp_ln14_18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_200 : Operation 1288 [4/4] (10.5ns)   --->   "%tmp_18 = fadd float %sum_0_18, 0xBFAF195040000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1288 'fadd' 'tmp_18' <Predicate = (icmp_ln14_18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1289 'specregionbegin' 'tmp_67' <Predicate = (icmp_ln14_18)> <Delay = 0.00>

State 201 <SV = 92> <Delay = 15.6>
ST_201 : Operation 1290 [1/2] (3.25ns)   --->   "%flat_array_load_18 = load float* %flat_array_addr_18, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1290 'load' 'flat_array_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_201 : Operation 1291 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_87 = load float* %fullyconnected_weigh_86, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1291 'load' 'fullyconnected_weigh_87' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_201 : Operation 1292 [2/2] (12.3ns)   --->   "%tmp_2_17 = fmul float %flat_array_load_18, %fullyconnected_weigh_87" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1292 'fmul' 'tmp_2_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 93> <Delay = 12.3>
ST_202 : Operation 1293 [1/2] (12.3ns)   --->   "%tmp_2_17 = fmul float %flat_array_load_18, %fullyconnected_weigh_87" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1293 'fmul' 'tmp_2_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 94> <Delay = 10.5>
ST_203 : Operation 1294 [4/4] (10.5ns)   --->   "%sum_18 = fadd float %sum_0_18, %tmp_2_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1294 'fadd' 'sum_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 95> <Delay = 10.5>
ST_204 : Operation 1295 [3/4] (10.5ns)   --->   "%sum_18 = fadd float %sum_0_18, %tmp_2_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1295 'fadd' 'sum_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 96> <Delay = 10.5>
ST_205 : Operation 1296 [2/4] (10.5ns)   --->   "%sum_18 = fadd float %sum_0_18, %tmp_2_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1296 'fadd' 'sum_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 97> <Delay = 10.5>
ST_206 : Operation 1297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1297 'specloopname' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1298 [1/4] (10.5ns)   --->   "%sum_18 = fadd float %sum_0_18, %tmp_2_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1298 'fadd' 'sum_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1299 [1/1] (0.00ns)   --->   "br label %36" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1299 'br' <Predicate = true> <Delay = 0.00>

State 207 <SV = 92> <Delay = 10.5>
ST_207 : Operation 1300 [3/4] (10.5ns)   --->   "%tmp_18 = fadd float %sum_0_18, 0xBFAF195040000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1300 'fadd' 'tmp_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 93> <Delay = 10.5>
ST_208 : Operation 1301 [2/4] (10.5ns)   --->   "%tmp_18 = fadd float %sum_0_18, 0xBFAF195040000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1301 'fadd' 'tmp_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 94> <Delay = 15.9>
ST_209 : Operation 1302 [1/4] (10.5ns)   --->   "%tmp_18 = fadd float %sum_0_18, 0xBFAF195040000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1302 'fadd' 'tmp_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1303 [2/2] (5.43ns)   --->   "%tmp_136 = fcmp olt float %tmp_18, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1303 'fcmp' 'tmp_136' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 95> <Delay = 9.66>
ST_210 : Operation 1304 [1/1] (0.00ns)   --->   "%dense_out_addr_18 = getelementptr [50 x float]* %dense_out, i64 0, i64 18" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1304 'getelementptr' 'dense_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1305 [1/1] (0.00ns)   --->   "%bitcast_ln20_18 = bitcast float %tmp_18 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1305 'bitcast' 'bitcast_ln20_18' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_18, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1306 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln20_18 = trunc i32 %bitcast_ln20_18 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1307 'trunc' 'trunc_ln20_18' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1308 [1/1] (1.55ns)   --->   "%icmp_ln20_36 = icmp ne i8 %tmp_135, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1308 'icmp' 'icmp_ln20_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1309 [1/1] (2.44ns)   --->   "%icmp_ln20_37 = icmp eq i23 %trunc_ln20_18, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1309 'icmp' 'icmp_ln20_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_18)   --->   "%or_ln20_18 = or i1 %icmp_ln20_37, %icmp_ln20_36" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1310 'or' 'or_ln20_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1311 [1/2] (5.43ns)   --->   "%tmp_136 = fcmp olt float %tmp_18, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1311 'fcmp' 'tmp_136' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_18)   --->   "%and_ln20_18 = and i1 %or_ln20_18, %tmp_136" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1312 'and' 'and_ln20_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1313 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_18 = select i1 %and_ln20_18, float 0.000000e+00, float %tmp_18" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1313 'select' 'select_ln20_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1314 [1/1] (3.25ns)   --->   "store float %select_ln20_18, float* %dense_out_addr_18, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1314 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_210 : Operation 1315 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_66) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1315 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1316 [1/1] (1.76ns)   --->   "br label %38" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1316 'br' <Predicate = true> <Delay = 1.76>

State 211 <SV = 96> <Delay = 10.5>
ST_211 : Operation 1317 [1/1] (0.00ns)   --->   "%sum_0_19 = phi float [ 0.000000e+00, %LOOP118 ], [ %sum_19, %39 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1317 'phi' 'sum_0_19' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1318 [1/1] (0.00ns)   --->   "%j_0_19 = phi i9 [ 0, %LOOP118 ], [ %add_ln14_19, %39 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1318 'phi' 'j_0_19' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1319 [1/1] (1.66ns)   --->   "%icmp_ln14_19 = icmp eq i9 %j_0_19, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1319 'icmp' 'icmp_ln14_19' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1320 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1320 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1321 [1/1] (1.82ns)   --->   "%add_ln14_19 = add i9 %j_0_19, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1321 'add' 'add_ln14_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_19, label %LOOP119, label %39" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1322 'br' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln15_19 = zext i9 %j_0_19 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1323 'zext' 'zext_ln15_19' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_211 : Operation 1324 [1/1] (0.00ns)   --->   "%flat_array_addr_19 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1324 'getelementptr' 'flat_array_addr_19' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_211 : Operation 1325 [2/2] (3.25ns)   --->   "%flat_array_load_19 = load float* %flat_array_addr_19, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1325 'load' 'flat_array_load_19' <Predicate = (!icmp_ln14_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_211 : Operation 1326 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_88 = getelementptr [400 x float]* @fullyconnected_weigh_38, i64 0, i64 %zext_ln15_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1326 'getelementptr' 'fullyconnected_weigh_88' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_211 : Operation 1327 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_89 = load float* %fullyconnected_weigh_88, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1327 'load' 'fullyconnected_weigh_89' <Predicate = (!icmp_ln14_19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_211 : Operation 1328 [4/4] (10.5ns)   --->   "%tmp_68 = fadd float %sum_0_19, 0x3FA6EF3D40000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1328 'fadd' 'tmp_68' <Predicate = (icmp_ln14_19)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1329 'specregionbegin' 'tmp_69' <Predicate = (icmp_ln14_19)> <Delay = 0.00>

State 212 <SV = 97> <Delay = 15.6>
ST_212 : Operation 1330 [1/2] (3.25ns)   --->   "%flat_array_load_19 = load float* %flat_array_addr_19, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1330 'load' 'flat_array_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_212 : Operation 1331 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_89 = load float* %fullyconnected_weigh_88, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1331 'load' 'fullyconnected_weigh_89' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_212 : Operation 1332 [2/2] (12.3ns)   --->   "%tmp_2_18 = fmul float %flat_array_load_19, %fullyconnected_weigh_89" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1332 'fmul' 'tmp_2_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 98> <Delay = 12.3>
ST_213 : Operation 1333 [1/2] (12.3ns)   --->   "%tmp_2_18 = fmul float %flat_array_load_19, %fullyconnected_weigh_89" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1333 'fmul' 'tmp_2_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 99> <Delay = 10.5>
ST_214 : Operation 1334 [4/4] (10.5ns)   --->   "%sum_19 = fadd float %sum_0_19, %tmp_2_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1334 'fadd' 'sum_19' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 100> <Delay = 10.5>
ST_215 : Operation 1335 [3/4] (10.5ns)   --->   "%sum_19 = fadd float %sum_0_19, %tmp_2_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1335 'fadd' 'sum_19' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 101> <Delay = 10.5>
ST_216 : Operation 1336 [2/4] (10.5ns)   --->   "%sum_19 = fadd float %sum_0_19, %tmp_2_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1336 'fadd' 'sum_19' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 102> <Delay = 10.5>
ST_217 : Operation 1337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1337 'specloopname' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1338 [1/4] (10.5ns)   --->   "%sum_19 = fadd float %sum_0_19, %tmp_2_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1338 'fadd' 'sum_19' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1339 [1/1] (0.00ns)   --->   "br label %38" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1339 'br' <Predicate = true> <Delay = 0.00>

State 218 <SV = 97> <Delay = 10.5>
ST_218 : Operation 1340 [3/4] (10.5ns)   --->   "%tmp_68 = fadd float %sum_0_19, 0x3FA6EF3D40000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1340 'fadd' 'tmp_68' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 98> <Delay = 10.5>
ST_219 : Operation 1341 [2/4] (10.5ns)   --->   "%tmp_68 = fadd float %sum_0_19, 0x3FA6EF3D40000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1341 'fadd' 'tmp_68' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 99> <Delay = 15.9>
ST_220 : Operation 1342 [1/4] (10.5ns)   --->   "%tmp_68 = fadd float %sum_0_19, 0x3FA6EF3D40000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1342 'fadd' 'tmp_68' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1343 [2/2] (5.43ns)   --->   "%tmp_138 = fcmp olt float %tmp_68, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1343 'fcmp' 'tmp_138' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 100> <Delay = 9.66>
ST_221 : Operation 1344 [1/1] (0.00ns)   --->   "%dense_out_addr_19 = getelementptr [50 x float]* %dense_out, i64 0, i64 19" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1344 'getelementptr' 'dense_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1345 [1/1] (0.00ns)   --->   "%bitcast_ln20_19 = bitcast float %tmp_68 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1345 'bitcast' 'bitcast_ln20_19' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_19, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1346 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln20_19 = trunc i32 %bitcast_ln20_19 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1347 'trunc' 'trunc_ln20_19' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1348 [1/1] (1.55ns)   --->   "%icmp_ln20_38 = icmp ne i8 %tmp_137, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1348 'icmp' 'icmp_ln20_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1349 [1/1] (2.44ns)   --->   "%icmp_ln20_39 = icmp eq i23 %trunc_ln20_19, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1349 'icmp' 'icmp_ln20_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_19)   --->   "%or_ln20_19 = or i1 %icmp_ln20_39, %icmp_ln20_38" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1350 'or' 'or_ln20_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1351 [1/2] (5.43ns)   --->   "%tmp_138 = fcmp olt float %tmp_68, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1351 'fcmp' 'tmp_138' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_19)   --->   "%and_ln20_19 = and i1 %or_ln20_19, %tmp_138" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1352 'and' 'and_ln20_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1353 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_19 = select i1 %and_ln20_19, float 0.000000e+00, float %tmp_68" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1353 'select' 'select_ln20_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 1354 [1/1] (3.25ns)   --->   "store float %select_ln20_19, float* %dense_out_addr_19, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1354 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_221 : Operation 1355 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_67) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1355 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1356 [1/1] (1.76ns)   --->   "br label %40" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1356 'br' <Predicate = true> <Delay = 1.76>

State 222 <SV = 101> <Delay = 10.5>
ST_222 : Operation 1357 [1/1] (0.00ns)   --->   "%sum_0_20 = phi float [ 0.000000e+00, %LOOP119 ], [ %sum_20, %41 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1357 'phi' 'sum_0_20' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1358 [1/1] (0.00ns)   --->   "%j_0_20 = phi i9 [ 0, %LOOP119 ], [ %add_ln14_20, %41 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1358 'phi' 'j_0_20' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1359 [1/1] (1.66ns)   --->   "%icmp_ln14_20 = icmp eq i9 %j_0_20, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1359 'icmp' 'icmp_ln14_20' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1360 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1360 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1361 [1/1] (1.82ns)   --->   "%add_ln14_20 = add i9 %j_0_20, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1361 'add' 'add_ln14_20' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1362 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_20, label %LOOP120, label %41" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1362 'br' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln15_20 = zext i9 %j_0_20 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1363 'zext' 'zext_ln15_20' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_222 : Operation 1364 [1/1] (0.00ns)   --->   "%flat_array_addr_20 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1364 'getelementptr' 'flat_array_addr_20' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_222 : Operation 1365 [2/2] (3.25ns)   --->   "%flat_array_load_20 = load float* %flat_array_addr_20, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1365 'load' 'flat_array_load_20' <Predicate = (!icmp_ln14_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_222 : Operation 1366 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_90 = getelementptr [400 x float]* @fullyconnected_weigh_36, i64 0, i64 %zext_ln15_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1366 'getelementptr' 'fullyconnected_weigh_90' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_222 : Operation 1367 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_91 = load float* %fullyconnected_weigh_90, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1367 'load' 'fullyconnected_weigh_91' <Predicate = (!icmp_ln14_20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_222 : Operation 1368 [4/4] (10.5ns)   --->   "%tmp_20 = fadd float %sum_0_20, 0x3F90FA5900000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1368 'fadd' 'tmp_20' <Predicate = (icmp_ln14_20)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1369 'specregionbegin' 'tmp_70' <Predicate = (icmp_ln14_20)> <Delay = 0.00>

State 223 <SV = 102> <Delay = 15.6>
ST_223 : Operation 1370 [1/2] (3.25ns)   --->   "%flat_array_load_20 = load float* %flat_array_addr_20, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1370 'load' 'flat_array_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_223 : Operation 1371 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_91 = load float* %fullyconnected_weigh_90, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1371 'load' 'fullyconnected_weigh_91' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_223 : Operation 1372 [2/2] (12.3ns)   --->   "%tmp_2_19 = fmul float %flat_array_load_20, %fullyconnected_weigh_91" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1372 'fmul' 'tmp_2_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 103> <Delay = 12.3>
ST_224 : Operation 1373 [1/2] (12.3ns)   --->   "%tmp_2_19 = fmul float %flat_array_load_20, %fullyconnected_weigh_91" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1373 'fmul' 'tmp_2_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 104> <Delay = 10.5>
ST_225 : Operation 1374 [4/4] (10.5ns)   --->   "%sum_20 = fadd float %sum_0_20, %tmp_2_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1374 'fadd' 'sum_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 105> <Delay = 10.5>
ST_226 : Operation 1375 [3/4] (10.5ns)   --->   "%sum_20 = fadd float %sum_0_20, %tmp_2_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1375 'fadd' 'sum_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 106> <Delay = 10.5>
ST_227 : Operation 1376 [2/4] (10.5ns)   --->   "%sum_20 = fadd float %sum_0_20, %tmp_2_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1376 'fadd' 'sum_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 107> <Delay = 10.5>
ST_228 : Operation 1377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1377 'specloopname' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1378 [1/4] (10.5ns)   --->   "%sum_20 = fadd float %sum_0_20, %tmp_2_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1378 'fadd' 'sum_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1379 [1/1] (0.00ns)   --->   "br label %40" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1379 'br' <Predicate = true> <Delay = 0.00>

State 229 <SV = 102> <Delay = 10.5>
ST_229 : Operation 1380 [3/4] (10.5ns)   --->   "%tmp_20 = fadd float %sum_0_20, 0x3F90FA5900000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1380 'fadd' 'tmp_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 103> <Delay = 10.5>
ST_230 : Operation 1381 [2/4] (10.5ns)   --->   "%tmp_20 = fadd float %sum_0_20, 0x3F90FA5900000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1381 'fadd' 'tmp_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 104> <Delay = 15.9>
ST_231 : Operation 1382 [1/4] (10.5ns)   --->   "%tmp_20 = fadd float %sum_0_20, 0x3F90FA5900000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1382 'fadd' 'tmp_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1383 [2/2] (5.43ns)   --->   "%tmp_140 = fcmp olt float %tmp_20, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1383 'fcmp' 'tmp_140' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 105> <Delay = 9.66>
ST_232 : Operation 1384 [1/1] (0.00ns)   --->   "%dense_out_addr_20 = getelementptr [50 x float]* %dense_out, i64 0, i64 20" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1384 'getelementptr' 'dense_out_addr_20' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1385 [1/1] (0.00ns)   --->   "%bitcast_ln20_20 = bitcast float %tmp_20 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1385 'bitcast' 'bitcast_ln20_20' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_20, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1386 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln20_20 = trunc i32 %bitcast_ln20_20 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1387 'trunc' 'trunc_ln20_20' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1388 [1/1] (1.55ns)   --->   "%icmp_ln20_40 = icmp ne i8 %tmp_139, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1388 'icmp' 'icmp_ln20_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1389 [1/1] (2.44ns)   --->   "%icmp_ln20_41 = icmp eq i23 %trunc_ln20_20, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1389 'icmp' 'icmp_ln20_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_20)   --->   "%or_ln20_20 = or i1 %icmp_ln20_41, %icmp_ln20_40" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1390 'or' 'or_ln20_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1391 [1/2] (5.43ns)   --->   "%tmp_140 = fcmp olt float %tmp_20, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1391 'fcmp' 'tmp_140' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_20)   --->   "%and_ln20_20 = and i1 %or_ln20_20, %tmp_140" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1392 'and' 'and_ln20_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1393 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_20 = select i1 %and_ln20_20, float 0.000000e+00, float %tmp_20" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1393 'select' 'select_ln20_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_232 : Operation 1394 [1/1] (3.25ns)   --->   "store float %select_ln20_20, float* %dense_out_addr_20, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1394 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_232 : Operation 1395 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_69) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1395 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1396 [1/1] (1.76ns)   --->   "br label %42" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1396 'br' <Predicate = true> <Delay = 1.76>

State 233 <SV = 106> <Delay = 10.5>
ST_233 : Operation 1397 [1/1] (0.00ns)   --->   "%sum_0_21 = phi float [ 0.000000e+00, %LOOP120 ], [ %sum_21, %43 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1397 'phi' 'sum_0_21' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1398 [1/1] (0.00ns)   --->   "%j_0_21 = phi i9 [ 0, %LOOP120 ], [ %add_ln14_21, %43 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1398 'phi' 'j_0_21' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1399 [1/1] (1.66ns)   --->   "%icmp_ln14_21 = icmp eq i9 %j_0_21, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1399 'icmp' 'icmp_ln14_21' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1400 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1400 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1401 [1/1] (1.82ns)   --->   "%add_ln14_21 = add i9 %j_0_21, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1401 'add' 'add_ln14_21' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1402 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_21, label %LOOP121, label %43" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1402 'br' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln15_21 = zext i9 %j_0_21 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1403 'zext' 'zext_ln15_21' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_233 : Operation 1404 [1/1] (0.00ns)   --->   "%flat_array_addr_21 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1404 'getelementptr' 'flat_array_addr_21' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_233 : Operation 1405 [2/2] (3.25ns)   --->   "%flat_array_load_21 = load float* %flat_array_addr_21, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1405 'load' 'flat_array_load_21' <Predicate = (!icmp_ln14_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_233 : Operation 1406 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_92 = getelementptr [400 x float]* @fullyconnected_weigh_35, i64 0, i64 %zext_ln15_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1406 'getelementptr' 'fullyconnected_weigh_92' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_233 : Operation 1407 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_93 = load float* %fullyconnected_weigh_92, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1407 'load' 'fullyconnected_weigh_93' <Predicate = (!icmp_ln14_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_233 : Operation 1408 [4/4] (10.5ns)   --->   "%tmp_21 = fadd float %sum_0_21, 0xBF913BE220000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1408 'fadd' 'tmp_21' <Predicate = (icmp_ln14_21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1409 'specregionbegin' 'tmp_71' <Predicate = (icmp_ln14_21)> <Delay = 0.00>

State 234 <SV = 107> <Delay = 15.6>
ST_234 : Operation 1410 [1/2] (3.25ns)   --->   "%flat_array_load_21 = load float* %flat_array_addr_21, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1410 'load' 'flat_array_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_234 : Operation 1411 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_93 = load float* %fullyconnected_weigh_92, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1411 'load' 'fullyconnected_weigh_93' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_234 : Operation 1412 [2/2] (12.3ns)   --->   "%tmp_2_20 = fmul float %flat_array_load_21, %fullyconnected_weigh_93" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1412 'fmul' 'tmp_2_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 108> <Delay = 12.3>
ST_235 : Operation 1413 [1/2] (12.3ns)   --->   "%tmp_2_20 = fmul float %flat_array_load_21, %fullyconnected_weigh_93" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1413 'fmul' 'tmp_2_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 109> <Delay = 10.5>
ST_236 : Operation 1414 [4/4] (10.5ns)   --->   "%sum_21 = fadd float %sum_0_21, %tmp_2_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1414 'fadd' 'sum_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 110> <Delay = 10.5>
ST_237 : Operation 1415 [3/4] (10.5ns)   --->   "%sum_21 = fadd float %sum_0_21, %tmp_2_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1415 'fadd' 'sum_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 111> <Delay = 10.5>
ST_238 : Operation 1416 [2/4] (10.5ns)   --->   "%sum_21 = fadd float %sum_0_21, %tmp_2_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1416 'fadd' 'sum_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 112> <Delay = 10.5>
ST_239 : Operation 1417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1417 'specloopname' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1418 [1/4] (10.5ns)   --->   "%sum_21 = fadd float %sum_0_21, %tmp_2_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1418 'fadd' 'sum_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1419 [1/1] (0.00ns)   --->   "br label %42" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1419 'br' <Predicate = true> <Delay = 0.00>

State 240 <SV = 107> <Delay = 10.5>
ST_240 : Operation 1420 [3/4] (10.5ns)   --->   "%tmp_21 = fadd float %sum_0_21, 0xBF913BE220000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1420 'fadd' 'tmp_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 108> <Delay = 10.5>
ST_241 : Operation 1421 [2/4] (10.5ns)   --->   "%tmp_21 = fadd float %sum_0_21, 0xBF913BE220000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1421 'fadd' 'tmp_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 109> <Delay = 15.9>
ST_242 : Operation 1422 [1/4] (10.5ns)   --->   "%tmp_21 = fadd float %sum_0_21, 0xBF913BE220000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1422 'fadd' 'tmp_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1423 [2/2] (5.43ns)   --->   "%tmp_142 = fcmp olt float %tmp_21, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1423 'fcmp' 'tmp_142' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 110> <Delay = 9.66>
ST_243 : Operation 1424 [1/1] (0.00ns)   --->   "%dense_out_addr_21 = getelementptr [50 x float]* %dense_out, i64 0, i64 21" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1424 'getelementptr' 'dense_out_addr_21' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1425 [1/1] (0.00ns)   --->   "%bitcast_ln20_21 = bitcast float %tmp_21 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1425 'bitcast' 'bitcast_ln20_21' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_21, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1426 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln20_21 = trunc i32 %bitcast_ln20_21 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1427 'trunc' 'trunc_ln20_21' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1428 [1/1] (1.55ns)   --->   "%icmp_ln20_42 = icmp ne i8 %tmp_141, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1428 'icmp' 'icmp_ln20_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1429 [1/1] (2.44ns)   --->   "%icmp_ln20_43 = icmp eq i23 %trunc_ln20_21, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1429 'icmp' 'icmp_ln20_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_21)   --->   "%or_ln20_21 = or i1 %icmp_ln20_43, %icmp_ln20_42" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1430 'or' 'or_ln20_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1431 [1/2] (5.43ns)   --->   "%tmp_142 = fcmp olt float %tmp_21, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1431 'fcmp' 'tmp_142' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_21)   --->   "%and_ln20_21 = and i1 %or_ln20_21, %tmp_142" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1432 'and' 'and_ln20_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1433 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_21 = select i1 %and_ln20_21, float 0.000000e+00, float %tmp_21" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1433 'select' 'select_ln20_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_243 : Operation 1434 [1/1] (3.25ns)   --->   "store float %select_ln20_21, float* %dense_out_addr_21, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1434 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_243 : Operation 1435 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_70) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1435 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1436 [1/1] (1.76ns)   --->   "br label %44" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1436 'br' <Predicate = true> <Delay = 1.76>

State 244 <SV = 111> <Delay = 10.5>
ST_244 : Operation 1437 [1/1] (0.00ns)   --->   "%sum_0_22 = phi float [ 0.000000e+00, %LOOP121 ], [ %sum_22, %45 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1437 'phi' 'sum_0_22' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1438 [1/1] (0.00ns)   --->   "%j_0_22 = phi i9 [ 0, %LOOP121 ], [ %add_ln14_22, %45 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1438 'phi' 'j_0_22' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1439 [1/1] (1.66ns)   --->   "%icmp_ln14_22 = icmp eq i9 %j_0_22, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1439 'icmp' 'icmp_ln14_22' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1440 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1440 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1441 [1/1] (1.82ns)   --->   "%add_ln14_22 = add i9 %j_0_22, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1441 'add' 'add_ln14_22' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1442 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_22, label %LOOP122, label %45" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1442 'br' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln15_22 = zext i9 %j_0_22 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1443 'zext' 'zext_ln15_22' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_244 : Operation 1444 [1/1] (0.00ns)   --->   "%flat_array_addr_22 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1444 'getelementptr' 'flat_array_addr_22' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_244 : Operation 1445 [2/2] (3.25ns)   --->   "%flat_array_load_22 = load float* %flat_array_addr_22, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1445 'load' 'flat_array_load_22' <Predicate = (!icmp_ln14_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_244 : Operation 1446 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_94 = getelementptr [400 x float]* @fullyconnected_weigh_34, i64 0, i64 %zext_ln15_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1446 'getelementptr' 'fullyconnected_weigh_94' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_244 : Operation 1447 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_95 = load float* %fullyconnected_weigh_94, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1447 'load' 'fullyconnected_weigh_95' <Predicate = (!icmp_ln14_22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_244 : Operation 1448 [4/4] (10.5ns)   --->   "%tmp_22 = fadd float %sum_0_22, 0xBFA544BB20000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1448 'fadd' 'tmp_22' <Predicate = (icmp_ln14_22)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1449 'specregionbegin' 'tmp_72' <Predicate = (icmp_ln14_22)> <Delay = 0.00>

State 245 <SV = 112> <Delay = 15.6>
ST_245 : Operation 1450 [1/2] (3.25ns)   --->   "%flat_array_load_22 = load float* %flat_array_addr_22, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1450 'load' 'flat_array_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_245 : Operation 1451 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_95 = load float* %fullyconnected_weigh_94, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1451 'load' 'fullyconnected_weigh_95' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_245 : Operation 1452 [2/2] (12.3ns)   --->   "%tmp_2_21 = fmul float %flat_array_load_22, %fullyconnected_weigh_95" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1452 'fmul' 'tmp_2_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 113> <Delay = 12.3>
ST_246 : Operation 1453 [1/2] (12.3ns)   --->   "%tmp_2_21 = fmul float %flat_array_load_22, %fullyconnected_weigh_95" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1453 'fmul' 'tmp_2_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 114> <Delay = 10.5>
ST_247 : Operation 1454 [4/4] (10.5ns)   --->   "%sum_22 = fadd float %sum_0_22, %tmp_2_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1454 'fadd' 'sum_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 115> <Delay = 10.5>
ST_248 : Operation 1455 [3/4] (10.5ns)   --->   "%sum_22 = fadd float %sum_0_22, %tmp_2_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1455 'fadd' 'sum_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 116> <Delay = 10.5>
ST_249 : Operation 1456 [2/4] (10.5ns)   --->   "%sum_22 = fadd float %sum_0_22, %tmp_2_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1456 'fadd' 'sum_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 117> <Delay = 10.5>
ST_250 : Operation 1457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1457 'specloopname' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 1458 [1/4] (10.5ns)   --->   "%sum_22 = fadd float %sum_0_22, %tmp_2_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1458 'fadd' 'sum_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1459 [1/1] (0.00ns)   --->   "br label %44" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1459 'br' <Predicate = true> <Delay = 0.00>

State 251 <SV = 112> <Delay = 10.5>
ST_251 : Operation 1460 [3/4] (10.5ns)   --->   "%tmp_22 = fadd float %sum_0_22, 0xBFA544BB20000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1460 'fadd' 'tmp_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 113> <Delay = 10.5>
ST_252 : Operation 1461 [2/4] (10.5ns)   --->   "%tmp_22 = fadd float %sum_0_22, 0xBFA544BB20000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1461 'fadd' 'tmp_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 114> <Delay = 15.9>
ST_253 : Operation 1462 [1/4] (10.5ns)   --->   "%tmp_22 = fadd float %sum_0_22, 0xBFA544BB20000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1462 'fadd' 'tmp_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1463 [2/2] (5.43ns)   --->   "%tmp_144 = fcmp olt float %tmp_22, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1463 'fcmp' 'tmp_144' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 115> <Delay = 9.66>
ST_254 : Operation 1464 [1/1] (0.00ns)   --->   "%dense_out_addr_22 = getelementptr [50 x float]* %dense_out, i64 0, i64 22" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1464 'getelementptr' 'dense_out_addr_22' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1465 [1/1] (0.00ns)   --->   "%bitcast_ln20_22 = bitcast float %tmp_22 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1465 'bitcast' 'bitcast_ln20_22' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_143 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_22, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1466 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1467 [1/1] (0.00ns)   --->   "%trunc_ln20_22 = trunc i32 %bitcast_ln20_22 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1467 'trunc' 'trunc_ln20_22' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1468 [1/1] (1.55ns)   --->   "%icmp_ln20_44 = icmp ne i8 %tmp_143, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1468 'icmp' 'icmp_ln20_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1469 [1/1] (2.44ns)   --->   "%icmp_ln20_45 = icmp eq i23 %trunc_ln20_22, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1469 'icmp' 'icmp_ln20_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_22)   --->   "%or_ln20_22 = or i1 %icmp_ln20_45, %icmp_ln20_44" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1470 'or' 'or_ln20_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1471 [1/2] (5.43ns)   --->   "%tmp_144 = fcmp olt float %tmp_22, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1471 'fcmp' 'tmp_144' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_22)   --->   "%and_ln20_22 = and i1 %or_ln20_22, %tmp_144" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1472 'and' 'and_ln20_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1473 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_22 = select i1 %and_ln20_22, float 0.000000e+00, float %tmp_22" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1473 'select' 'select_ln20_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_254 : Operation 1474 [1/1] (3.25ns)   --->   "store float %select_ln20_22, float* %dense_out_addr_22, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1474 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_254 : Operation 1475 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_71) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1475 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1476 [1/1] (1.76ns)   --->   "br label %46" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1476 'br' <Predicate = true> <Delay = 1.76>

State 255 <SV = 116> <Delay = 10.5>
ST_255 : Operation 1477 [1/1] (0.00ns)   --->   "%sum_0_23 = phi float [ 0.000000e+00, %LOOP122 ], [ %sum_23, %47 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1477 'phi' 'sum_0_23' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1478 [1/1] (0.00ns)   --->   "%j_0_23 = phi i9 [ 0, %LOOP122 ], [ %add_ln14_23, %47 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1478 'phi' 'j_0_23' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1479 [1/1] (1.66ns)   --->   "%icmp_ln14_23 = icmp eq i9 %j_0_23, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1479 'icmp' 'icmp_ln14_23' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1480 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1480 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1481 [1/1] (1.82ns)   --->   "%add_ln14_23 = add i9 %j_0_23, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1481 'add' 'add_ln14_23' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1482 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_23, label %LOOP123, label %47" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1482 'br' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln15_23 = zext i9 %j_0_23 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1483 'zext' 'zext_ln15_23' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_255 : Operation 1484 [1/1] (0.00ns)   --->   "%flat_array_addr_23 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1484 'getelementptr' 'flat_array_addr_23' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_255 : Operation 1485 [2/2] (3.25ns)   --->   "%flat_array_load_23 = load float* %flat_array_addr_23, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1485 'load' 'flat_array_load_23' <Predicate = (!icmp_ln14_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_255 : Operation 1486 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_96 = getelementptr [400 x float]* @fullyconnected_weigh_33, i64 0, i64 %zext_ln15_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1486 'getelementptr' 'fullyconnected_weigh_96' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_255 : Operation 1487 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_97 = load float* %fullyconnected_weigh_96, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1487 'load' 'fullyconnected_weigh_97' <Predicate = (!icmp_ln14_23)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_255 : Operation 1488 [4/4] (10.5ns)   --->   "%tmp_23 = fadd float %sum_0_23, 0xBF03EC4600000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1488 'fadd' 'tmp_23' <Predicate = (icmp_ln14_23)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1489 'specregionbegin' 'tmp_73' <Predicate = (icmp_ln14_23)> <Delay = 0.00>

State 256 <SV = 117> <Delay = 15.6>
ST_256 : Operation 1490 [1/2] (3.25ns)   --->   "%flat_array_load_23 = load float* %flat_array_addr_23, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1490 'load' 'flat_array_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_256 : Operation 1491 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_97 = load float* %fullyconnected_weigh_96, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1491 'load' 'fullyconnected_weigh_97' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_256 : Operation 1492 [2/2] (12.3ns)   --->   "%tmp_2_22 = fmul float %flat_array_load_23, %fullyconnected_weigh_97" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1492 'fmul' 'tmp_2_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 118> <Delay = 12.3>
ST_257 : Operation 1493 [1/2] (12.3ns)   --->   "%tmp_2_22 = fmul float %flat_array_load_23, %fullyconnected_weigh_97" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1493 'fmul' 'tmp_2_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 119> <Delay = 10.5>
ST_258 : Operation 1494 [4/4] (10.5ns)   --->   "%sum_23 = fadd float %sum_0_23, %tmp_2_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1494 'fadd' 'sum_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 120> <Delay = 10.5>
ST_259 : Operation 1495 [3/4] (10.5ns)   --->   "%sum_23 = fadd float %sum_0_23, %tmp_2_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1495 'fadd' 'sum_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 121> <Delay = 10.5>
ST_260 : Operation 1496 [2/4] (10.5ns)   --->   "%sum_23 = fadd float %sum_0_23, %tmp_2_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1496 'fadd' 'sum_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 122> <Delay = 10.5>
ST_261 : Operation 1497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1497 'specloopname' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1498 [1/4] (10.5ns)   --->   "%sum_23 = fadd float %sum_0_23, %tmp_2_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1498 'fadd' 'sum_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1499 [1/1] (0.00ns)   --->   "br label %46" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1499 'br' <Predicate = true> <Delay = 0.00>

State 262 <SV = 117> <Delay = 10.5>
ST_262 : Operation 1500 [3/4] (10.5ns)   --->   "%tmp_23 = fadd float %sum_0_23, 0xBF03EC4600000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1500 'fadd' 'tmp_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 118> <Delay = 10.5>
ST_263 : Operation 1501 [2/4] (10.5ns)   --->   "%tmp_23 = fadd float %sum_0_23, 0xBF03EC4600000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1501 'fadd' 'tmp_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 119> <Delay = 15.9>
ST_264 : Operation 1502 [1/4] (10.5ns)   --->   "%tmp_23 = fadd float %sum_0_23, 0xBF03EC4600000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1502 'fadd' 'tmp_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1503 [2/2] (5.43ns)   --->   "%tmp_146 = fcmp olt float %tmp_23, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1503 'fcmp' 'tmp_146' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 120> <Delay = 9.66>
ST_265 : Operation 1504 [1/1] (0.00ns)   --->   "%dense_out_addr_23 = getelementptr [50 x float]* %dense_out, i64 0, i64 23" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1504 'getelementptr' 'dense_out_addr_23' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1505 [1/1] (0.00ns)   --->   "%bitcast_ln20_23 = bitcast float %tmp_23 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1505 'bitcast' 'bitcast_ln20_23' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_145 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_23, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1506 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln20_23 = trunc i32 %bitcast_ln20_23 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1507 'trunc' 'trunc_ln20_23' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1508 [1/1] (1.55ns)   --->   "%icmp_ln20_46 = icmp ne i8 %tmp_145, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1508 'icmp' 'icmp_ln20_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1509 [1/1] (2.44ns)   --->   "%icmp_ln20_47 = icmp eq i23 %trunc_ln20_23, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1509 'icmp' 'icmp_ln20_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_23)   --->   "%or_ln20_23 = or i1 %icmp_ln20_47, %icmp_ln20_46" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1510 'or' 'or_ln20_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1511 [1/2] (5.43ns)   --->   "%tmp_146 = fcmp olt float %tmp_23, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1511 'fcmp' 'tmp_146' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_23)   --->   "%and_ln20_23 = and i1 %or_ln20_23, %tmp_146" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1512 'and' 'and_ln20_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1513 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_23 = select i1 %and_ln20_23, float 0.000000e+00, float %tmp_23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1513 'select' 'select_ln20_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 1514 [1/1] (3.25ns)   --->   "store float %select_ln20_23, float* %dense_out_addr_23, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1514 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_265 : Operation 1515 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_72) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1515 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1516 [1/1] (1.76ns)   --->   "br label %48" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1516 'br' <Predicate = true> <Delay = 1.76>

State 266 <SV = 121> <Delay = 10.5>
ST_266 : Operation 1517 [1/1] (0.00ns)   --->   "%sum_0_24 = phi float [ 0.000000e+00, %LOOP123 ], [ %sum_24, %49 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1517 'phi' 'sum_0_24' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1518 [1/1] (0.00ns)   --->   "%j_0_24 = phi i9 [ 0, %LOOP123 ], [ %add_ln14_24, %49 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1518 'phi' 'j_0_24' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1519 [1/1] (1.66ns)   --->   "%icmp_ln14_24 = icmp eq i9 %j_0_24, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1519 'icmp' 'icmp_ln14_24' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 1520 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1520 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1521 [1/1] (1.82ns)   --->   "%add_ln14_24 = add i9 %j_0_24, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1521 'add' 'add_ln14_24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 1522 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_24, label %LOOP124, label %49" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1522 'br' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln15_24 = zext i9 %j_0_24 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1523 'zext' 'zext_ln15_24' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_266 : Operation 1524 [1/1] (0.00ns)   --->   "%flat_array_addr_24 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1524 'getelementptr' 'flat_array_addr_24' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_266 : Operation 1525 [2/2] (3.25ns)   --->   "%flat_array_load_24 = load float* %flat_array_addr_24, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1525 'load' 'flat_array_load_24' <Predicate = (!icmp_ln14_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_266 : Operation 1526 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_98 = getelementptr [400 x float]* @fullyconnected_weigh_32, i64 0, i64 %zext_ln15_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1526 'getelementptr' 'fullyconnected_weigh_98' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_266 : Operation 1527 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_99 = load float* %fullyconnected_weigh_98, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1527 'load' 'fullyconnected_weigh_99' <Predicate = (!icmp_ln14_24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_266 : Operation 1528 [4/4] (10.5ns)   --->   "%tmp_24 = fadd float %sum_0_24, 0xBF99DFDAC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1528 'fadd' 'tmp_24' <Predicate = (icmp_ln14_24)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1529 'specregionbegin' 'tmp_74' <Predicate = (icmp_ln14_24)> <Delay = 0.00>

State 267 <SV = 122> <Delay = 15.6>
ST_267 : Operation 1530 [1/2] (3.25ns)   --->   "%flat_array_load_24 = load float* %flat_array_addr_24, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1530 'load' 'flat_array_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_267 : Operation 1531 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_99 = load float* %fullyconnected_weigh_98, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1531 'load' 'fullyconnected_weigh_99' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_267 : Operation 1532 [2/2] (12.3ns)   --->   "%tmp_2_23 = fmul float %flat_array_load_24, %fullyconnected_weigh_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1532 'fmul' 'tmp_2_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 123> <Delay = 12.3>
ST_268 : Operation 1533 [1/2] (12.3ns)   --->   "%tmp_2_23 = fmul float %flat_array_load_24, %fullyconnected_weigh_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1533 'fmul' 'tmp_2_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 124> <Delay = 10.5>
ST_269 : Operation 1534 [4/4] (10.5ns)   --->   "%sum_24 = fadd float %sum_0_24, %tmp_2_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1534 'fadd' 'sum_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 125> <Delay = 10.5>
ST_270 : Operation 1535 [3/4] (10.5ns)   --->   "%sum_24 = fadd float %sum_0_24, %tmp_2_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1535 'fadd' 'sum_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 126> <Delay = 10.5>
ST_271 : Operation 1536 [2/4] (10.5ns)   --->   "%sum_24 = fadd float %sum_0_24, %tmp_2_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1536 'fadd' 'sum_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 127> <Delay = 10.5>
ST_272 : Operation 1537 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1537 'specloopname' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1538 [1/4] (10.5ns)   --->   "%sum_24 = fadd float %sum_0_24, %tmp_2_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1538 'fadd' 'sum_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1539 [1/1] (0.00ns)   --->   "br label %48" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1539 'br' <Predicate = true> <Delay = 0.00>

State 273 <SV = 122> <Delay = 10.5>
ST_273 : Operation 1540 [3/4] (10.5ns)   --->   "%tmp_24 = fadd float %sum_0_24, 0xBF99DFDAC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1540 'fadd' 'tmp_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 123> <Delay = 10.5>
ST_274 : Operation 1541 [2/4] (10.5ns)   --->   "%tmp_24 = fadd float %sum_0_24, 0xBF99DFDAC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1541 'fadd' 'tmp_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 124> <Delay = 15.9>
ST_275 : Operation 1542 [1/4] (10.5ns)   --->   "%tmp_24 = fadd float %sum_0_24, 0xBF99DFDAC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1542 'fadd' 'tmp_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1543 [2/2] (5.43ns)   --->   "%tmp_148 = fcmp olt float %tmp_24, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1543 'fcmp' 'tmp_148' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 125> <Delay = 9.66>
ST_276 : Operation 1544 [1/1] (0.00ns)   --->   "%dense_out_addr_24 = getelementptr [50 x float]* %dense_out, i64 0, i64 24" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1544 'getelementptr' 'dense_out_addr_24' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1545 [1/1] (0.00ns)   --->   "%bitcast_ln20_24 = bitcast float %tmp_24 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1545 'bitcast' 'bitcast_ln20_24' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_24, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1546 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln20_24 = trunc i32 %bitcast_ln20_24 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1547 'trunc' 'trunc_ln20_24' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1548 [1/1] (1.55ns)   --->   "%icmp_ln20_48 = icmp ne i8 %tmp_147, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1548 'icmp' 'icmp_ln20_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1549 [1/1] (2.44ns)   --->   "%icmp_ln20_49 = icmp eq i23 %trunc_ln20_24, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1549 'icmp' 'icmp_ln20_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_24)   --->   "%or_ln20_24 = or i1 %icmp_ln20_49, %icmp_ln20_48" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1550 'or' 'or_ln20_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1551 [1/2] (5.43ns)   --->   "%tmp_148 = fcmp olt float %tmp_24, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1551 'fcmp' 'tmp_148' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_24)   --->   "%and_ln20_24 = and i1 %or_ln20_24, %tmp_148" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1552 'and' 'and_ln20_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1553 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_24 = select i1 %and_ln20_24, float 0.000000e+00, float %tmp_24" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1553 'select' 'select_ln20_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_276 : Operation 1554 [1/1] (3.25ns)   --->   "store float %select_ln20_24, float* %dense_out_addr_24, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1554 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_276 : Operation 1555 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_73) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1555 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1556 [1/1] (1.76ns)   --->   "br label %50" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1556 'br' <Predicate = true> <Delay = 1.76>

State 277 <SV = 126> <Delay = 10.5>
ST_277 : Operation 1557 [1/1] (0.00ns)   --->   "%sum_0_25 = phi float [ 0.000000e+00, %LOOP124 ], [ %sum_25, %51 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1557 'phi' 'sum_0_25' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1558 [1/1] (0.00ns)   --->   "%j_0_25 = phi i9 [ 0, %LOOP124 ], [ %add_ln14_25, %51 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1558 'phi' 'j_0_25' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1559 [1/1] (1.66ns)   --->   "%icmp_ln14_25 = icmp eq i9 %j_0_25, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1559 'icmp' 'icmp_ln14_25' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1560 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1560 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1561 [1/1] (1.82ns)   --->   "%add_ln14_25 = add i9 %j_0_25, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1561 'add' 'add_ln14_25' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1562 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_25, label %LOOP125, label %51" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1562 'br' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln15_25 = zext i9 %j_0_25 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1563 'zext' 'zext_ln15_25' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_277 : Operation 1564 [1/1] (0.00ns)   --->   "%flat_array_addr_25 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1564 'getelementptr' 'flat_array_addr_25' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_277 : Operation 1565 [2/2] (3.25ns)   --->   "%flat_array_load_25 = load float* %flat_array_addr_25, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1565 'load' 'flat_array_load_25' <Predicate = (!icmp_ln14_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_277 : Operation 1566 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_100 = getelementptr [400 x float]* @fullyconnected_weigh_31, i64 0, i64 %zext_ln15_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1566 'getelementptr' 'fullyconnected_weigh_100' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_277 : Operation 1567 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_101 = load float* %fullyconnected_weigh_100, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1567 'load' 'fullyconnected_weigh_101' <Predicate = (!icmp_ln14_25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_277 : Operation 1568 [4/4] (10.5ns)   --->   "%tmp_25 = fadd float %sum_0_25, 0xBFA57F7380000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1568 'fadd' 'tmp_25' <Predicate = (icmp_ln14_25)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1569 'specregionbegin' 'tmp_75' <Predicate = (icmp_ln14_25)> <Delay = 0.00>

State 278 <SV = 127> <Delay = 15.6>
ST_278 : Operation 1570 [1/2] (3.25ns)   --->   "%flat_array_load_25 = load float* %flat_array_addr_25, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1570 'load' 'flat_array_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_278 : Operation 1571 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_101 = load float* %fullyconnected_weigh_100, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1571 'load' 'fullyconnected_weigh_101' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_278 : Operation 1572 [2/2] (12.3ns)   --->   "%tmp_2_24 = fmul float %flat_array_load_25, %fullyconnected_weigh_101" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1572 'fmul' 'tmp_2_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 128> <Delay = 12.3>
ST_279 : Operation 1573 [1/2] (12.3ns)   --->   "%tmp_2_24 = fmul float %flat_array_load_25, %fullyconnected_weigh_101" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1573 'fmul' 'tmp_2_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 129> <Delay = 10.5>
ST_280 : Operation 1574 [4/4] (10.5ns)   --->   "%sum_25 = fadd float %sum_0_25, %tmp_2_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1574 'fadd' 'sum_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 130> <Delay = 10.5>
ST_281 : Operation 1575 [3/4] (10.5ns)   --->   "%sum_25 = fadd float %sum_0_25, %tmp_2_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1575 'fadd' 'sum_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 131> <Delay = 10.5>
ST_282 : Operation 1576 [2/4] (10.5ns)   --->   "%sum_25 = fadd float %sum_0_25, %tmp_2_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1576 'fadd' 'sum_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 132> <Delay = 10.5>
ST_283 : Operation 1577 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1577 'specloopname' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1578 [1/4] (10.5ns)   --->   "%sum_25 = fadd float %sum_0_25, %tmp_2_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1578 'fadd' 'sum_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1579 [1/1] (0.00ns)   --->   "br label %50" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1579 'br' <Predicate = true> <Delay = 0.00>

State 284 <SV = 127> <Delay = 10.5>
ST_284 : Operation 1580 [3/4] (10.5ns)   --->   "%tmp_25 = fadd float %sum_0_25, 0xBFA57F7380000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1580 'fadd' 'tmp_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 128> <Delay = 10.5>
ST_285 : Operation 1581 [2/4] (10.5ns)   --->   "%tmp_25 = fadd float %sum_0_25, 0xBFA57F7380000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1581 'fadd' 'tmp_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 129> <Delay = 15.9>
ST_286 : Operation 1582 [1/4] (10.5ns)   --->   "%tmp_25 = fadd float %sum_0_25, 0xBFA57F7380000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1582 'fadd' 'tmp_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1583 [2/2] (5.43ns)   --->   "%tmp_150 = fcmp olt float %tmp_25, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1583 'fcmp' 'tmp_150' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 130> <Delay = 9.66>
ST_287 : Operation 1584 [1/1] (0.00ns)   --->   "%dense_out_addr_25 = getelementptr [50 x float]* %dense_out, i64 0, i64 25" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1584 'getelementptr' 'dense_out_addr_25' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1585 [1/1] (0.00ns)   --->   "%bitcast_ln20_25 = bitcast float %tmp_25 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1585 'bitcast' 'bitcast_ln20_25' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_149 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_25, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1586 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln20_25 = trunc i32 %bitcast_ln20_25 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1587 'trunc' 'trunc_ln20_25' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1588 [1/1] (1.55ns)   --->   "%icmp_ln20_50 = icmp ne i8 %tmp_149, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1588 'icmp' 'icmp_ln20_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 1589 [1/1] (2.44ns)   --->   "%icmp_ln20_51 = icmp eq i23 %trunc_ln20_25, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1589 'icmp' 'icmp_ln20_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_25)   --->   "%or_ln20_25 = or i1 %icmp_ln20_51, %icmp_ln20_50" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1590 'or' 'or_ln20_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 1591 [1/2] (5.43ns)   --->   "%tmp_150 = fcmp olt float %tmp_25, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1591 'fcmp' 'tmp_150' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_25)   --->   "%and_ln20_25 = and i1 %or_ln20_25, %tmp_150" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1592 'and' 'and_ln20_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 1593 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_25 = select i1 %and_ln20_25, float 0.000000e+00, float %tmp_25" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1593 'select' 'select_ln20_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_287 : Operation 1594 [1/1] (3.25ns)   --->   "store float %select_ln20_25, float* %dense_out_addr_25, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1594 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_287 : Operation 1595 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_74) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1595 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 1596 [1/1] (1.76ns)   --->   "br label %52" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1596 'br' <Predicate = true> <Delay = 1.76>

State 288 <SV = 131> <Delay = 10.5>
ST_288 : Operation 1597 [1/1] (0.00ns)   --->   "%sum_0_26 = phi float [ 0.000000e+00, %LOOP125 ], [ %sum_26, %53 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1597 'phi' 'sum_0_26' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1598 [1/1] (0.00ns)   --->   "%j_0_26 = phi i9 [ 0, %LOOP125 ], [ %add_ln14_26, %53 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1598 'phi' 'j_0_26' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1599 [1/1] (1.66ns)   --->   "%icmp_ln14_26 = icmp eq i9 %j_0_26, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1599 'icmp' 'icmp_ln14_26' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1600 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1600 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1601 [1/1] (1.82ns)   --->   "%add_ln14_26 = add i9 %j_0_26, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1601 'add' 'add_ln14_26' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1602 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_26, label %LOOP126, label %53" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1602 'br' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln15_26 = zext i9 %j_0_26 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1603 'zext' 'zext_ln15_26' <Predicate = (!icmp_ln14_26)> <Delay = 0.00>
ST_288 : Operation 1604 [1/1] (0.00ns)   --->   "%flat_array_addr_26 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1604 'getelementptr' 'flat_array_addr_26' <Predicate = (!icmp_ln14_26)> <Delay = 0.00>
ST_288 : Operation 1605 [2/2] (3.25ns)   --->   "%flat_array_load_26 = load float* %flat_array_addr_26, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1605 'load' 'flat_array_load_26' <Predicate = (!icmp_ln14_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_288 : Operation 1606 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_102 = getelementptr [400 x float]* @fullyconnected_weigh_30, i64 0, i64 %zext_ln15_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1606 'getelementptr' 'fullyconnected_weigh_102' <Predicate = (!icmp_ln14_26)> <Delay = 0.00>
ST_288 : Operation 1607 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_103 = load float* %fullyconnected_weigh_102, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1607 'load' 'fullyconnected_weigh_103' <Predicate = (!icmp_ln14_26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_288 : Operation 1608 [4/4] (10.5ns)   --->   "%tmp_26 = fadd float %sum_0_26, 0x3F73027100000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1608 'fadd' 'tmp_26' <Predicate = (icmp_ln14_26)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1609 'specregionbegin' 'tmp_76' <Predicate = (icmp_ln14_26)> <Delay = 0.00>

State 289 <SV = 132> <Delay = 15.6>
ST_289 : Operation 1610 [1/2] (3.25ns)   --->   "%flat_array_load_26 = load float* %flat_array_addr_26, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1610 'load' 'flat_array_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_289 : Operation 1611 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_103 = load float* %fullyconnected_weigh_102, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1611 'load' 'fullyconnected_weigh_103' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_289 : Operation 1612 [2/2] (12.3ns)   --->   "%tmp_2_25 = fmul float %flat_array_load_26, %fullyconnected_weigh_103" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1612 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 133> <Delay = 12.3>
ST_290 : Operation 1613 [1/2] (12.3ns)   --->   "%tmp_2_25 = fmul float %flat_array_load_26, %fullyconnected_weigh_103" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1613 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 134> <Delay = 10.5>
ST_291 : Operation 1614 [4/4] (10.5ns)   --->   "%sum_26 = fadd float %sum_0_26, %tmp_2_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1614 'fadd' 'sum_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 135> <Delay = 10.5>
ST_292 : Operation 1615 [3/4] (10.5ns)   --->   "%sum_26 = fadd float %sum_0_26, %tmp_2_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1615 'fadd' 'sum_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 136> <Delay = 10.5>
ST_293 : Operation 1616 [2/4] (10.5ns)   --->   "%sum_26 = fadd float %sum_0_26, %tmp_2_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1616 'fadd' 'sum_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 137> <Delay = 10.5>
ST_294 : Operation 1617 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1617 'specloopname' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 1618 [1/4] (10.5ns)   --->   "%sum_26 = fadd float %sum_0_26, %tmp_2_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1618 'fadd' 'sum_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1619 [1/1] (0.00ns)   --->   "br label %52" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1619 'br' <Predicate = true> <Delay = 0.00>

State 295 <SV = 132> <Delay = 10.5>
ST_295 : Operation 1620 [3/4] (10.5ns)   --->   "%tmp_26 = fadd float %sum_0_26, 0x3F73027100000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1620 'fadd' 'tmp_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 133> <Delay = 10.5>
ST_296 : Operation 1621 [2/4] (10.5ns)   --->   "%tmp_26 = fadd float %sum_0_26, 0x3F73027100000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1621 'fadd' 'tmp_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 134> <Delay = 15.9>
ST_297 : Operation 1622 [1/4] (10.5ns)   --->   "%tmp_26 = fadd float %sum_0_26, 0x3F73027100000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1622 'fadd' 'tmp_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1623 [2/2] (5.43ns)   --->   "%tmp_152 = fcmp olt float %tmp_26, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1623 'fcmp' 'tmp_152' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 135> <Delay = 9.66>
ST_298 : Operation 1624 [1/1] (0.00ns)   --->   "%dense_out_addr_26 = getelementptr [50 x float]* %dense_out, i64 0, i64 26" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1624 'getelementptr' 'dense_out_addr_26' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1625 [1/1] (0.00ns)   --->   "%bitcast_ln20_26 = bitcast float %tmp_26 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1625 'bitcast' 'bitcast_ln20_26' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_151 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_26, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1626 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1627 [1/1] (0.00ns)   --->   "%trunc_ln20_26 = trunc i32 %bitcast_ln20_26 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1627 'trunc' 'trunc_ln20_26' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1628 [1/1] (1.55ns)   --->   "%icmp_ln20_52 = icmp ne i8 %tmp_151, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1628 'icmp' 'icmp_ln20_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 1629 [1/1] (2.44ns)   --->   "%icmp_ln20_53 = icmp eq i23 %trunc_ln20_26, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1629 'icmp' 'icmp_ln20_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_26)   --->   "%or_ln20_26 = or i1 %icmp_ln20_53, %icmp_ln20_52" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1630 'or' 'or_ln20_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 1631 [1/2] (5.43ns)   --->   "%tmp_152 = fcmp olt float %tmp_26, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1631 'fcmp' 'tmp_152' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_26)   --->   "%and_ln20_26 = and i1 %or_ln20_26, %tmp_152" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1632 'and' 'and_ln20_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 1633 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_26 = select i1 %and_ln20_26, float 0.000000e+00, float %tmp_26" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1633 'select' 'select_ln20_26' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_298 : Operation 1634 [1/1] (3.25ns)   --->   "store float %select_ln20_26, float* %dense_out_addr_26, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1634 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_298 : Operation 1635 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_75) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1635 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1636 [1/1] (1.76ns)   --->   "br label %54" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1636 'br' <Predicate = true> <Delay = 1.76>

State 299 <SV = 136> <Delay = 10.5>
ST_299 : Operation 1637 [1/1] (0.00ns)   --->   "%sum_0_27 = phi float [ 0.000000e+00, %LOOP126 ], [ %sum_27, %55 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1637 'phi' 'sum_0_27' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1638 [1/1] (0.00ns)   --->   "%j_0_27 = phi i9 [ 0, %LOOP126 ], [ %add_ln14_27, %55 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1638 'phi' 'j_0_27' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1639 [1/1] (1.66ns)   --->   "%icmp_ln14_27 = icmp eq i9 %j_0_27, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1639 'icmp' 'icmp_ln14_27' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1640 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1640 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1641 [1/1] (1.82ns)   --->   "%add_ln14_27 = add i9 %j_0_27, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1641 'add' 'add_ln14_27' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1642 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_27, label %LOOP127, label %55" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1642 'br' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln15_27 = zext i9 %j_0_27 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1643 'zext' 'zext_ln15_27' <Predicate = (!icmp_ln14_27)> <Delay = 0.00>
ST_299 : Operation 1644 [1/1] (0.00ns)   --->   "%flat_array_addr_27 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1644 'getelementptr' 'flat_array_addr_27' <Predicate = (!icmp_ln14_27)> <Delay = 0.00>
ST_299 : Operation 1645 [2/2] (3.25ns)   --->   "%flat_array_load_27 = load float* %flat_array_addr_27, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1645 'load' 'flat_array_load_27' <Predicate = (!icmp_ln14_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_299 : Operation 1646 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_104 = getelementptr [400 x float]* @fullyconnected_weigh_29, i64 0, i64 %zext_ln15_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1646 'getelementptr' 'fullyconnected_weigh_104' <Predicate = (!icmp_ln14_27)> <Delay = 0.00>
ST_299 : Operation 1647 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_105 = load float* %fullyconnected_weigh_104, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1647 'load' 'fullyconnected_weigh_105' <Predicate = (!icmp_ln14_27)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_299 : Operation 1648 [4/4] (10.5ns)   --->   "%tmp_27 = fadd float %sum_0_27, 0xBFA81EABC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1648 'fadd' 'tmp_27' <Predicate = (icmp_ln14_27)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1649 'specregionbegin' 'tmp_77' <Predicate = (icmp_ln14_27)> <Delay = 0.00>

State 300 <SV = 137> <Delay = 15.6>
ST_300 : Operation 1650 [1/2] (3.25ns)   --->   "%flat_array_load_27 = load float* %flat_array_addr_27, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1650 'load' 'flat_array_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_300 : Operation 1651 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_105 = load float* %fullyconnected_weigh_104, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1651 'load' 'fullyconnected_weigh_105' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_300 : Operation 1652 [2/2] (12.3ns)   --->   "%tmp_2_26 = fmul float %flat_array_load_27, %fullyconnected_weigh_105" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1652 'fmul' 'tmp_2_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 138> <Delay = 12.3>
ST_301 : Operation 1653 [1/2] (12.3ns)   --->   "%tmp_2_26 = fmul float %flat_array_load_27, %fullyconnected_weigh_105" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1653 'fmul' 'tmp_2_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 139> <Delay = 10.5>
ST_302 : Operation 1654 [4/4] (10.5ns)   --->   "%sum_27 = fadd float %sum_0_27, %tmp_2_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1654 'fadd' 'sum_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 140> <Delay = 10.5>
ST_303 : Operation 1655 [3/4] (10.5ns)   --->   "%sum_27 = fadd float %sum_0_27, %tmp_2_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1655 'fadd' 'sum_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 141> <Delay = 10.5>
ST_304 : Operation 1656 [2/4] (10.5ns)   --->   "%sum_27 = fadd float %sum_0_27, %tmp_2_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1656 'fadd' 'sum_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 142> <Delay = 10.5>
ST_305 : Operation 1657 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1657 'specloopname' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 1658 [1/4] (10.5ns)   --->   "%sum_27 = fadd float %sum_0_27, %tmp_2_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1658 'fadd' 'sum_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1659 [1/1] (0.00ns)   --->   "br label %54" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1659 'br' <Predicate = true> <Delay = 0.00>

State 306 <SV = 137> <Delay = 10.5>
ST_306 : Operation 1660 [3/4] (10.5ns)   --->   "%tmp_27 = fadd float %sum_0_27, 0xBFA81EABC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1660 'fadd' 'tmp_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 138> <Delay = 10.5>
ST_307 : Operation 1661 [2/4] (10.5ns)   --->   "%tmp_27 = fadd float %sum_0_27, 0xBFA81EABC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1661 'fadd' 'tmp_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 139> <Delay = 15.9>
ST_308 : Operation 1662 [1/4] (10.5ns)   --->   "%tmp_27 = fadd float %sum_0_27, 0xBFA81EABC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1662 'fadd' 'tmp_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1663 [2/2] (5.43ns)   --->   "%tmp_154 = fcmp olt float %tmp_27, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1663 'fcmp' 'tmp_154' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 140> <Delay = 9.66>
ST_309 : Operation 1664 [1/1] (0.00ns)   --->   "%dense_out_addr_27 = getelementptr [50 x float]* %dense_out, i64 0, i64 27" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1664 'getelementptr' 'dense_out_addr_27' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1665 [1/1] (0.00ns)   --->   "%bitcast_ln20_27 = bitcast float %tmp_27 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1665 'bitcast' 'bitcast_ln20_27' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_153 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_27, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1666 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln20_27 = trunc i32 %bitcast_ln20_27 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1667 'trunc' 'trunc_ln20_27' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1668 [1/1] (1.55ns)   --->   "%icmp_ln20_54 = icmp ne i8 %tmp_153, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1668 'icmp' 'icmp_ln20_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1669 [1/1] (2.44ns)   --->   "%icmp_ln20_55 = icmp eq i23 %trunc_ln20_27, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1669 'icmp' 'icmp_ln20_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_27)   --->   "%or_ln20_27 = or i1 %icmp_ln20_55, %icmp_ln20_54" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1670 'or' 'or_ln20_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1671 [1/2] (5.43ns)   --->   "%tmp_154 = fcmp olt float %tmp_27, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1671 'fcmp' 'tmp_154' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_27)   --->   "%and_ln20_27 = and i1 %or_ln20_27, %tmp_154" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1672 'and' 'and_ln20_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1673 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_27 = select i1 %and_ln20_27, float 0.000000e+00, float %tmp_27" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1673 'select' 'select_ln20_27' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_309 : Operation 1674 [1/1] (3.25ns)   --->   "store float %select_ln20_27, float* %dense_out_addr_27, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1674 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_309 : Operation 1675 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_76) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1675 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1676 [1/1] (1.76ns)   --->   "br label %56" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1676 'br' <Predicate = true> <Delay = 1.76>

State 310 <SV = 141> <Delay = 10.5>
ST_310 : Operation 1677 [1/1] (0.00ns)   --->   "%sum_0_28 = phi float [ 0.000000e+00, %LOOP127 ], [ %sum_28, %57 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1677 'phi' 'sum_0_28' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 1678 [1/1] (0.00ns)   --->   "%j_0_28 = phi i9 [ 0, %LOOP127 ], [ %add_ln14_28, %57 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1678 'phi' 'j_0_28' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 1679 [1/1] (1.66ns)   --->   "%icmp_ln14_28 = icmp eq i9 %j_0_28, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1679 'icmp' 'icmp_ln14_28' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1680 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1680 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 1681 [1/1] (1.82ns)   --->   "%add_ln14_28 = add i9 %j_0_28, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1681 'add' 'add_ln14_28' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1682 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_28, label %LOOP128, label %57" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1682 'br' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln15_28 = zext i9 %j_0_28 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1683 'zext' 'zext_ln15_28' <Predicate = (!icmp_ln14_28)> <Delay = 0.00>
ST_310 : Operation 1684 [1/1] (0.00ns)   --->   "%flat_array_addr_28 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1684 'getelementptr' 'flat_array_addr_28' <Predicate = (!icmp_ln14_28)> <Delay = 0.00>
ST_310 : Operation 1685 [2/2] (3.25ns)   --->   "%flat_array_load_28 = load float* %flat_array_addr_28, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1685 'load' 'flat_array_load_28' <Predicate = (!icmp_ln14_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_310 : Operation 1686 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_106 = getelementptr [400 x float]* @fullyconnected_weigh_28, i64 0, i64 %zext_ln15_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1686 'getelementptr' 'fullyconnected_weigh_106' <Predicate = (!icmp_ln14_28)> <Delay = 0.00>
ST_310 : Operation 1687 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_107 = load float* %fullyconnected_weigh_106, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1687 'load' 'fullyconnected_weigh_107' <Predicate = (!icmp_ln14_28)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_310 : Operation 1688 [4/4] (10.5ns)   --->   "%tmp_28 = fadd float %sum_0_28, 0x3F98B82800000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1688 'fadd' 'tmp_28' <Predicate = (icmp_ln14_28)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1689 'specregionbegin' 'tmp_78' <Predicate = (icmp_ln14_28)> <Delay = 0.00>

State 311 <SV = 142> <Delay = 15.6>
ST_311 : Operation 1690 [1/2] (3.25ns)   --->   "%flat_array_load_28 = load float* %flat_array_addr_28, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1690 'load' 'flat_array_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_311 : Operation 1691 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_107 = load float* %fullyconnected_weigh_106, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1691 'load' 'fullyconnected_weigh_107' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_311 : Operation 1692 [2/2] (12.3ns)   --->   "%tmp_2_27 = fmul float %flat_array_load_28, %fullyconnected_weigh_107" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1692 'fmul' 'tmp_2_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 143> <Delay = 12.3>
ST_312 : Operation 1693 [1/2] (12.3ns)   --->   "%tmp_2_27 = fmul float %flat_array_load_28, %fullyconnected_weigh_107" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1693 'fmul' 'tmp_2_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 144> <Delay = 10.5>
ST_313 : Operation 1694 [4/4] (10.5ns)   --->   "%sum_28 = fadd float %sum_0_28, %tmp_2_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1694 'fadd' 'sum_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 145> <Delay = 10.5>
ST_314 : Operation 1695 [3/4] (10.5ns)   --->   "%sum_28 = fadd float %sum_0_28, %tmp_2_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1695 'fadd' 'sum_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 146> <Delay = 10.5>
ST_315 : Operation 1696 [2/4] (10.5ns)   --->   "%sum_28 = fadd float %sum_0_28, %tmp_2_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1696 'fadd' 'sum_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 147> <Delay = 10.5>
ST_316 : Operation 1697 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1697 'specloopname' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1698 [1/4] (10.5ns)   --->   "%sum_28 = fadd float %sum_0_28, %tmp_2_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1698 'fadd' 'sum_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1699 [1/1] (0.00ns)   --->   "br label %56" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1699 'br' <Predicate = true> <Delay = 0.00>

State 317 <SV = 142> <Delay = 10.5>
ST_317 : Operation 1700 [3/4] (10.5ns)   --->   "%tmp_28 = fadd float %sum_0_28, 0x3F98B82800000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1700 'fadd' 'tmp_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 143> <Delay = 10.5>
ST_318 : Operation 1701 [2/4] (10.5ns)   --->   "%tmp_28 = fadd float %sum_0_28, 0x3F98B82800000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1701 'fadd' 'tmp_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 144> <Delay = 15.9>
ST_319 : Operation 1702 [1/4] (10.5ns)   --->   "%tmp_28 = fadd float %sum_0_28, 0x3F98B82800000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1702 'fadd' 'tmp_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1703 [2/2] (5.43ns)   --->   "%tmp_156 = fcmp olt float %tmp_28, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1703 'fcmp' 'tmp_156' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 145> <Delay = 9.66>
ST_320 : Operation 1704 [1/1] (0.00ns)   --->   "%dense_out_addr_28 = getelementptr [50 x float]* %dense_out, i64 0, i64 28" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1704 'getelementptr' 'dense_out_addr_28' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 1705 [1/1] (0.00ns)   --->   "%bitcast_ln20_28 = bitcast float %tmp_28 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1705 'bitcast' 'bitcast_ln20_28' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp_155 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_28, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1706 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 1707 [1/1] (0.00ns)   --->   "%trunc_ln20_28 = trunc i32 %bitcast_ln20_28 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1707 'trunc' 'trunc_ln20_28' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 1708 [1/1] (1.55ns)   --->   "%icmp_ln20_56 = icmp ne i8 %tmp_155, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1708 'icmp' 'icmp_ln20_56' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1709 [1/1] (2.44ns)   --->   "%icmp_ln20_57 = icmp eq i23 %trunc_ln20_28, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1709 'icmp' 'icmp_ln20_57' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_28)   --->   "%or_ln20_28 = or i1 %icmp_ln20_57, %icmp_ln20_56" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1710 'or' 'or_ln20_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1711 [1/2] (5.43ns)   --->   "%tmp_156 = fcmp olt float %tmp_28, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1711 'fcmp' 'tmp_156' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_28)   --->   "%and_ln20_28 = and i1 %or_ln20_28, %tmp_156" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1712 'and' 'and_ln20_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1713 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_28 = select i1 %and_ln20_28, float 0.000000e+00, float %tmp_28" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1713 'select' 'select_ln20_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_320 : Operation 1714 [1/1] (3.25ns)   --->   "store float %select_ln20_28, float* %dense_out_addr_28, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1714 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_320 : Operation 1715 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_77) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1715 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 1716 [1/1] (1.76ns)   --->   "br label %58" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1716 'br' <Predicate = true> <Delay = 1.76>

State 321 <SV = 146> <Delay = 10.5>
ST_321 : Operation 1717 [1/1] (0.00ns)   --->   "%sum_0_29 = phi float [ 0.000000e+00, %LOOP128 ], [ %sum_29, %59 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1717 'phi' 'sum_0_29' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1718 [1/1] (0.00ns)   --->   "%j_0_29 = phi i9 [ 0, %LOOP128 ], [ %add_ln14_29, %59 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1718 'phi' 'j_0_29' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1719 [1/1] (1.66ns)   --->   "%icmp_ln14_29 = icmp eq i9 %j_0_29, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1719 'icmp' 'icmp_ln14_29' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1720 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1720 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1721 [1/1] (1.82ns)   --->   "%add_ln14_29 = add i9 %j_0_29, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1721 'add' 'add_ln14_29' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1722 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_29, label %LOOP129, label %59" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1722 'br' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln15_29 = zext i9 %j_0_29 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1723 'zext' 'zext_ln15_29' <Predicate = (!icmp_ln14_29)> <Delay = 0.00>
ST_321 : Operation 1724 [1/1] (0.00ns)   --->   "%flat_array_addr_29 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1724 'getelementptr' 'flat_array_addr_29' <Predicate = (!icmp_ln14_29)> <Delay = 0.00>
ST_321 : Operation 1725 [2/2] (3.25ns)   --->   "%flat_array_load_29 = load float* %flat_array_addr_29, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1725 'load' 'flat_array_load_29' <Predicate = (!icmp_ln14_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_321 : Operation 1726 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_108 = getelementptr [400 x float]* @fullyconnected_weigh_27, i64 0, i64 %zext_ln15_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1726 'getelementptr' 'fullyconnected_weigh_108' <Predicate = (!icmp_ln14_29)> <Delay = 0.00>
ST_321 : Operation 1727 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_109 = load float* %fullyconnected_weigh_108, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1727 'load' 'fullyconnected_weigh_109' <Predicate = (!icmp_ln14_29)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_321 : Operation 1728 [4/4] (10.5ns)   --->   "%tmp_29 = fadd float %sum_0_29, 0xBF981F96A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1728 'fadd' 'tmp_29' <Predicate = (icmp_ln14_29)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1729 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1729 'specregionbegin' 'tmp_79' <Predicate = (icmp_ln14_29)> <Delay = 0.00>

State 322 <SV = 147> <Delay = 15.6>
ST_322 : Operation 1730 [1/2] (3.25ns)   --->   "%flat_array_load_29 = load float* %flat_array_addr_29, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1730 'load' 'flat_array_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_322 : Operation 1731 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_109 = load float* %fullyconnected_weigh_108, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1731 'load' 'fullyconnected_weigh_109' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_322 : Operation 1732 [2/2] (12.3ns)   --->   "%tmp_2_28 = fmul float %flat_array_load_29, %fullyconnected_weigh_109" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1732 'fmul' 'tmp_2_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 148> <Delay = 12.3>
ST_323 : Operation 1733 [1/2] (12.3ns)   --->   "%tmp_2_28 = fmul float %flat_array_load_29, %fullyconnected_weigh_109" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1733 'fmul' 'tmp_2_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 149> <Delay = 10.5>
ST_324 : Operation 1734 [4/4] (10.5ns)   --->   "%sum_29 = fadd float %sum_0_29, %tmp_2_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1734 'fadd' 'sum_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 150> <Delay = 10.5>
ST_325 : Operation 1735 [3/4] (10.5ns)   --->   "%sum_29 = fadd float %sum_0_29, %tmp_2_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1735 'fadd' 'sum_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 151> <Delay = 10.5>
ST_326 : Operation 1736 [2/4] (10.5ns)   --->   "%sum_29 = fadd float %sum_0_29, %tmp_2_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1736 'fadd' 'sum_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 152> <Delay = 10.5>
ST_327 : Operation 1737 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1737 'specloopname' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 1738 [1/4] (10.5ns)   --->   "%sum_29 = fadd float %sum_0_29, %tmp_2_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1738 'fadd' 'sum_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 1739 [1/1] (0.00ns)   --->   "br label %58" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1739 'br' <Predicate = true> <Delay = 0.00>

State 328 <SV = 147> <Delay = 10.5>
ST_328 : Operation 1740 [3/4] (10.5ns)   --->   "%tmp_29 = fadd float %sum_0_29, 0xBF981F96A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1740 'fadd' 'tmp_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 148> <Delay = 10.5>
ST_329 : Operation 1741 [2/4] (10.5ns)   --->   "%tmp_29 = fadd float %sum_0_29, 0xBF981F96A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1741 'fadd' 'tmp_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 149> <Delay = 15.9>
ST_330 : Operation 1742 [1/4] (10.5ns)   --->   "%tmp_29 = fadd float %sum_0_29, 0xBF981F96A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1742 'fadd' 'tmp_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 1743 [2/2] (5.43ns)   --->   "%tmp_158 = fcmp olt float %tmp_29, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1743 'fcmp' 'tmp_158' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 150> <Delay = 9.66>
ST_331 : Operation 1744 [1/1] (0.00ns)   --->   "%dense_out_addr_29 = getelementptr [50 x float]* %dense_out, i64 0, i64 29" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1744 'getelementptr' 'dense_out_addr_29' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1745 [1/1] (0.00ns)   --->   "%bitcast_ln20_29 = bitcast float %tmp_29 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1745 'bitcast' 'bitcast_ln20_29' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_29, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1746 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1747 [1/1] (0.00ns)   --->   "%trunc_ln20_29 = trunc i32 %bitcast_ln20_29 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1747 'trunc' 'trunc_ln20_29' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1748 [1/1] (1.55ns)   --->   "%icmp_ln20_58 = icmp ne i8 %tmp_157, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1748 'icmp' 'icmp_ln20_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1749 [1/1] (2.44ns)   --->   "%icmp_ln20_59 = icmp eq i23 %trunc_ln20_29, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1749 'icmp' 'icmp_ln20_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_29)   --->   "%or_ln20_29 = or i1 %icmp_ln20_59, %icmp_ln20_58" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1750 'or' 'or_ln20_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1751 [1/2] (5.43ns)   --->   "%tmp_158 = fcmp olt float %tmp_29, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1751 'fcmp' 'tmp_158' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_29)   --->   "%and_ln20_29 = and i1 %or_ln20_29, %tmp_158" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1752 'and' 'and_ln20_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1753 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_29 = select i1 %and_ln20_29, float 0.000000e+00, float %tmp_29" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1753 'select' 'select_ln20_29' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_331 : Operation 1754 [1/1] (3.25ns)   --->   "store float %select_ln20_29, float* %dense_out_addr_29, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_331 : Operation 1755 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_78) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1755 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1756 [1/1] (1.76ns)   --->   "br label %60" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1756 'br' <Predicate = true> <Delay = 1.76>

State 332 <SV = 151> <Delay = 10.5>
ST_332 : Operation 1757 [1/1] (0.00ns)   --->   "%sum_0_30 = phi float [ 0.000000e+00, %LOOP129 ], [ %sum_30, %61 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1757 'phi' 'sum_0_30' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1758 [1/1] (0.00ns)   --->   "%j_0_30 = phi i9 [ 0, %LOOP129 ], [ %add_ln14_30, %61 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1758 'phi' 'j_0_30' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1759 [1/1] (1.66ns)   --->   "%icmp_ln14_30 = icmp eq i9 %j_0_30, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1759 'icmp' 'icmp_ln14_30' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1760 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1760 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1761 [1/1] (1.82ns)   --->   "%add_ln14_30 = add i9 %j_0_30, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1761 'add' 'add_ln14_30' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1762 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_30, label %LOOP130, label %61" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1762 'br' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln15_30 = zext i9 %j_0_30 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1763 'zext' 'zext_ln15_30' <Predicate = (!icmp_ln14_30)> <Delay = 0.00>
ST_332 : Operation 1764 [1/1] (0.00ns)   --->   "%flat_array_addr_30 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1764 'getelementptr' 'flat_array_addr_30' <Predicate = (!icmp_ln14_30)> <Delay = 0.00>
ST_332 : Operation 1765 [2/2] (3.25ns)   --->   "%flat_array_load_30 = load float* %flat_array_addr_30, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1765 'load' 'flat_array_load_30' <Predicate = (!icmp_ln14_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_332 : Operation 1766 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_110 = getelementptr [400 x float]* @fullyconnected_weigh_25, i64 0, i64 %zext_ln15_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1766 'getelementptr' 'fullyconnected_weigh_110' <Predicate = (!icmp_ln14_30)> <Delay = 0.00>
ST_332 : Operation 1767 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_111 = load float* %fullyconnected_weigh_110, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1767 'load' 'fullyconnected_weigh_111' <Predicate = (!icmp_ln14_30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_332 : Operation 1768 [4/4] (10.5ns)   --->   "%tmp_30 = fadd float %sum_0_30, 0xBF890E23A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1768 'fadd' 'tmp_30' <Predicate = (icmp_ln14_30)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1769 'specregionbegin' 'tmp_80' <Predicate = (icmp_ln14_30)> <Delay = 0.00>

State 333 <SV = 152> <Delay = 15.6>
ST_333 : Operation 1770 [1/2] (3.25ns)   --->   "%flat_array_load_30 = load float* %flat_array_addr_30, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1770 'load' 'flat_array_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_333 : Operation 1771 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_111 = load float* %fullyconnected_weigh_110, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1771 'load' 'fullyconnected_weigh_111' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_333 : Operation 1772 [2/2] (12.3ns)   --->   "%tmp_2_29 = fmul float %flat_array_load_30, %fullyconnected_weigh_111" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1772 'fmul' 'tmp_2_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 153> <Delay = 12.3>
ST_334 : Operation 1773 [1/2] (12.3ns)   --->   "%tmp_2_29 = fmul float %flat_array_load_30, %fullyconnected_weigh_111" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1773 'fmul' 'tmp_2_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 154> <Delay = 10.5>
ST_335 : Operation 1774 [4/4] (10.5ns)   --->   "%sum_30 = fadd float %sum_0_30, %tmp_2_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1774 'fadd' 'sum_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 155> <Delay = 10.5>
ST_336 : Operation 1775 [3/4] (10.5ns)   --->   "%sum_30 = fadd float %sum_0_30, %tmp_2_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1775 'fadd' 'sum_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 156> <Delay = 10.5>
ST_337 : Operation 1776 [2/4] (10.5ns)   --->   "%sum_30 = fadd float %sum_0_30, %tmp_2_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1776 'fadd' 'sum_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 157> <Delay = 10.5>
ST_338 : Operation 1777 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1777 'specloopname' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 1778 [1/4] (10.5ns)   --->   "%sum_30 = fadd float %sum_0_30, %tmp_2_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1778 'fadd' 'sum_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1779 [1/1] (0.00ns)   --->   "br label %60" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1779 'br' <Predicate = true> <Delay = 0.00>

State 339 <SV = 152> <Delay = 10.5>
ST_339 : Operation 1780 [3/4] (10.5ns)   --->   "%tmp_30 = fadd float %sum_0_30, 0xBF890E23A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1780 'fadd' 'tmp_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 153> <Delay = 10.5>
ST_340 : Operation 1781 [2/4] (10.5ns)   --->   "%tmp_30 = fadd float %sum_0_30, 0xBF890E23A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1781 'fadd' 'tmp_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 154> <Delay = 15.9>
ST_341 : Operation 1782 [1/4] (10.5ns)   --->   "%tmp_30 = fadd float %sum_0_30, 0xBF890E23A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1782 'fadd' 'tmp_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1783 [2/2] (5.43ns)   --->   "%tmp_160 = fcmp olt float %tmp_30, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1783 'fcmp' 'tmp_160' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 155> <Delay = 9.66>
ST_342 : Operation 1784 [1/1] (0.00ns)   --->   "%dense_out_addr_30 = getelementptr [50 x float]* %dense_out, i64 0, i64 30" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1784 'getelementptr' 'dense_out_addr_30' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1785 [1/1] (0.00ns)   --->   "%bitcast_ln20_30 = bitcast float %tmp_30 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1785 'bitcast' 'bitcast_ln20_30' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_159 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_30, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1786 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1787 [1/1] (0.00ns)   --->   "%trunc_ln20_30 = trunc i32 %bitcast_ln20_30 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1787 'trunc' 'trunc_ln20_30' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1788 [1/1] (1.55ns)   --->   "%icmp_ln20_60 = icmp ne i8 %tmp_159, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1788 'icmp' 'icmp_ln20_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1789 [1/1] (2.44ns)   --->   "%icmp_ln20_61 = icmp eq i23 %trunc_ln20_30, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1789 'icmp' 'icmp_ln20_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_30)   --->   "%or_ln20_30 = or i1 %icmp_ln20_61, %icmp_ln20_60" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1790 'or' 'or_ln20_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1791 [1/2] (5.43ns)   --->   "%tmp_160 = fcmp olt float %tmp_30, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1791 'fcmp' 'tmp_160' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_30)   --->   "%and_ln20_30 = and i1 %or_ln20_30, %tmp_160" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1792 'and' 'and_ln20_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1793 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_30 = select i1 %and_ln20_30, float 0.000000e+00, float %tmp_30" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1793 'select' 'select_ln20_30' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_342 : Operation 1794 [1/1] (3.25ns)   --->   "store float %select_ln20_30, float* %dense_out_addr_30, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1794 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_342 : Operation 1795 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_79) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1795 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 1796 [1/1] (1.76ns)   --->   "br label %62" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1796 'br' <Predicate = true> <Delay = 1.76>

State 343 <SV = 156> <Delay = 10.5>
ST_343 : Operation 1797 [1/1] (0.00ns)   --->   "%sum_0_31 = phi float [ 0.000000e+00, %LOOP130 ], [ %sum_31, %63 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1797 'phi' 'sum_0_31' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 1798 [1/1] (0.00ns)   --->   "%j_0_31 = phi i9 [ 0, %LOOP130 ], [ %add_ln14_31, %63 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1798 'phi' 'j_0_31' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 1799 [1/1] (1.66ns)   --->   "%icmp_ln14_31 = icmp eq i9 %j_0_31, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1799 'icmp' 'icmp_ln14_31' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1800 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1800 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 1801 [1/1] (1.82ns)   --->   "%add_ln14_31 = add i9 %j_0_31, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1801 'add' 'add_ln14_31' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1802 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_31, label %LOOP131, label %63" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1802 'br' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 1803 [1/1] (0.00ns)   --->   "%zext_ln15_31 = zext i9 %j_0_31 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1803 'zext' 'zext_ln15_31' <Predicate = (!icmp_ln14_31)> <Delay = 0.00>
ST_343 : Operation 1804 [1/1] (0.00ns)   --->   "%flat_array_addr_31 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1804 'getelementptr' 'flat_array_addr_31' <Predicate = (!icmp_ln14_31)> <Delay = 0.00>
ST_343 : Operation 1805 [2/2] (3.25ns)   --->   "%flat_array_load_31 = load float* %flat_array_addr_31, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1805 'load' 'flat_array_load_31' <Predicate = (!icmp_ln14_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_343 : Operation 1806 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_112 = getelementptr [400 x float]* @fullyconnected_weigh_24, i64 0, i64 %zext_ln15_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1806 'getelementptr' 'fullyconnected_weigh_112' <Predicate = (!icmp_ln14_31)> <Delay = 0.00>
ST_343 : Operation 1807 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_113 = load float* %fullyconnected_weigh_112, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1807 'load' 'fullyconnected_weigh_113' <Predicate = (!icmp_ln14_31)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_343 : Operation 1808 [4/4] (10.5ns)   --->   "%tmp_31 = fadd float %sum_0_31, 0x3FA42699C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1808 'fadd' 'tmp_31' <Predicate = (icmp_ln14_31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1809 'specregionbegin' 'tmp_81' <Predicate = (icmp_ln14_31)> <Delay = 0.00>

State 344 <SV = 157> <Delay = 15.6>
ST_344 : Operation 1810 [1/2] (3.25ns)   --->   "%flat_array_load_31 = load float* %flat_array_addr_31, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1810 'load' 'flat_array_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_344 : Operation 1811 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_113 = load float* %fullyconnected_weigh_112, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1811 'load' 'fullyconnected_weigh_113' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_344 : Operation 1812 [2/2] (12.3ns)   --->   "%tmp_2_30 = fmul float %flat_array_load_31, %fullyconnected_weigh_113" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1812 'fmul' 'tmp_2_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 158> <Delay = 12.3>
ST_345 : Operation 1813 [1/2] (12.3ns)   --->   "%tmp_2_30 = fmul float %flat_array_load_31, %fullyconnected_weigh_113" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1813 'fmul' 'tmp_2_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 159> <Delay = 10.5>
ST_346 : Operation 1814 [4/4] (10.5ns)   --->   "%sum_31 = fadd float %sum_0_31, %tmp_2_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1814 'fadd' 'sum_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 160> <Delay = 10.5>
ST_347 : Operation 1815 [3/4] (10.5ns)   --->   "%sum_31 = fadd float %sum_0_31, %tmp_2_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1815 'fadd' 'sum_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 161> <Delay = 10.5>
ST_348 : Operation 1816 [2/4] (10.5ns)   --->   "%sum_31 = fadd float %sum_0_31, %tmp_2_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1816 'fadd' 'sum_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 162> <Delay = 10.5>
ST_349 : Operation 1817 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1817 'specloopname' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1818 [1/4] (10.5ns)   --->   "%sum_31 = fadd float %sum_0_31, %tmp_2_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1818 'fadd' 'sum_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 1819 [1/1] (0.00ns)   --->   "br label %62" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1819 'br' <Predicate = true> <Delay = 0.00>

State 350 <SV = 157> <Delay = 10.5>
ST_350 : Operation 1820 [3/4] (10.5ns)   --->   "%tmp_31 = fadd float %sum_0_31, 0x3FA42699C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1820 'fadd' 'tmp_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 158> <Delay = 10.5>
ST_351 : Operation 1821 [2/4] (10.5ns)   --->   "%tmp_31 = fadd float %sum_0_31, 0x3FA42699C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1821 'fadd' 'tmp_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 159> <Delay = 15.9>
ST_352 : Operation 1822 [1/4] (10.5ns)   --->   "%tmp_31 = fadd float %sum_0_31, 0x3FA42699C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1822 'fadd' 'tmp_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 1823 [2/2] (5.43ns)   --->   "%tmp_162 = fcmp olt float %tmp_31, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1823 'fcmp' 'tmp_162' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 160> <Delay = 9.66>
ST_353 : Operation 1824 [1/1] (0.00ns)   --->   "%dense_out_addr_31 = getelementptr [50 x float]* %dense_out, i64 0, i64 31" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1824 'getelementptr' 'dense_out_addr_31' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1825 [1/1] (0.00ns)   --->   "%bitcast_ln20_31 = bitcast float %tmp_31 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1825 'bitcast' 'bitcast_ln20_31' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_161 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_31, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1826 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1827 [1/1] (0.00ns)   --->   "%trunc_ln20_31 = trunc i32 %bitcast_ln20_31 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1827 'trunc' 'trunc_ln20_31' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1828 [1/1] (1.55ns)   --->   "%icmp_ln20_62 = icmp ne i8 %tmp_161, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1828 'icmp' 'icmp_ln20_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1829 [1/1] (2.44ns)   --->   "%icmp_ln20_63 = icmp eq i23 %trunc_ln20_31, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1829 'icmp' 'icmp_ln20_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_31)   --->   "%or_ln20_31 = or i1 %icmp_ln20_63, %icmp_ln20_62" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1830 'or' 'or_ln20_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1831 [1/2] (5.43ns)   --->   "%tmp_162 = fcmp olt float %tmp_31, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1831 'fcmp' 'tmp_162' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_31)   --->   "%and_ln20_31 = and i1 %or_ln20_31, %tmp_162" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1832 'and' 'and_ln20_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 1833 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_31 = select i1 %and_ln20_31, float 0.000000e+00, float %tmp_31" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1833 'select' 'select_ln20_31' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_353 : Operation 1834 [1/1] (3.25ns)   --->   "store float %select_ln20_31, float* %dense_out_addr_31, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1834 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_353 : Operation 1835 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_80) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1835 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1836 [1/1] (1.76ns)   --->   "br label %64" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1836 'br' <Predicate = true> <Delay = 1.76>

State 354 <SV = 161> <Delay = 10.5>
ST_354 : Operation 1837 [1/1] (0.00ns)   --->   "%sum_0_32 = phi float [ 0.000000e+00, %LOOP131 ], [ %sum_32, %65 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1837 'phi' 'sum_0_32' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1838 [1/1] (0.00ns)   --->   "%j_0_32 = phi i9 [ 0, %LOOP131 ], [ %add_ln14_32, %65 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1838 'phi' 'j_0_32' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1839 [1/1] (1.66ns)   --->   "%icmp_ln14_32 = icmp eq i9 %j_0_32, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1839 'icmp' 'icmp_ln14_32' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1840 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1840 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1841 [1/1] (1.82ns)   --->   "%add_ln14_32 = add i9 %j_0_32, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1841 'add' 'add_ln14_32' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1842 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_32, label %LOOP132, label %65" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1842 'br' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln15_32 = zext i9 %j_0_32 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1843 'zext' 'zext_ln15_32' <Predicate = (!icmp_ln14_32)> <Delay = 0.00>
ST_354 : Operation 1844 [1/1] (0.00ns)   --->   "%flat_array_addr_32 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1844 'getelementptr' 'flat_array_addr_32' <Predicate = (!icmp_ln14_32)> <Delay = 0.00>
ST_354 : Operation 1845 [2/2] (3.25ns)   --->   "%flat_array_load_32 = load float* %flat_array_addr_32, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1845 'load' 'flat_array_load_32' <Predicate = (!icmp_ln14_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_354 : Operation 1846 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_114 = getelementptr [400 x float]* @fullyconnected_weigh_23, i64 0, i64 %zext_ln15_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1846 'getelementptr' 'fullyconnected_weigh_114' <Predicate = (!icmp_ln14_32)> <Delay = 0.00>
ST_354 : Operation 1847 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_115 = load float* %fullyconnected_weigh_114, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1847 'load' 'fullyconnected_weigh_115' <Predicate = (!icmp_ln14_32)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_354 : Operation 1848 [4/4] (10.5ns)   --->   "%tmp_32 = fadd float %sum_0_32, 0xBF96D7A560000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1848 'fadd' 'tmp_32' <Predicate = (icmp_ln14_32)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1849 'specregionbegin' 'tmp_82' <Predicate = (icmp_ln14_32)> <Delay = 0.00>

State 355 <SV = 162> <Delay = 15.6>
ST_355 : Operation 1850 [1/2] (3.25ns)   --->   "%flat_array_load_32 = load float* %flat_array_addr_32, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1850 'load' 'flat_array_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_355 : Operation 1851 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_115 = load float* %fullyconnected_weigh_114, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1851 'load' 'fullyconnected_weigh_115' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_355 : Operation 1852 [2/2] (12.3ns)   --->   "%tmp_2_31 = fmul float %flat_array_load_32, %fullyconnected_weigh_115" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1852 'fmul' 'tmp_2_31' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 163> <Delay = 12.3>
ST_356 : Operation 1853 [1/2] (12.3ns)   --->   "%tmp_2_31 = fmul float %flat_array_load_32, %fullyconnected_weigh_115" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1853 'fmul' 'tmp_2_31' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 164> <Delay = 10.5>
ST_357 : Operation 1854 [4/4] (10.5ns)   --->   "%sum_32 = fadd float %sum_0_32, %tmp_2_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1854 'fadd' 'sum_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 165> <Delay = 10.5>
ST_358 : Operation 1855 [3/4] (10.5ns)   --->   "%sum_32 = fadd float %sum_0_32, %tmp_2_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1855 'fadd' 'sum_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 166> <Delay = 10.5>
ST_359 : Operation 1856 [2/4] (10.5ns)   --->   "%sum_32 = fadd float %sum_0_32, %tmp_2_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1856 'fadd' 'sum_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 167> <Delay = 10.5>
ST_360 : Operation 1857 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1857 'specloopname' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 1858 [1/4] (10.5ns)   --->   "%sum_32 = fadd float %sum_0_32, %tmp_2_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1858 'fadd' 'sum_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1859 [1/1] (0.00ns)   --->   "br label %64" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1859 'br' <Predicate = true> <Delay = 0.00>

State 361 <SV = 162> <Delay = 10.5>
ST_361 : Operation 1860 [3/4] (10.5ns)   --->   "%tmp_32 = fadd float %sum_0_32, 0xBF96D7A560000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1860 'fadd' 'tmp_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 163> <Delay = 10.5>
ST_362 : Operation 1861 [2/4] (10.5ns)   --->   "%tmp_32 = fadd float %sum_0_32, 0xBF96D7A560000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1861 'fadd' 'tmp_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 164> <Delay = 15.9>
ST_363 : Operation 1862 [1/4] (10.5ns)   --->   "%tmp_32 = fadd float %sum_0_32, 0xBF96D7A560000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1862 'fadd' 'tmp_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1863 [2/2] (5.43ns)   --->   "%tmp_164 = fcmp olt float %tmp_32, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1863 'fcmp' 'tmp_164' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 165> <Delay = 9.66>
ST_364 : Operation 1864 [1/1] (0.00ns)   --->   "%dense_out_addr_32 = getelementptr [50 x float]* %dense_out, i64 0, i64 32" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1864 'getelementptr' 'dense_out_addr_32' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 1865 [1/1] (0.00ns)   --->   "%bitcast_ln20_32 = bitcast float %tmp_32 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1865 'bitcast' 'bitcast_ln20_32' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_163 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_32, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1866 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 1867 [1/1] (0.00ns)   --->   "%trunc_ln20_32 = trunc i32 %bitcast_ln20_32 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1867 'trunc' 'trunc_ln20_32' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 1868 [1/1] (1.55ns)   --->   "%icmp_ln20_64 = icmp ne i8 %tmp_163, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1868 'icmp' 'icmp_ln20_64' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1869 [1/1] (2.44ns)   --->   "%icmp_ln20_65 = icmp eq i23 %trunc_ln20_32, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1869 'icmp' 'icmp_ln20_65' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_32)   --->   "%or_ln20_32 = or i1 %icmp_ln20_65, %icmp_ln20_64" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1870 'or' 'or_ln20_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1871 [1/2] (5.43ns)   --->   "%tmp_164 = fcmp olt float %tmp_32, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1871 'fcmp' 'tmp_164' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_32)   --->   "%and_ln20_32 = and i1 %or_ln20_32, %tmp_164" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1872 'and' 'and_ln20_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1873 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_32 = select i1 %and_ln20_32, float 0.000000e+00, float %tmp_32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1873 'select' 'select_ln20_32' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_364 : Operation 1874 [1/1] (3.25ns)   --->   "store float %select_ln20_32, float* %dense_out_addr_32, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1874 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_364 : Operation 1875 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_81) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1875 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 1876 [1/1] (1.76ns)   --->   "br label %66" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1876 'br' <Predicate = true> <Delay = 1.76>

State 365 <SV = 166> <Delay = 10.5>
ST_365 : Operation 1877 [1/1] (0.00ns)   --->   "%sum_0_33 = phi float [ 0.000000e+00, %LOOP132 ], [ %sum_33, %67 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1877 'phi' 'sum_0_33' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 1878 [1/1] (0.00ns)   --->   "%j_0_33 = phi i9 [ 0, %LOOP132 ], [ %add_ln14_33, %67 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1878 'phi' 'j_0_33' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 1879 [1/1] (1.66ns)   --->   "%icmp_ln14_33 = icmp eq i9 %j_0_33, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1879 'icmp' 'icmp_ln14_33' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1880 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1880 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 1881 [1/1] (1.82ns)   --->   "%add_ln14_33 = add i9 %j_0_33, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1881 'add' 'add_ln14_33' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1882 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_33, label %LOOP133, label %67" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1882 'br' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln15_33 = zext i9 %j_0_33 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1883 'zext' 'zext_ln15_33' <Predicate = (!icmp_ln14_33)> <Delay = 0.00>
ST_365 : Operation 1884 [1/1] (0.00ns)   --->   "%flat_array_addr_33 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1884 'getelementptr' 'flat_array_addr_33' <Predicate = (!icmp_ln14_33)> <Delay = 0.00>
ST_365 : Operation 1885 [2/2] (3.25ns)   --->   "%flat_array_load_33 = load float* %flat_array_addr_33, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1885 'load' 'flat_array_load_33' <Predicate = (!icmp_ln14_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_365 : Operation 1886 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_116 = getelementptr [400 x float]* @fullyconnected_weigh_22, i64 0, i64 %zext_ln15_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1886 'getelementptr' 'fullyconnected_weigh_116' <Predicate = (!icmp_ln14_33)> <Delay = 0.00>
ST_365 : Operation 1887 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_117 = load float* %fullyconnected_weigh_116, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1887 'load' 'fullyconnected_weigh_117' <Predicate = (!icmp_ln14_33)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_365 : Operation 1888 [4/4] (10.5ns)   --->   "%tmp_33 = fadd float %sum_0_33, 0xBF7172EF00000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1888 'fadd' 'tmp_33' <Predicate = (icmp_ln14_33)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1889 'specregionbegin' 'tmp_83' <Predicate = (icmp_ln14_33)> <Delay = 0.00>

State 366 <SV = 167> <Delay = 15.6>
ST_366 : Operation 1890 [1/2] (3.25ns)   --->   "%flat_array_load_33 = load float* %flat_array_addr_33, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1890 'load' 'flat_array_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_366 : Operation 1891 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_117 = load float* %fullyconnected_weigh_116, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1891 'load' 'fullyconnected_weigh_117' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_366 : Operation 1892 [2/2] (12.3ns)   --->   "%tmp_2_32 = fmul float %flat_array_load_33, %fullyconnected_weigh_117" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1892 'fmul' 'tmp_2_32' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 168> <Delay = 12.3>
ST_367 : Operation 1893 [1/2] (12.3ns)   --->   "%tmp_2_32 = fmul float %flat_array_load_33, %fullyconnected_weigh_117" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1893 'fmul' 'tmp_2_32' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 169> <Delay = 10.5>
ST_368 : Operation 1894 [4/4] (10.5ns)   --->   "%sum_33 = fadd float %sum_0_33, %tmp_2_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1894 'fadd' 'sum_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 170> <Delay = 10.5>
ST_369 : Operation 1895 [3/4] (10.5ns)   --->   "%sum_33 = fadd float %sum_0_33, %tmp_2_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1895 'fadd' 'sum_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 171> <Delay = 10.5>
ST_370 : Operation 1896 [2/4] (10.5ns)   --->   "%sum_33 = fadd float %sum_0_33, %tmp_2_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1896 'fadd' 'sum_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 172> <Delay = 10.5>
ST_371 : Operation 1897 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1897 'specloopname' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 1898 [1/4] (10.5ns)   --->   "%sum_33 = fadd float %sum_0_33, %tmp_2_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1898 'fadd' 'sum_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 1899 [1/1] (0.00ns)   --->   "br label %66" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1899 'br' <Predicate = true> <Delay = 0.00>

State 372 <SV = 167> <Delay = 10.5>
ST_372 : Operation 1900 [3/4] (10.5ns)   --->   "%tmp_33 = fadd float %sum_0_33, 0xBF7172EF00000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1900 'fadd' 'tmp_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 168> <Delay = 10.5>
ST_373 : Operation 1901 [2/4] (10.5ns)   --->   "%tmp_33 = fadd float %sum_0_33, 0xBF7172EF00000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1901 'fadd' 'tmp_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 169> <Delay = 15.9>
ST_374 : Operation 1902 [1/4] (10.5ns)   --->   "%tmp_33 = fadd float %sum_0_33, 0xBF7172EF00000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1902 'fadd' 'tmp_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 1903 [2/2] (5.43ns)   --->   "%tmp_166 = fcmp olt float %tmp_33, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1903 'fcmp' 'tmp_166' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 170> <Delay = 9.66>
ST_375 : Operation 1904 [1/1] (0.00ns)   --->   "%dense_out_addr_33 = getelementptr [50 x float]* %dense_out, i64 0, i64 33" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1904 'getelementptr' 'dense_out_addr_33' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 1905 [1/1] (0.00ns)   --->   "%bitcast_ln20_33 = bitcast float %tmp_33 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1905 'bitcast' 'bitcast_ln20_33' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_165 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_33, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1906 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 1907 [1/1] (0.00ns)   --->   "%trunc_ln20_33 = trunc i32 %bitcast_ln20_33 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1907 'trunc' 'trunc_ln20_33' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 1908 [1/1] (1.55ns)   --->   "%icmp_ln20_66 = icmp ne i8 %tmp_165, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1908 'icmp' 'icmp_ln20_66' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1909 [1/1] (2.44ns)   --->   "%icmp_ln20_67 = icmp eq i23 %trunc_ln20_33, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1909 'icmp' 'icmp_ln20_67' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_33)   --->   "%or_ln20_33 = or i1 %icmp_ln20_67, %icmp_ln20_66" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1910 'or' 'or_ln20_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1911 [1/2] (5.43ns)   --->   "%tmp_166 = fcmp olt float %tmp_33, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1911 'fcmp' 'tmp_166' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_33)   --->   "%and_ln20_33 = and i1 %or_ln20_33, %tmp_166" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1912 'and' 'and_ln20_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1913 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_33 = select i1 %and_ln20_33, float 0.000000e+00, float %tmp_33" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1913 'select' 'select_ln20_33' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_375 : Operation 1914 [1/1] (3.25ns)   --->   "store float %select_ln20_33, float* %dense_out_addr_33, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1914 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_375 : Operation 1915 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_82) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1915 'specregionend' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 1916 [1/1] (1.76ns)   --->   "br label %68" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1916 'br' <Predicate = true> <Delay = 1.76>

State 376 <SV = 171> <Delay = 10.5>
ST_376 : Operation 1917 [1/1] (0.00ns)   --->   "%sum_0_34 = phi float [ 0.000000e+00, %LOOP133 ], [ %sum_34, %69 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1917 'phi' 'sum_0_34' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 1918 [1/1] (0.00ns)   --->   "%j_0_34 = phi i9 [ 0, %LOOP133 ], [ %add_ln14_34, %69 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1918 'phi' 'j_0_34' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 1919 [1/1] (1.66ns)   --->   "%icmp_ln14_34 = icmp eq i9 %j_0_34, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1919 'icmp' 'icmp_ln14_34' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1920 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1920 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 1921 [1/1] (1.82ns)   --->   "%add_ln14_34 = add i9 %j_0_34, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1921 'add' 'add_ln14_34' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1922 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_34, label %LOOP134, label %69" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1922 'br' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 1923 [1/1] (0.00ns)   --->   "%zext_ln15_34 = zext i9 %j_0_34 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1923 'zext' 'zext_ln15_34' <Predicate = (!icmp_ln14_34)> <Delay = 0.00>
ST_376 : Operation 1924 [1/1] (0.00ns)   --->   "%flat_array_addr_34 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1924 'getelementptr' 'flat_array_addr_34' <Predicate = (!icmp_ln14_34)> <Delay = 0.00>
ST_376 : Operation 1925 [2/2] (3.25ns)   --->   "%flat_array_load_34 = load float* %flat_array_addr_34, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1925 'load' 'flat_array_load_34' <Predicate = (!icmp_ln14_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_376 : Operation 1926 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_118 = getelementptr [400 x float]* @fullyconnected_weigh_21, i64 0, i64 %zext_ln15_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1926 'getelementptr' 'fullyconnected_weigh_118' <Predicate = (!icmp_ln14_34)> <Delay = 0.00>
ST_376 : Operation 1927 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_119 = load float* %fullyconnected_weigh_118, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1927 'load' 'fullyconnected_weigh_119' <Predicate = (!icmp_ln14_34)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_376 : Operation 1928 [4/4] (10.5ns)   --->   "%tmp_34 = fadd float %sum_0_34, 0xBFA5F56A80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1928 'fadd' 'tmp_34' <Predicate = (icmp_ln14_34)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 1929 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1929 'specregionbegin' 'tmp_84' <Predicate = (icmp_ln14_34)> <Delay = 0.00>

State 377 <SV = 172> <Delay = 15.6>
ST_377 : Operation 1930 [1/2] (3.25ns)   --->   "%flat_array_load_34 = load float* %flat_array_addr_34, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1930 'load' 'flat_array_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_377 : Operation 1931 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_119 = load float* %fullyconnected_weigh_118, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1931 'load' 'fullyconnected_weigh_119' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_377 : Operation 1932 [2/2] (12.3ns)   --->   "%tmp_2_33 = fmul float %flat_array_load_34, %fullyconnected_weigh_119" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1932 'fmul' 'tmp_2_33' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 173> <Delay = 12.3>
ST_378 : Operation 1933 [1/2] (12.3ns)   --->   "%tmp_2_33 = fmul float %flat_array_load_34, %fullyconnected_weigh_119" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1933 'fmul' 'tmp_2_33' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 174> <Delay = 10.5>
ST_379 : Operation 1934 [4/4] (10.5ns)   --->   "%sum_34 = fadd float %sum_0_34, %tmp_2_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1934 'fadd' 'sum_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 175> <Delay = 10.5>
ST_380 : Operation 1935 [3/4] (10.5ns)   --->   "%sum_34 = fadd float %sum_0_34, %tmp_2_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1935 'fadd' 'sum_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 176> <Delay = 10.5>
ST_381 : Operation 1936 [2/4] (10.5ns)   --->   "%sum_34 = fadd float %sum_0_34, %tmp_2_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1936 'fadd' 'sum_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 177> <Delay = 10.5>
ST_382 : Operation 1937 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1937 'specloopname' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1938 [1/4] (10.5ns)   --->   "%sum_34 = fadd float %sum_0_34, %tmp_2_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1938 'fadd' 'sum_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1939 [1/1] (0.00ns)   --->   "br label %68" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1939 'br' <Predicate = true> <Delay = 0.00>

State 383 <SV = 172> <Delay = 10.5>
ST_383 : Operation 1940 [3/4] (10.5ns)   --->   "%tmp_34 = fadd float %sum_0_34, 0xBFA5F56A80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1940 'fadd' 'tmp_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 173> <Delay = 10.5>
ST_384 : Operation 1941 [2/4] (10.5ns)   --->   "%tmp_34 = fadd float %sum_0_34, 0xBFA5F56A80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1941 'fadd' 'tmp_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 174> <Delay = 15.9>
ST_385 : Operation 1942 [1/4] (10.5ns)   --->   "%tmp_34 = fadd float %sum_0_34, 0xBFA5F56A80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1942 'fadd' 'tmp_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1943 [2/2] (5.43ns)   --->   "%tmp_168 = fcmp olt float %tmp_34, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1943 'fcmp' 'tmp_168' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 175> <Delay = 9.66>
ST_386 : Operation 1944 [1/1] (0.00ns)   --->   "%dense_out_addr_34 = getelementptr [50 x float]* %dense_out, i64 0, i64 34" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1944 'getelementptr' 'dense_out_addr_34' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1945 [1/1] (0.00ns)   --->   "%bitcast_ln20_34 = bitcast float %tmp_34 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1945 'bitcast' 'bitcast_ln20_34' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1946 [1/1] (0.00ns)   --->   "%tmp_167 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_34, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1946 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1947 [1/1] (0.00ns)   --->   "%trunc_ln20_34 = trunc i32 %bitcast_ln20_34 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1947 'trunc' 'trunc_ln20_34' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1948 [1/1] (1.55ns)   --->   "%icmp_ln20_68 = icmp ne i8 %tmp_167, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1948 'icmp' 'icmp_ln20_68' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1949 [1/1] (2.44ns)   --->   "%icmp_ln20_69 = icmp eq i23 %trunc_ln20_34, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1949 'icmp' 'icmp_ln20_69' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_34)   --->   "%or_ln20_34 = or i1 %icmp_ln20_69, %icmp_ln20_68" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1950 'or' 'or_ln20_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1951 [1/2] (5.43ns)   --->   "%tmp_168 = fcmp olt float %tmp_34, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1951 'fcmp' 'tmp_168' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_34)   --->   "%and_ln20_34 = and i1 %or_ln20_34, %tmp_168" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1952 'and' 'and_ln20_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1953 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_34 = select i1 %and_ln20_34, float 0.000000e+00, float %tmp_34" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1953 'select' 'select_ln20_34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_386 : Operation 1954 [1/1] (3.25ns)   --->   "store float %select_ln20_34, float* %dense_out_addr_34, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1954 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_386 : Operation 1955 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_83) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1955 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1956 [1/1] (1.76ns)   --->   "br label %70" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1956 'br' <Predicate = true> <Delay = 1.76>

State 387 <SV = 176> <Delay = 10.5>
ST_387 : Operation 1957 [1/1] (0.00ns)   --->   "%sum_0_35 = phi float [ 0.000000e+00, %LOOP134 ], [ %sum_35, %71 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1957 'phi' 'sum_0_35' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1958 [1/1] (0.00ns)   --->   "%j_0_35 = phi i9 [ 0, %LOOP134 ], [ %add_ln14_35, %71 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1958 'phi' 'j_0_35' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1959 [1/1] (1.66ns)   --->   "%icmp_ln14_35 = icmp eq i9 %j_0_35, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1959 'icmp' 'icmp_ln14_35' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1960 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1960 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1961 [1/1] (1.82ns)   --->   "%add_ln14_35 = add i9 %j_0_35, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1961 'add' 'add_ln14_35' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1962 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_35, label %LOOP135, label %71" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1962 'br' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln15_35 = zext i9 %j_0_35 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1963 'zext' 'zext_ln15_35' <Predicate = (!icmp_ln14_35)> <Delay = 0.00>
ST_387 : Operation 1964 [1/1] (0.00ns)   --->   "%flat_array_addr_35 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1964 'getelementptr' 'flat_array_addr_35' <Predicate = (!icmp_ln14_35)> <Delay = 0.00>
ST_387 : Operation 1965 [2/2] (3.25ns)   --->   "%flat_array_load_35 = load float* %flat_array_addr_35, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1965 'load' 'flat_array_load_35' <Predicate = (!icmp_ln14_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_387 : Operation 1966 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_120 = getelementptr [400 x float]* @fullyconnected_weigh_20, i64 0, i64 %zext_ln15_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1966 'getelementptr' 'fullyconnected_weigh_120' <Predicate = (!icmp_ln14_35)> <Delay = 0.00>
ST_387 : Operation 1967 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_121 = load float* %fullyconnected_weigh_120, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1967 'load' 'fullyconnected_weigh_121' <Predicate = (!icmp_ln14_35)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_387 : Operation 1968 [4/4] (10.5ns)   --->   "%tmp_35 = fadd float %sum_0_35, 0x3FA62C7760000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1968 'fadd' 'tmp_35' <Predicate = (icmp_ln14_35)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 1969 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 1969 'specregionbegin' 'tmp_85' <Predicate = (icmp_ln14_35)> <Delay = 0.00>

State 388 <SV = 177> <Delay = 15.6>
ST_388 : Operation 1970 [1/2] (3.25ns)   --->   "%flat_array_load_35 = load float* %flat_array_addr_35, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1970 'load' 'flat_array_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_388 : Operation 1971 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_121 = load float* %fullyconnected_weigh_120, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1971 'load' 'fullyconnected_weigh_121' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_388 : Operation 1972 [2/2] (12.3ns)   --->   "%tmp_2_34 = fmul float %flat_array_load_35, %fullyconnected_weigh_121" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1972 'fmul' 'tmp_2_34' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 178> <Delay = 12.3>
ST_389 : Operation 1973 [1/2] (12.3ns)   --->   "%tmp_2_34 = fmul float %flat_array_load_35, %fullyconnected_weigh_121" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1973 'fmul' 'tmp_2_34' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 179> <Delay = 10.5>
ST_390 : Operation 1974 [4/4] (10.5ns)   --->   "%sum_35 = fadd float %sum_0_35, %tmp_2_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1974 'fadd' 'sum_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 180> <Delay = 10.5>
ST_391 : Operation 1975 [3/4] (10.5ns)   --->   "%sum_35 = fadd float %sum_0_35, %tmp_2_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1975 'fadd' 'sum_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 181> <Delay = 10.5>
ST_392 : Operation 1976 [2/4] (10.5ns)   --->   "%sum_35 = fadd float %sum_0_35, %tmp_2_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1976 'fadd' 'sum_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 182> <Delay = 10.5>
ST_393 : Operation 1977 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1977 'specloopname' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 1978 [1/4] (10.5ns)   --->   "%sum_35 = fadd float %sum_0_35, %tmp_2_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1978 'fadd' 'sum_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 1979 [1/1] (0.00ns)   --->   "br label %70" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1979 'br' <Predicate = true> <Delay = 0.00>

State 394 <SV = 177> <Delay = 10.5>
ST_394 : Operation 1980 [3/4] (10.5ns)   --->   "%tmp_35 = fadd float %sum_0_35, 0x3FA62C7760000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1980 'fadd' 'tmp_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 178> <Delay = 10.5>
ST_395 : Operation 1981 [2/4] (10.5ns)   --->   "%tmp_35 = fadd float %sum_0_35, 0x3FA62C7760000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1981 'fadd' 'tmp_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 179> <Delay = 15.9>
ST_396 : Operation 1982 [1/4] (10.5ns)   --->   "%tmp_35 = fadd float %sum_0_35, 0x3FA62C7760000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1982 'fadd' 'tmp_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 1983 [2/2] (5.43ns)   --->   "%tmp_170 = fcmp olt float %tmp_35, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1983 'fcmp' 'tmp_170' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 180> <Delay = 9.66>
ST_397 : Operation 1984 [1/1] (0.00ns)   --->   "%dense_out_addr_35 = getelementptr [50 x float]* %dense_out, i64 0, i64 35" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1984 'getelementptr' 'dense_out_addr_35' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 1985 [1/1] (0.00ns)   --->   "%bitcast_ln20_35 = bitcast float %tmp_35 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1985 'bitcast' 'bitcast_ln20_35' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 1986 [1/1] (0.00ns)   --->   "%tmp_169 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_35, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1986 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 1987 [1/1] (0.00ns)   --->   "%trunc_ln20_35 = trunc i32 %bitcast_ln20_35 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1987 'trunc' 'trunc_ln20_35' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 1988 [1/1] (1.55ns)   --->   "%icmp_ln20_70 = icmp ne i8 %tmp_169, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1988 'icmp' 'icmp_ln20_70' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 1989 [1/1] (2.44ns)   --->   "%icmp_ln20_71 = icmp eq i23 %trunc_ln20_35, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1989 'icmp' 'icmp_ln20_71' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_35)   --->   "%or_ln20_35 = or i1 %icmp_ln20_71, %icmp_ln20_70" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1990 'or' 'or_ln20_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 1991 [1/2] (5.43ns)   --->   "%tmp_170 = fcmp olt float %tmp_35, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1991 'fcmp' 'tmp_170' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_35)   --->   "%and_ln20_35 = and i1 %or_ln20_35, %tmp_170" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1992 'and' 'and_ln20_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 1993 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_35 = select i1 %and_ln20_35, float 0.000000e+00, float %tmp_35" [fullyconnected/fully_connected.cpp:20]   --->   Operation 1993 'select' 'select_ln20_35' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_397 : Operation 1994 [1/1] (3.25ns)   --->   "store float %select_ln20_35, float* %dense_out_addr_35, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 1994 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_397 : Operation 1995 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_84) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 1995 'specregionend' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 1996 [1/1] (1.76ns)   --->   "br label %72" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1996 'br' <Predicate = true> <Delay = 1.76>

State 398 <SV = 181> <Delay = 10.5>
ST_398 : Operation 1997 [1/1] (0.00ns)   --->   "%sum_0_36 = phi float [ 0.000000e+00, %LOOP135 ], [ %sum_36, %73 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1997 'phi' 'sum_0_36' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 1998 [1/1] (0.00ns)   --->   "%j_0_36 = phi i9 [ 0, %LOOP135 ], [ %add_ln14_36, %73 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1998 'phi' 'j_0_36' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 1999 [1/1] (1.66ns)   --->   "%icmp_ln14_36 = icmp eq i9 %j_0_36, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 1999 'icmp' 'icmp_ln14_36' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2000 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2000 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 2001 [1/1] (1.82ns)   --->   "%add_ln14_36 = add i9 %j_0_36, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2001 'add' 'add_ln14_36' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2002 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_36, label %LOOP136, label %73" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2002 'br' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln15_36 = zext i9 %j_0_36 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2003 'zext' 'zext_ln15_36' <Predicate = (!icmp_ln14_36)> <Delay = 0.00>
ST_398 : Operation 2004 [1/1] (0.00ns)   --->   "%flat_array_addr_36 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2004 'getelementptr' 'flat_array_addr_36' <Predicate = (!icmp_ln14_36)> <Delay = 0.00>
ST_398 : Operation 2005 [2/2] (3.25ns)   --->   "%flat_array_load_36 = load float* %flat_array_addr_36, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2005 'load' 'flat_array_load_36' <Predicate = (!icmp_ln14_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_398 : Operation 2006 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_122 = getelementptr [400 x float]* @fullyconnected_weigh_19, i64 0, i64 %zext_ln15_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2006 'getelementptr' 'fullyconnected_weigh_122' <Predicate = (!icmp_ln14_36)> <Delay = 0.00>
ST_398 : Operation 2007 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_123 = load float* %fullyconnected_weigh_122, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2007 'load' 'fullyconnected_weigh_123' <Predicate = (!icmp_ln14_36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_398 : Operation 2008 [4/4] (10.5ns)   --->   "%tmp_36 = fadd float %sum_0_36, 0x3FA54B05C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2008 'fadd' 'tmp_36' <Predicate = (icmp_ln14_36)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2009 'specregionbegin' 'tmp_86' <Predicate = (icmp_ln14_36)> <Delay = 0.00>

State 399 <SV = 182> <Delay = 15.6>
ST_399 : Operation 2010 [1/2] (3.25ns)   --->   "%flat_array_load_36 = load float* %flat_array_addr_36, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2010 'load' 'flat_array_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_399 : Operation 2011 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_123 = load float* %fullyconnected_weigh_122, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2011 'load' 'fullyconnected_weigh_123' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_399 : Operation 2012 [2/2] (12.3ns)   --->   "%tmp_2_35 = fmul float %flat_array_load_36, %fullyconnected_weigh_123" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2012 'fmul' 'tmp_2_35' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 183> <Delay = 12.3>
ST_400 : Operation 2013 [1/2] (12.3ns)   --->   "%tmp_2_35 = fmul float %flat_array_load_36, %fullyconnected_weigh_123" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2013 'fmul' 'tmp_2_35' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 184> <Delay = 10.5>
ST_401 : Operation 2014 [4/4] (10.5ns)   --->   "%sum_36 = fadd float %sum_0_36, %tmp_2_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2014 'fadd' 'sum_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 185> <Delay = 10.5>
ST_402 : Operation 2015 [3/4] (10.5ns)   --->   "%sum_36 = fadd float %sum_0_36, %tmp_2_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2015 'fadd' 'sum_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 186> <Delay = 10.5>
ST_403 : Operation 2016 [2/4] (10.5ns)   --->   "%sum_36 = fadd float %sum_0_36, %tmp_2_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2016 'fadd' 'sum_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 187> <Delay = 10.5>
ST_404 : Operation 2017 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2017 'specloopname' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 2018 [1/4] (10.5ns)   --->   "%sum_36 = fadd float %sum_0_36, %tmp_2_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2018 'fadd' 'sum_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2019 [1/1] (0.00ns)   --->   "br label %72" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2019 'br' <Predicate = true> <Delay = 0.00>

State 405 <SV = 182> <Delay = 10.5>
ST_405 : Operation 2020 [3/4] (10.5ns)   --->   "%tmp_36 = fadd float %sum_0_36, 0x3FA54B05C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2020 'fadd' 'tmp_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 183> <Delay = 10.5>
ST_406 : Operation 2021 [2/4] (10.5ns)   --->   "%tmp_36 = fadd float %sum_0_36, 0x3FA54B05C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2021 'fadd' 'tmp_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 184> <Delay = 15.9>
ST_407 : Operation 2022 [1/4] (10.5ns)   --->   "%tmp_36 = fadd float %sum_0_36, 0x3FA54B05C0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2022 'fadd' 'tmp_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 2023 [2/2] (5.43ns)   --->   "%tmp_172 = fcmp olt float %tmp_36, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2023 'fcmp' 'tmp_172' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 185> <Delay = 9.66>
ST_408 : Operation 2024 [1/1] (0.00ns)   --->   "%dense_out_addr_36 = getelementptr [50 x float]* %dense_out, i64 0, i64 36" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2024 'getelementptr' 'dense_out_addr_36' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 2025 [1/1] (0.00ns)   --->   "%bitcast_ln20_36 = bitcast float %tmp_36 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2025 'bitcast' 'bitcast_ln20_36' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp_171 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_36, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2026 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 2027 [1/1] (0.00ns)   --->   "%trunc_ln20_36 = trunc i32 %bitcast_ln20_36 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2027 'trunc' 'trunc_ln20_36' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 2028 [1/1] (1.55ns)   --->   "%icmp_ln20_72 = icmp ne i8 %tmp_171, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2028 'icmp' 'icmp_ln20_72' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 2029 [1/1] (2.44ns)   --->   "%icmp_ln20_73 = icmp eq i23 %trunc_ln20_36, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2029 'icmp' 'icmp_ln20_73' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_36)   --->   "%or_ln20_36 = or i1 %icmp_ln20_73, %icmp_ln20_72" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2030 'or' 'or_ln20_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 2031 [1/2] (5.43ns)   --->   "%tmp_172 = fcmp olt float %tmp_36, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2031 'fcmp' 'tmp_172' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_36)   --->   "%and_ln20_36 = and i1 %or_ln20_36, %tmp_172" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2032 'and' 'and_ln20_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 2033 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_36 = select i1 %and_ln20_36, float 0.000000e+00, float %tmp_36" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2033 'select' 'select_ln20_36' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_408 : Operation 2034 [1/1] (3.25ns)   --->   "store float %select_ln20_36, float* %dense_out_addr_36, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2034 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_408 : Operation 2035 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_85) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2035 'specregionend' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 2036 [1/1] (1.76ns)   --->   "br label %74" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2036 'br' <Predicate = true> <Delay = 1.76>

State 409 <SV = 186> <Delay = 10.5>
ST_409 : Operation 2037 [1/1] (0.00ns)   --->   "%sum_0_37 = phi float [ 0.000000e+00, %LOOP136 ], [ %sum_37, %75 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2037 'phi' 'sum_0_37' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 2038 [1/1] (0.00ns)   --->   "%j_0_37 = phi i9 [ 0, %LOOP136 ], [ %add_ln14_37, %75 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2038 'phi' 'j_0_37' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 2039 [1/1] (1.66ns)   --->   "%icmp_ln14_37 = icmp eq i9 %j_0_37, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2039 'icmp' 'icmp_ln14_37' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 2040 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2040 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 2041 [1/1] (1.82ns)   --->   "%add_ln14_37 = add i9 %j_0_37, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2041 'add' 'add_ln14_37' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 2042 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_37, label %LOOP137, label %75" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2042 'br' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln15_37 = zext i9 %j_0_37 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2043 'zext' 'zext_ln15_37' <Predicate = (!icmp_ln14_37)> <Delay = 0.00>
ST_409 : Operation 2044 [1/1] (0.00ns)   --->   "%flat_array_addr_37 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2044 'getelementptr' 'flat_array_addr_37' <Predicate = (!icmp_ln14_37)> <Delay = 0.00>
ST_409 : Operation 2045 [2/2] (3.25ns)   --->   "%flat_array_load_37 = load float* %flat_array_addr_37, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2045 'load' 'flat_array_load_37' <Predicate = (!icmp_ln14_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_409 : Operation 2046 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_124 = getelementptr [400 x float]* @fullyconnected_weigh_18, i64 0, i64 %zext_ln15_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2046 'getelementptr' 'fullyconnected_weigh_124' <Predicate = (!icmp_ln14_37)> <Delay = 0.00>
ST_409 : Operation 2047 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_125 = load float* %fullyconnected_weigh_124, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2047 'load' 'fullyconnected_weigh_125' <Predicate = (!icmp_ln14_37)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_409 : Operation 2048 [4/4] (10.5ns)   --->   "%tmp_37 = fadd float %sum_0_37, 0xBF96E2EB20000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2048 'fadd' 'tmp_37' <Predicate = (icmp_ln14_37)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 2049 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2049 'specregionbegin' 'tmp_87' <Predicate = (icmp_ln14_37)> <Delay = 0.00>

State 410 <SV = 187> <Delay = 15.6>
ST_410 : Operation 2050 [1/2] (3.25ns)   --->   "%flat_array_load_37 = load float* %flat_array_addr_37, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2050 'load' 'flat_array_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_410 : Operation 2051 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_125 = load float* %fullyconnected_weigh_124, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2051 'load' 'fullyconnected_weigh_125' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_410 : Operation 2052 [2/2] (12.3ns)   --->   "%tmp_2_36 = fmul float %flat_array_load_37, %fullyconnected_weigh_125" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2052 'fmul' 'tmp_2_36' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 188> <Delay = 12.3>
ST_411 : Operation 2053 [1/2] (12.3ns)   --->   "%tmp_2_36 = fmul float %flat_array_load_37, %fullyconnected_weigh_125" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2053 'fmul' 'tmp_2_36' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 189> <Delay = 10.5>
ST_412 : Operation 2054 [4/4] (10.5ns)   --->   "%sum_37 = fadd float %sum_0_37, %tmp_2_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2054 'fadd' 'sum_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 190> <Delay = 10.5>
ST_413 : Operation 2055 [3/4] (10.5ns)   --->   "%sum_37 = fadd float %sum_0_37, %tmp_2_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2055 'fadd' 'sum_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 191> <Delay = 10.5>
ST_414 : Operation 2056 [2/4] (10.5ns)   --->   "%sum_37 = fadd float %sum_0_37, %tmp_2_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2056 'fadd' 'sum_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 192> <Delay = 10.5>
ST_415 : Operation 2057 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2057 'specloopname' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 2058 [1/4] (10.5ns)   --->   "%sum_37 = fadd float %sum_0_37, %tmp_2_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2058 'fadd' 'sum_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 2059 [1/1] (0.00ns)   --->   "br label %74" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2059 'br' <Predicate = true> <Delay = 0.00>

State 416 <SV = 187> <Delay = 10.5>
ST_416 : Operation 2060 [3/4] (10.5ns)   --->   "%tmp_37 = fadd float %sum_0_37, 0xBF96E2EB20000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2060 'fadd' 'tmp_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 188> <Delay = 10.5>
ST_417 : Operation 2061 [2/4] (10.5ns)   --->   "%tmp_37 = fadd float %sum_0_37, 0xBF96E2EB20000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2061 'fadd' 'tmp_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 189> <Delay = 15.9>
ST_418 : Operation 2062 [1/4] (10.5ns)   --->   "%tmp_37 = fadd float %sum_0_37, 0xBF96E2EB20000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2062 'fadd' 'tmp_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 2063 [2/2] (5.43ns)   --->   "%tmp_174 = fcmp olt float %tmp_37, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2063 'fcmp' 'tmp_174' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 190> <Delay = 9.66>
ST_419 : Operation 2064 [1/1] (0.00ns)   --->   "%dense_out_addr_37 = getelementptr [50 x float]* %dense_out, i64 0, i64 37" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2064 'getelementptr' 'dense_out_addr_37' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2065 [1/1] (0.00ns)   --->   "%bitcast_ln20_37 = bitcast float %tmp_37 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2065 'bitcast' 'bitcast_ln20_37' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_173 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_37, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2066 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2067 [1/1] (0.00ns)   --->   "%trunc_ln20_37 = trunc i32 %bitcast_ln20_37 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2067 'trunc' 'trunc_ln20_37' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2068 [1/1] (1.55ns)   --->   "%icmp_ln20_74 = icmp ne i8 %tmp_173, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2068 'icmp' 'icmp_ln20_74' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2069 [1/1] (2.44ns)   --->   "%icmp_ln20_75 = icmp eq i23 %trunc_ln20_37, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2069 'icmp' 'icmp_ln20_75' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_37)   --->   "%or_ln20_37 = or i1 %icmp_ln20_75, %icmp_ln20_74" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2070 'or' 'or_ln20_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2071 [1/2] (5.43ns)   --->   "%tmp_174 = fcmp olt float %tmp_37, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2071 'fcmp' 'tmp_174' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_37)   --->   "%and_ln20_37 = and i1 %or_ln20_37, %tmp_174" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2072 'and' 'and_ln20_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2073 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_37 = select i1 %and_ln20_37, float 0.000000e+00, float %tmp_37" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2073 'select' 'select_ln20_37' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_419 : Operation 2074 [1/1] (3.25ns)   --->   "store float %select_ln20_37, float* %dense_out_addr_37, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2074 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_419 : Operation 2075 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_86) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2075 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2076 [1/1] (1.76ns)   --->   "br label %76" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2076 'br' <Predicate = true> <Delay = 1.76>

State 420 <SV = 191> <Delay = 10.5>
ST_420 : Operation 2077 [1/1] (0.00ns)   --->   "%sum_0_38 = phi float [ 0.000000e+00, %LOOP137 ], [ %sum_38, %77 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2077 'phi' 'sum_0_38' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 2078 [1/1] (0.00ns)   --->   "%j_0_38 = phi i9 [ 0, %LOOP137 ], [ %add_ln14_38, %77 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2078 'phi' 'j_0_38' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 2079 [1/1] (1.66ns)   --->   "%icmp_ln14_38 = icmp eq i9 %j_0_38, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2079 'icmp' 'icmp_ln14_38' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 2080 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2080 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 2081 [1/1] (1.82ns)   --->   "%add_ln14_38 = add i9 %j_0_38, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2081 'add' 'add_ln14_38' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 2082 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_38, label %LOOP138, label %77" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2082 'br' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln15_38 = zext i9 %j_0_38 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2083 'zext' 'zext_ln15_38' <Predicate = (!icmp_ln14_38)> <Delay = 0.00>
ST_420 : Operation 2084 [1/1] (0.00ns)   --->   "%flat_array_addr_38 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2084 'getelementptr' 'flat_array_addr_38' <Predicate = (!icmp_ln14_38)> <Delay = 0.00>
ST_420 : Operation 2085 [2/2] (3.25ns)   --->   "%flat_array_load_38 = load float* %flat_array_addr_38, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2085 'load' 'flat_array_load_38' <Predicate = (!icmp_ln14_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_420 : Operation 2086 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_126 = getelementptr [400 x float]* @fullyconnected_weigh_17, i64 0, i64 %zext_ln15_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2086 'getelementptr' 'fullyconnected_weigh_126' <Predicate = (!icmp_ln14_38)> <Delay = 0.00>
ST_420 : Operation 2087 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_127 = load float* %fullyconnected_weigh_126, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2087 'load' 'fullyconnected_weigh_127' <Predicate = (!icmp_ln14_38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_420 : Operation 2088 [4/4] (10.5ns)   --->   "%tmp_38 = fadd float %sum_0_38, 0x3FAD1AA820000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2088 'fadd' 'tmp_38' <Predicate = (icmp_ln14_38)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2089 'specregionbegin' 'tmp_88' <Predicate = (icmp_ln14_38)> <Delay = 0.00>

State 421 <SV = 192> <Delay = 15.6>
ST_421 : Operation 2090 [1/2] (3.25ns)   --->   "%flat_array_load_38 = load float* %flat_array_addr_38, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2090 'load' 'flat_array_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_421 : Operation 2091 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_127 = load float* %fullyconnected_weigh_126, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2091 'load' 'fullyconnected_weigh_127' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_421 : Operation 2092 [2/2] (12.3ns)   --->   "%tmp_2_37 = fmul float %flat_array_load_38, %fullyconnected_weigh_127" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2092 'fmul' 'tmp_2_37' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 193> <Delay = 12.3>
ST_422 : Operation 2093 [1/2] (12.3ns)   --->   "%tmp_2_37 = fmul float %flat_array_load_38, %fullyconnected_weigh_127" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2093 'fmul' 'tmp_2_37' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 194> <Delay = 10.5>
ST_423 : Operation 2094 [4/4] (10.5ns)   --->   "%sum_38 = fadd float %sum_0_38, %tmp_2_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2094 'fadd' 'sum_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 195> <Delay = 10.5>
ST_424 : Operation 2095 [3/4] (10.5ns)   --->   "%sum_38 = fadd float %sum_0_38, %tmp_2_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2095 'fadd' 'sum_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 196> <Delay = 10.5>
ST_425 : Operation 2096 [2/4] (10.5ns)   --->   "%sum_38 = fadd float %sum_0_38, %tmp_2_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2096 'fadd' 'sum_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 197> <Delay = 10.5>
ST_426 : Operation 2097 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2097 'specloopname' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2098 [1/4] (10.5ns)   --->   "%sum_38 = fadd float %sum_0_38, %tmp_2_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2098 'fadd' 'sum_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 2099 [1/1] (0.00ns)   --->   "br label %76" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2099 'br' <Predicate = true> <Delay = 0.00>

State 427 <SV = 192> <Delay = 10.5>
ST_427 : Operation 2100 [3/4] (10.5ns)   --->   "%tmp_38 = fadd float %sum_0_38, 0x3FAD1AA820000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2100 'fadd' 'tmp_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 193> <Delay = 10.5>
ST_428 : Operation 2101 [2/4] (10.5ns)   --->   "%tmp_38 = fadd float %sum_0_38, 0x3FAD1AA820000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2101 'fadd' 'tmp_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 194> <Delay = 15.9>
ST_429 : Operation 2102 [1/4] (10.5ns)   --->   "%tmp_38 = fadd float %sum_0_38, 0x3FAD1AA820000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2102 'fadd' 'tmp_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 2103 [2/2] (5.43ns)   --->   "%tmp_176 = fcmp olt float %tmp_38, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2103 'fcmp' 'tmp_176' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 195> <Delay = 9.66>
ST_430 : Operation 2104 [1/1] (0.00ns)   --->   "%dense_out_addr_38 = getelementptr [50 x float]* %dense_out, i64 0, i64 38" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2104 'getelementptr' 'dense_out_addr_38' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 2105 [1/1] (0.00ns)   --->   "%bitcast_ln20_38 = bitcast float %tmp_38 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2105 'bitcast' 'bitcast_ln20_38' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_175 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_38, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2106 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 2107 [1/1] (0.00ns)   --->   "%trunc_ln20_38 = trunc i32 %bitcast_ln20_38 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2107 'trunc' 'trunc_ln20_38' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 2108 [1/1] (1.55ns)   --->   "%icmp_ln20_76 = icmp ne i8 %tmp_175, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2108 'icmp' 'icmp_ln20_76' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 2109 [1/1] (2.44ns)   --->   "%icmp_ln20_77 = icmp eq i23 %trunc_ln20_38, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2109 'icmp' 'icmp_ln20_77' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_38)   --->   "%or_ln20_38 = or i1 %icmp_ln20_77, %icmp_ln20_76" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2110 'or' 'or_ln20_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 2111 [1/2] (5.43ns)   --->   "%tmp_176 = fcmp olt float %tmp_38, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2111 'fcmp' 'tmp_176' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_38)   --->   "%and_ln20_38 = and i1 %or_ln20_38, %tmp_176" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2112 'and' 'and_ln20_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 2113 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_38 = select i1 %and_ln20_38, float 0.000000e+00, float %tmp_38" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2113 'select' 'select_ln20_38' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_430 : Operation 2114 [1/1] (3.25ns)   --->   "store float %select_ln20_38, float* %dense_out_addr_38, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_430 : Operation 2115 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_87) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2115 'specregionend' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 2116 [1/1] (1.76ns)   --->   "br label %78" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2116 'br' <Predicate = true> <Delay = 1.76>

State 431 <SV = 196> <Delay = 10.5>
ST_431 : Operation 2117 [1/1] (0.00ns)   --->   "%sum_0_39 = phi float [ 0.000000e+00, %LOOP138 ], [ %sum_39, %79 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2117 'phi' 'sum_0_39' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 2118 [1/1] (0.00ns)   --->   "%j_0_39 = phi i9 [ 0, %LOOP138 ], [ %add_ln14_39, %79 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2118 'phi' 'j_0_39' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 2119 [1/1] (1.66ns)   --->   "%icmp_ln14_39 = icmp eq i9 %j_0_39, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2119 'icmp' 'icmp_ln14_39' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 2120 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2120 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 2121 [1/1] (1.82ns)   --->   "%add_ln14_39 = add i9 %j_0_39, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2121 'add' 'add_ln14_39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 2122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_39, label %LOOP139, label %79" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2122 'br' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln15_39 = zext i9 %j_0_39 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2123 'zext' 'zext_ln15_39' <Predicate = (!icmp_ln14_39)> <Delay = 0.00>
ST_431 : Operation 2124 [1/1] (0.00ns)   --->   "%flat_array_addr_39 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2124 'getelementptr' 'flat_array_addr_39' <Predicate = (!icmp_ln14_39)> <Delay = 0.00>
ST_431 : Operation 2125 [2/2] (3.25ns)   --->   "%flat_array_load_39 = load float* %flat_array_addr_39, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2125 'load' 'flat_array_load_39' <Predicate = (!icmp_ln14_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_431 : Operation 2126 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_128 = getelementptr [400 x float]* @fullyconnected_weigh_16, i64 0, i64 %zext_ln15_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2126 'getelementptr' 'fullyconnected_weigh_128' <Predicate = (!icmp_ln14_39)> <Delay = 0.00>
ST_431 : Operation 2127 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_129 = load float* %fullyconnected_weigh_128, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2127 'load' 'fullyconnected_weigh_129' <Predicate = (!icmp_ln14_39)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_431 : Operation 2128 [4/4] (10.5ns)   --->   "%tmp_39 = fadd float %sum_0_39, 0xBFA0CC9A80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2128 'fadd' 'tmp_39' <Predicate = (icmp_ln14_39)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2129 'specregionbegin' 'tmp_89' <Predicate = (icmp_ln14_39)> <Delay = 0.00>

State 432 <SV = 197> <Delay = 15.6>
ST_432 : Operation 2130 [1/2] (3.25ns)   --->   "%flat_array_load_39 = load float* %flat_array_addr_39, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2130 'load' 'flat_array_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_432 : Operation 2131 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_129 = load float* %fullyconnected_weigh_128, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2131 'load' 'fullyconnected_weigh_129' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_432 : Operation 2132 [2/2] (12.3ns)   --->   "%tmp_2_38 = fmul float %flat_array_load_39, %fullyconnected_weigh_129" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2132 'fmul' 'tmp_2_38' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 198> <Delay = 12.3>
ST_433 : Operation 2133 [1/2] (12.3ns)   --->   "%tmp_2_38 = fmul float %flat_array_load_39, %fullyconnected_weigh_129" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2133 'fmul' 'tmp_2_38' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 199> <Delay = 10.5>
ST_434 : Operation 2134 [4/4] (10.5ns)   --->   "%sum_39 = fadd float %sum_0_39, %tmp_2_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2134 'fadd' 'sum_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 200> <Delay = 10.5>
ST_435 : Operation 2135 [3/4] (10.5ns)   --->   "%sum_39 = fadd float %sum_0_39, %tmp_2_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2135 'fadd' 'sum_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 201> <Delay = 10.5>
ST_436 : Operation 2136 [2/4] (10.5ns)   --->   "%sum_39 = fadd float %sum_0_39, %tmp_2_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2136 'fadd' 'sum_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 202> <Delay = 10.5>
ST_437 : Operation 2137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2137 'specloopname' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 2138 [1/4] (10.5ns)   --->   "%sum_39 = fadd float %sum_0_39, %tmp_2_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2138 'fadd' 'sum_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 2139 [1/1] (0.00ns)   --->   "br label %78" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2139 'br' <Predicate = true> <Delay = 0.00>

State 438 <SV = 197> <Delay = 10.5>
ST_438 : Operation 2140 [3/4] (10.5ns)   --->   "%tmp_39 = fadd float %sum_0_39, 0xBFA0CC9A80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2140 'fadd' 'tmp_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 198> <Delay = 10.5>
ST_439 : Operation 2141 [2/4] (10.5ns)   --->   "%tmp_39 = fadd float %sum_0_39, 0xBFA0CC9A80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2141 'fadd' 'tmp_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 199> <Delay = 15.9>
ST_440 : Operation 2142 [1/4] (10.5ns)   --->   "%tmp_39 = fadd float %sum_0_39, 0xBFA0CC9A80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2142 'fadd' 'tmp_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 2143 [2/2] (5.43ns)   --->   "%tmp_178 = fcmp olt float %tmp_39, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2143 'fcmp' 'tmp_178' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 200> <Delay = 9.66>
ST_441 : Operation 2144 [1/1] (0.00ns)   --->   "%dense_out_addr_39 = getelementptr [50 x float]* %dense_out, i64 0, i64 39" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2144 'getelementptr' 'dense_out_addr_39' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 2145 [1/1] (0.00ns)   --->   "%bitcast_ln20_39 = bitcast float %tmp_39 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2145 'bitcast' 'bitcast_ln20_39' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_177 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_39, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2146 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln20_39 = trunc i32 %bitcast_ln20_39 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2147 'trunc' 'trunc_ln20_39' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 2148 [1/1] (1.55ns)   --->   "%icmp_ln20_78 = icmp ne i8 %tmp_177, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2148 'icmp' 'icmp_ln20_78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 2149 [1/1] (2.44ns)   --->   "%icmp_ln20_79 = icmp eq i23 %trunc_ln20_39, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2149 'icmp' 'icmp_ln20_79' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_39)   --->   "%or_ln20_39 = or i1 %icmp_ln20_79, %icmp_ln20_78" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2150 'or' 'or_ln20_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 2151 [1/2] (5.43ns)   --->   "%tmp_178 = fcmp olt float %tmp_39, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2151 'fcmp' 'tmp_178' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_39)   --->   "%and_ln20_39 = and i1 %or_ln20_39, %tmp_178" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2152 'and' 'and_ln20_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 2153 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_39 = select i1 %and_ln20_39, float 0.000000e+00, float %tmp_39" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2153 'select' 'select_ln20_39' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_441 : Operation 2154 [1/1] (3.25ns)   --->   "store float %select_ln20_39, float* %dense_out_addr_39, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_441 : Operation 2155 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_88) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2155 'specregionend' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 2156 [1/1] (1.76ns)   --->   "br label %80" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2156 'br' <Predicate = true> <Delay = 1.76>

State 442 <SV = 201> <Delay = 10.5>
ST_442 : Operation 2157 [1/1] (0.00ns)   --->   "%sum_0_40 = phi float [ 0.000000e+00, %LOOP139 ], [ %sum_40, %81 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2157 'phi' 'sum_0_40' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 2158 [1/1] (0.00ns)   --->   "%j_0_40 = phi i9 [ 0, %LOOP139 ], [ %add_ln14_40, %81 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2158 'phi' 'j_0_40' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 2159 [1/1] (1.66ns)   --->   "%icmp_ln14_40 = icmp eq i9 %j_0_40, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2159 'icmp' 'icmp_ln14_40' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 2160 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2160 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 2161 [1/1] (1.82ns)   --->   "%add_ln14_40 = add i9 %j_0_40, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2161 'add' 'add_ln14_40' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 2162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_40, label %LOOP140, label %81" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2162 'br' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln15_40 = zext i9 %j_0_40 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2163 'zext' 'zext_ln15_40' <Predicate = (!icmp_ln14_40)> <Delay = 0.00>
ST_442 : Operation 2164 [1/1] (0.00ns)   --->   "%flat_array_addr_40 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2164 'getelementptr' 'flat_array_addr_40' <Predicate = (!icmp_ln14_40)> <Delay = 0.00>
ST_442 : Operation 2165 [2/2] (3.25ns)   --->   "%flat_array_load_40 = load float* %flat_array_addr_40, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2165 'load' 'flat_array_load_40' <Predicate = (!icmp_ln14_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_442 : Operation 2166 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_130 = getelementptr [400 x float]* @fullyconnected_weigh_14, i64 0, i64 %zext_ln15_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2166 'getelementptr' 'fullyconnected_weigh_130' <Predicate = (!icmp_ln14_40)> <Delay = 0.00>
ST_442 : Operation 2167 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_131 = load float* %fullyconnected_weigh_130, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2167 'load' 'fullyconnected_weigh_131' <Predicate = (!icmp_ln14_40)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_442 : Operation 2168 [4/4] (10.5ns)   --->   "%tmp_40 = fadd float %sum_0_40, 0xBFA7CC9EA0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2168 'fadd' 'tmp_40' <Predicate = (icmp_ln14_40)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2169 'specregionbegin' 'tmp_90' <Predicate = (icmp_ln14_40)> <Delay = 0.00>

State 443 <SV = 202> <Delay = 15.6>
ST_443 : Operation 2170 [1/2] (3.25ns)   --->   "%flat_array_load_40 = load float* %flat_array_addr_40, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2170 'load' 'flat_array_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_443 : Operation 2171 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_131 = load float* %fullyconnected_weigh_130, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2171 'load' 'fullyconnected_weigh_131' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_443 : Operation 2172 [2/2] (12.3ns)   --->   "%tmp_2_39 = fmul float %flat_array_load_40, %fullyconnected_weigh_131" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2172 'fmul' 'tmp_2_39' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 203> <Delay = 12.3>
ST_444 : Operation 2173 [1/2] (12.3ns)   --->   "%tmp_2_39 = fmul float %flat_array_load_40, %fullyconnected_weigh_131" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2173 'fmul' 'tmp_2_39' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 204> <Delay = 10.5>
ST_445 : Operation 2174 [4/4] (10.5ns)   --->   "%sum_40 = fadd float %sum_0_40, %tmp_2_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2174 'fadd' 'sum_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 205> <Delay = 10.5>
ST_446 : Operation 2175 [3/4] (10.5ns)   --->   "%sum_40 = fadd float %sum_0_40, %tmp_2_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2175 'fadd' 'sum_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 206> <Delay = 10.5>
ST_447 : Operation 2176 [2/4] (10.5ns)   --->   "%sum_40 = fadd float %sum_0_40, %tmp_2_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2176 'fadd' 'sum_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 207> <Delay = 10.5>
ST_448 : Operation 2177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2177 'specloopname' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 2178 [1/4] (10.5ns)   --->   "%sum_40 = fadd float %sum_0_40, %tmp_2_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2178 'fadd' 'sum_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 2179 [1/1] (0.00ns)   --->   "br label %80" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2179 'br' <Predicate = true> <Delay = 0.00>

State 449 <SV = 202> <Delay = 10.5>
ST_449 : Operation 2180 [3/4] (10.5ns)   --->   "%tmp_40 = fadd float %sum_0_40, 0xBFA7CC9EA0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2180 'fadd' 'tmp_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 203> <Delay = 10.5>
ST_450 : Operation 2181 [2/4] (10.5ns)   --->   "%tmp_40 = fadd float %sum_0_40, 0xBFA7CC9EA0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2181 'fadd' 'tmp_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 204> <Delay = 15.9>
ST_451 : Operation 2182 [1/4] (10.5ns)   --->   "%tmp_40 = fadd float %sum_0_40, 0xBFA7CC9EA0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2182 'fadd' 'tmp_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 2183 [2/2] (5.43ns)   --->   "%tmp_180 = fcmp olt float %tmp_40, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2183 'fcmp' 'tmp_180' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 205> <Delay = 9.66>
ST_452 : Operation 2184 [1/1] (0.00ns)   --->   "%dense_out_addr_40 = getelementptr [50 x float]* %dense_out, i64 0, i64 40" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2184 'getelementptr' 'dense_out_addr_40' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2185 [1/1] (0.00ns)   --->   "%bitcast_ln20_40 = bitcast float %tmp_40 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2185 'bitcast' 'bitcast_ln20_40' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2186 [1/1] (0.00ns)   --->   "%tmp_179 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_40, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2186 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2187 [1/1] (0.00ns)   --->   "%trunc_ln20_40 = trunc i32 %bitcast_ln20_40 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2187 'trunc' 'trunc_ln20_40' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2188 [1/1] (1.55ns)   --->   "%icmp_ln20_80 = icmp ne i8 %tmp_179, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2188 'icmp' 'icmp_ln20_80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 2189 [1/1] (2.44ns)   --->   "%icmp_ln20_81 = icmp eq i23 %trunc_ln20_40, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2189 'icmp' 'icmp_ln20_81' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_40)   --->   "%or_ln20_40 = or i1 %icmp_ln20_81, %icmp_ln20_80" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2190 'or' 'or_ln20_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 2191 [1/2] (5.43ns)   --->   "%tmp_180 = fcmp olt float %tmp_40, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2191 'fcmp' 'tmp_180' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_40)   --->   "%and_ln20_40 = and i1 %or_ln20_40, %tmp_180" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2192 'and' 'and_ln20_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 2193 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_40 = select i1 %and_ln20_40, float 0.000000e+00, float %tmp_40" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2193 'select' 'select_ln20_40' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_452 : Operation 2194 [1/1] (3.25ns)   --->   "store float %select_ln20_40, float* %dense_out_addr_40, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_452 : Operation 2195 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_89) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2195 'specregionend' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2196 [1/1] (1.76ns)   --->   "br label %82" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2196 'br' <Predicate = true> <Delay = 1.76>

State 453 <SV = 206> <Delay = 10.5>
ST_453 : Operation 2197 [1/1] (0.00ns)   --->   "%sum_0_41 = phi float [ 0.000000e+00, %LOOP140 ], [ %sum_41, %83 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2197 'phi' 'sum_0_41' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2198 [1/1] (0.00ns)   --->   "%j_0_41 = phi i9 [ 0, %LOOP140 ], [ %add_ln14_41, %83 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2198 'phi' 'j_0_41' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2199 [1/1] (1.66ns)   --->   "%icmp_ln14_41 = icmp eq i9 %j_0_41, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2199 'icmp' 'icmp_ln14_41' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_453 : Operation 2200 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2200 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2201 [1/1] (1.82ns)   --->   "%add_ln14_41 = add i9 %j_0_41, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2201 'add' 'add_ln14_41' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_453 : Operation 2202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_41, label %LOOP141, label %83" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2202 'br' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln15_41 = zext i9 %j_0_41 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2203 'zext' 'zext_ln15_41' <Predicate = (!icmp_ln14_41)> <Delay = 0.00>
ST_453 : Operation 2204 [1/1] (0.00ns)   --->   "%flat_array_addr_41 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2204 'getelementptr' 'flat_array_addr_41' <Predicate = (!icmp_ln14_41)> <Delay = 0.00>
ST_453 : Operation 2205 [2/2] (3.25ns)   --->   "%flat_array_load_41 = load float* %flat_array_addr_41, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2205 'load' 'flat_array_load_41' <Predicate = (!icmp_ln14_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_453 : Operation 2206 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_132 = getelementptr [400 x float]* @fullyconnected_weigh_13, i64 0, i64 %zext_ln15_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2206 'getelementptr' 'fullyconnected_weigh_132' <Predicate = (!icmp_ln14_41)> <Delay = 0.00>
ST_453 : Operation 2207 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_133 = load float* %fullyconnected_weigh_132, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2207 'load' 'fullyconnected_weigh_133' <Predicate = (!icmp_ln14_41)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_453 : Operation 2208 [4/4] (10.5ns)   --->   "%tmp_41 = fadd float %sum_0_41, 0xBFB9963120000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2208 'fadd' 'tmp_41' <Predicate = (icmp_ln14_41)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_453 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2209 'specregionbegin' 'tmp_91' <Predicate = (icmp_ln14_41)> <Delay = 0.00>

State 454 <SV = 207> <Delay = 15.6>
ST_454 : Operation 2210 [1/2] (3.25ns)   --->   "%flat_array_load_41 = load float* %flat_array_addr_41, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2210 'load' 'flat_array_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_454 : Operation 2211 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_133 = load float* %fullyconnected_weigh_132, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2211 'load' 'fullyconnected_weigh_133' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_454 : Operation 2212 [2/2] (12.3ns)   --->   "%tmp_2_40 = fmul float %flat_array_load_41, %fullyconnected_weigh_133" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2212 'fmul' 'tmp_2_40' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 208> <Delay = 12.3>
ST_455 : Operation 2213 [1/2] (12.3ns)   --->   "%tmp_2_40 = fmul float %flat_array_load_41, %fullyconnected_weigh_133" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2213 'fmul' 'tmp_2_40' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 209> <Delay = 10.5>
ST_456 : Operation 2214 [4/4] (10.5ns)   --->   "%sum_41 = fadd float %sum_0_41, %tmp_2_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2214 'fadd' 'sum_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 210> <Delay = 10.5>
ST_457 : Operation 2215 [3/4] (10.5ns)   --->   "%sum_41 = fadd float %sum_0_41, %tmp_2_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2215 'fadd' 'sum_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 211> <Delay = 10.5>
ST_458 : Operation 2216 [2/4] (10.5ns)   --->   "%sum_41 = fadd float %sum_0_41, %tmp_2_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2216 'fadd' 'sum_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 212> <Delay = 10.5>
ST_459 : Operation 2217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2217 'specloopname' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 2218 [1/4] (10.5ns)   --->   "%sum_41 = fadd float %sum_0_41, %tmp_2_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2218 'fadd' 'sum_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 2219 [1/1] (0.00ns)   --->   "br label %82" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2219 'br' <Predicate = true> <Delay = 0.00>

State 460 <SV = 207> <Delay = 10.5>
ST_460 : Operation 2220 [3/4] (10.5ns)   --->   "%tmp_41 = fadd float %sum_0_41, 0xBFB9963120000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2220 'fadd' 'tmp_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 208> <Delay = 10.5>
ST_461 : Operation 2221 [2/4] (10.5ns)   --->   "%tmp_41 = fadd float %sum_0_41, 0xBFB9963120000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2221 'fadd' 'tmp_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 209> <Delay = 15.9>
ST_462 : Operation 2222 [1/4] (10.5ns)   --->   "%tmp_41 = fadd float %sum_0_41, 0xBFB9963120000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2222 'fadd' 'tmp_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 2223 [2/2] (5.43ns)   --->   "%tmp_182 = fcmp olt float %tmp_41, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2223 'fcmp' 'tmp_182' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 210> <Delay = 9.66>
ST_463 : Operation 2224 [1/1] (0.00ns)   --->   "%dense_out_addr_41 = getelementptr [50 x float]* %dense_out, i64 0, i64 41" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2224 'getelementptr' 'dense_out_addr_41' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 2225 [1/1] (0.00ns)   --->   "%bitcast_ln20_41 = bitcast float %tmp_41 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2225 'bitcast' 'bitcast_ln20_41' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 2226 [1/1] (0.00ns)   --->   "%tmp_181 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_41, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2226 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 2227 [1/1] (0.00ns)   --->   "%trunc_ln20_41 = trunc i32 %bitcast_ln20_41 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2227 'trunc' 'trunc_ln20_41' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 2228 [1/1] (1.55ns)   --->   "%icmp_ln20_82 = icmp ne i8 %tmp_181, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2228 'icmp' 'icmp_ln20_82' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 2229 [1/1] (2.44ns)   --->   "%icmp_ln20_83 = icmp eq i23 %trunc_ln20_41, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2229 'icmp' 'icmp_ln20_83' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_41)   --->   "%or_ln20_41 = or i1 %icmp_ln20_83, %icmp_ln20_82" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2230 'or' 'or_ln20_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 2231 [1/2] (5.43ns)   --->   "%tmp_182 = fcmp olt float %tmp_41, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2231 'fcmp' 'tmp_182' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_41)   --->   "%and_ln20_41 = and i1 %or_ln20_41, %tmp_182" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2232 'and' 'and_ln20_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 2233 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_41 = select i1 %and_ln20_41, float 0.000000e+00, float %tmp_41" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2233 'select' 'select_ln20_41' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_463 : Operation 2234 [1/1] (3.25ns)   --->   "store float %select_ln20_41, float* %dense_out_addr_41, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_463 : Operation 2235 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_90) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2235 'specregionend' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 2236 [1/1] (1.76ns)   --->   "br label %84" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2236 'br' <Predicate = true> <Delay = 1.76>

State 464 <SV = 211> <Delay = 10.5>
ST_464 : Operation 2237 [1/1] (0.00ns)   --->   "%sum_0_42 = phi float [ 0.000000e+00, %LOOP141 ], [ %sum_42, %85 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2237 'phi' 'sum_0_42' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 2238 [1/1] (0.00ns)   --->   "%j_0_42 = phi i9 [ 0, %LOOP141 ], [ %add_ln14_42, %85 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2238 'phi' 'j_0_42' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 2239 [1/1] (1.66ns)   --->   "%icmp_ln14_42 = icmp eq i9 %j_0_42, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2239 'icmp' 'icmp_ln14_42' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 2240 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2240 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 2241 [1/1] (1.82ns)   --->   "%add_ln14_42 = add i9 %j_0_42, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2241 'add' 'add_ln14_42' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 2242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_42, label %LOOP142, label %85" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2242 'br' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln15_42 = zext i9 %j_0_42 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2243 'zext' 'zext_ln15_42' <Predicate = (!icmp_ln14_42)> <Delay = 0.00>
ST_464 : Operation 2244 [1/1] (0.00ns)   --->   "%flat_array_addr_42 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2244 'getelementptr' 'flat_array_addr_42' <Predicate = (!icmp_ln14_42)> <Delay = 0.00>
ST_464 : Operation 2245 [2/2] (3.25ns)   --->   "%flat_array_load_42 = load float* %flat_array_addr_42, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2245 'load' 'flat_array_load_42' <Predicate = (!icmp_ln14_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_464 : Operation 2246 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_134 = getelementptr [400 x float]* @fullyconnected_weigh_12, i64 0, i64 %zext_ln15_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2246 'getelementptr' 'fullyconnected_weigh_134' <Predicate = (!icmp_ln14_42)> <Delay = 0.00>
ST_464 : Operation 2247 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_135 = load float* %fullyconnected_weigh_134, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2247 'load' 'fullyconnected_weigh_135' <Predicate = (!icmp_ln14_42)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_464 : Operation 2248 [4/4] (10.5ns)   --->   "%tmp_42 = fadd float %sum_0_42, 0x3FA9B80240000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2248 'fadd' 'tmp_42' <Predicate = (icmp_ln14_42)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2249 'specregionbegin' 'tmp_92' <Predicate = (icmp_ln14_42)> <Delay = 0.00>

State 465 <SV = 212> <Delay = 15.6>
ST_465 : Operation 2250 [1/2] (3.25ns)   --->   "%flat_array_load_42 = load float* %flat_array_addr_42, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2250 'load' 'flat_array_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_465 : Operation 2251 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_135 = load float* %fullyconnected_weigh_134, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2251 'load' 'fullyconnected_weigh_135' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_465 : Operation 2252 [2/2] (12.3ns)   --->   "%tmp_2_41 = fmul float %flat_array_load_42, %fullyconnected_weigh_135" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2252 'fmul' 'tmp_2_41' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 213> <Delay = 12.3>
ST_466 : Operation 2253 [1/2] (12.3ns)   --->   "%tmp_2_41 = fmul float %flat_array_load_42, %fullyconnected_weigh_135" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2253 'fmul' 'tmp_2_41' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 214> <Delay = 10.5>
ST_467 : Operation 2254 [4/4] (10.5ns)   --->   "%sum_42 = fadd float %sum_0_42, %tmp_2_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2254 'fadd' 'sum_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 215> <Delay = 10.5>
ST_468 : Operation 2255 [3/4] (10.5ns)   --->   "%sum_42 = fadd float %sum_0_42, %tmp_2_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2255 'fadd' 'sum_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 216> <Delay = 10.5>
ST_469 : Operation 2256 [2/4] (10.5ns)   --->   "%sum_42 = fadd float %sum_0_42, %tmp_2_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2256 'fadd' 'sum_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 217> <Delay = 10.5>
ST_470 : Operation 2257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2257 'specloopname' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 2258 [1/4] (10.5ns)   --->   "%sum_42 = fadd float %sum_0_42, %tmp_2_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2258 'fadd' 'sum_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 2259 [1/1] (0.00ns)   --->   "br label %84" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2259 'br' <Predicate = true> <Delay = 0.00>

State 471 <SV = 212> <Delay = 10.5>
ST_471 : Operation 2260 [3/4] (10.5ns)   --->   "%tmp_42 = fadd float %sum_0_42, 0x3FA9B80240000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2260 'fadd' 'tmp_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 213> <Delay = 10.5>
ST_472 : Operation 2261 [2/4] (10.5ns)   --->   "%tmp_42 = fadd float %sum_0_42, 0x3FA9B80240000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2261 'fadd' 'tmp_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 214> <Delay = 15.9>
ST_473 : Operation 2262 [1/4] (10.5ns)   --->   "%tmp_42 = fadd float %sum_0_42, 0x3FA9B80240000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2262 'fadd' 'tmp_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 2263 [2/2] (5.43ns)   --->   "%tmp_184 = fcmp olt float %tmp_42, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2263 'fcmp' 'tmp_184' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 215> <Delay = 9.66>
ST_474 : Operation 2264 [1/1] (0.00ns)   --->   "%dense_out_addr_42 = getelementptr [50 x float]* %dense_out, i64 0, i64 42" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2264 'getelementptr' 'dense_out_addr_42' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 2265 [1/1] (0.00ns)   --->   "%bitcast_ln20_42 = bitcast float %tmp_42 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2265 'bitcast' 'bitcast_ln20_42' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_183 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_42, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2266 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 2267 [1/1] (0.00ns)   --->   "%trunc_ln20_42 = trunc i32 %bitcast_ln20_42 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2267 'trunc' 'trunc_ln20_42' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 2268 [1/1] (1.55ns)   --->   "%icmp_ln20_84 = icmp ne i8 %tmp_183, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2268 'icmp' 'icmp_ln20_84' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 2269 [1/1] (2.44ns)   --->   "%icmp_ln20_85 = icmp eq i23 %trunc_ln20_42, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2269 'icmp' 'icmp_ln20_85' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_42)   --->   "%or_ln20_42 = or i1 %icmp_ln20_85, %icmp_ln20_84" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2270 'or' 'or_ln20_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 2271 [1/2] (5.43ns)   --->   "%tmp_184 = fcmp olt float %tmp_42, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2271 'fcmp' 'tmp_184' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_42)   --->   "%and_ln20_42 = and i1 %or_ln20_42, %tmp_184" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2272 'and' 'and_ln20_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 2273 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_42 = select i1 %and_ln20_42, float 0.000000e+00, float %tmp_42" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2273 'select' 'select_ln20_42' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_474 : Operation 2274 [1/1] (3.25ns)   --->   "store float %select_ln20_42, float* %dense_out_addr_42, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_474 : Operation 2275 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_91) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2275 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 2276 [1/1] (1.76ns)   --->   "br label %86" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2276 'br' <Predicate = true> <Delay = 1.76>

State 475 <SV = 216> <Delay = 10.5>
ST_475 : Operation 2277 [1/1] (0.00ns)   --->   "%sum_0_43 = phi float [ 0.000000e+00, %LOOP142 ], [ %sum_43, %87 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2277 'phi' 'sum_0_43' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 2278 [1/1] (0.00ns)   --->   "%j_0_43 = phi i9 [ 0, %LOOP142 ], [ %add_ln14_43, %87 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2278 'phi' 'j_0_43' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 2279 [1/1] (1.66ns)   --->   "%icmp_ln14_43 = icmp eq i9 %j_0_43, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2279 'icmp' 'icmp_ln14_43' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 2280 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2280 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 2281 [1/1] (1.82ns)   --->   "%add_ln14_43 = add i9 %j_0_43, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2281 'add' 'add_ln14_43' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 2282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_43, label %LOOP143, label %87" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2282 'br' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln15_43 = zext i9 %j_0_43 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2283 'zext' 'zext_ln15_43' <Predicate = (!icmp_ln14_43)> <Delay = 0.00>
ST_475 : Operation 2284 [1/1] (0.00ns)   --->   "%flat_array_addr_43 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2284 'getelementptr' 'flat_array_addr_43' <Predicate = (!icmp_ln14_43)> <Delay = 0.00>
ST_475 : Operation 2285 [2/2] (3.25ns)   --->   "%flat_array_load_43 = load float* %flat_array_addr_43, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2285 'load' 'flat_array_load_43' <Predicate = (!icmp_ln14_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_475 : Operation 2286 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_136 = getelementptr [400 x float]* @fullyconnected_weigh_11, i64 0, i64 %zext_ln15_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2286 'getelementptr' 'fullyconnected_weigh_136' <Predicate = (!icmp_ln14_43)> <Delay = 0.00>
ST_475 : Operation 2287 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_137 = load float* %fullyconnected_weigh_136, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2287 'load' 'fullyconnected_weigh_137' <Predicate = (!icmp_ln14_43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_475 : Operation 2288 [4/4] (10.5ns)   --->   "%tmp_43 = fadd float %sum_0_43, 0xBFA5362EA0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2288 'fadd' 'tmp_43' <Predicate = (icmp_ln14_43)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2289 'specregionbegin' 'tmp_93' <Predicate = (icmp_ln14_43)> <Delay = 0.00>

State 476 <SV = 217> <Delay = 15.6>
ST_476 : Operation 2290 [1/2] (3.25ns)   --->   "%flat_array_load_43 = load float* %flat_array_addr_43, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2290 'load' 'flat_array_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_476 : Operation 2291 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_137 = load float* %fullyconnected_weigh_136, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2291 'load' 'fullyconnected_weigh_137' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_476 : Operation 2292 [2/2] (12.3ns)   --->   "%tmp_2_42 = fmul float %flat_array_load_43, %fullyconnected_weigh_137" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2292 'fmul' 'tmp_2_42' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 218> <Delay = 12.3>
ST_477 : Operation 2293 [1/2] (12.3ns)   --->   "%tmp_2_42 = fmul float %flat_array_load_43, %fullyconnected_weigh_137" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2293 'fmul' 'tmp_2_42' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 219> <Delay = 10.5>
ST_478 : Operation 2294 [4/4] (10.5ns)   --->   "%sum_43 = fadd float %sum_0_43, %tmp_2_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2294 'fadd' 'sum_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 220> <Delay = 10.5>
ST_479 : Operation 2295 [3/4] (10.5ns)   --->   "%sum_43 = fadd float %sum_0_43, %tmp_2_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2295 'fadd' 'sum_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 221> <Delay = 10.5>
ST_480 : Operation 2296 [2/4] (10.5ns)   --->   "%sum_43 = fadd float %sum_0_43, %tmp_2_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2296 'fadd' 'sum_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 222> <Delay = 10.5>
ST_481 : Operation 2297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2297 'specloopname' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 2298 [1/4] (10.5ns)   --->   "%sum_43 = fadd float %sum_0_43, %tmp_2_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2298 'fadd' 'sum_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 2299 [1/1] (0.00ns)   --->   "br label %86" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2299 'br' <Predicate = true> <Delay = 0.00>

State 482 <SV = 217> <Delay = 10.5>
ST_482 : Operation 2300 [3/4] (10.5ns)   --->   "%tmp_43 = fadd float %sum_0_43, 0xBFA5362EA0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2300 'fadd' 'tmp_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 218> <Delay = 10.5>
ST_483 : Operation 2301 [2/4] (10.5ns)   --->   "%tmp_43 = fadd float %sum_0_43, 0xBFA5362EA0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2301 'fadd' 'tmp_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 219> <Delay = 15.9>
ST_484 : Operation 2302 [1/4] (10.5ns)   --->   "%tmp_43 = fadd float %sum_0_43, 0xBFA5362EA0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2302 'fadd' 'tmp_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 2303 [2/2] (5.43ns)   --->   "%tmp_186 = fcmp olt float %tmp_43, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2303 'fcmp' 'tmp_186' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 220> <Delay = 9.66>
ST_485 : Operation 2304 [1/1] (0.00ns)   --->   "%dense_out_addr_43 = getelementptr [50 x float]* %dense_out, i64 0, i64 43" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2304 'getelementptr' 'dense_out_addr_43' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 2305 [1/1] (0.00ns)   --->   "%bitcast_ln20_43 = bitcast float %tmp_43 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2305 'bitcast' 'bitcast_ln20_43' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_185 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_43, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2306 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 2307 [1/1] (0.00ns)   --->   "%trunc_ln20_43 = trunc i32 %bitcast_ln20_43 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2307 'trunc' 'trunc_ln20_43' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 2308 [1/1] (1.55ns)   --->   "%icmp_ln20_86 = icmp ne i8 %tmp_185, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2308 'icmp' 'icmp_ln20_86' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2309 [1/1] (2.44ns)   --->   "%icmp_ln20_87 = icmp eq i23 %trunc_ln20_43, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2309 'icmp' 'icmp_ln20_87' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_43)   --->   "%or_ln20_43 = or i1 %icmp_ln20_87, %icmp_ln20_86" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2310 'or' 'or_ln20_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2311 [1/2] (5.43ns)   --->   "%tmp_186 = fcmp olt float %tmp_43, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2311 'fcmp' 'tmp_186' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_43)   --->   "%and_ln20_43 = and i1 %or_ln20_43, %tmp_186" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2312 'and' 'and_ln20_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2313 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_43 = select i1 %and_ln20_43, float 0.000000e+00, float %tmp_43" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2313 'select' 'select_ln20_43' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_485 : Operation 2314 [1/1] (3.25ns)   --->   "store float %select_ln20_43, float* %dense_out_addr_43, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2314 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_485 : Operation 2315 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_92) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2315 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 2316 [1/1] (1.76ns)   --->   "br label %88" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2316 'br' <Predicate = true> <Delay = 1.76>

State 486 <SV = 221> <Delay = 10.5>
ST_486 : Operation 2317 [1/1] (0.00ns)   --->   "%sum_0_44 = phi float [ 0.000000e+00, %LOOP143 ], [ %sum_44, %89 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2317 'phi' 'sum_0_44' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2318 [1/1] (0.00ns)   --->   "%j_0_44 = phi i9 [ 0, %LOOP143 ], [ %add_ln14_44, %89 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2318 'phi' 'j_0_44' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2319 [1/1] (1.66ns)   --->   "%icmp_ln14_44 = icmp eq i9 %j_0_44, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2319 'icmp' 'icmp_ln14_44' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 2320 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2320 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2321 [1/1] (1.82ns)   --->   "%add_ln14_44 = add i9 %j_0_44, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2321 'add' 'add_ln14_44' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 2322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_44, label %LOOP144, label %89" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2322 'br' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln15_44 = zext i9 %j_0_44 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2323 'zext' 'zext_ln15_44' <Predicate = (!icmp_ln14_44)> <Delay = 0.00>
ST_486 : Operation 2324 [1/1] (0.00ns)   --->   "%flat_array_addr_44 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2324 'getelementptr' 'flat_array_addr_44' <Predicate = (!icmp_ln14_44)> <Delay = 0.00>
ST_486 : Operation 2325 [2/2] (3.25ns)   --->   "%flat_array_load_44 = load float* %flat_array_addr_44, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2325 'load' 'flat_array_load_44' <Predicate = (!icmp_ln14_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_486 : Operation 2326 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_138 = getelementptr [400 x float]* @fullyconnected_weigh_10, i64 0, i64 %zext_ln15_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2326 'getelementptr' 'fullyconnected_weigh_138' <Predicate = (!icmp_ln14_44)> <Delay = 0.00>
ST_486 : Operation 2327 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_139 = load float* %fullyconnected_weigh_138, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2327 'load' 'fullyconnected_weigh_139' <Predicate = (!icmp_ln14_44)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_486 : Operation 2328 [4/4] (10.5ns)   --->   "%tmp_44 = fadd float %sum_0_44, 0x3F8F551500000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2328 'fadd' 'tmp_44' <Predicate = (icmp_ln14_44)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 2329 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2329 'specregionbegin' 'tmp_94' <Predicate = (icmp_ln14_44)> <Delay = 0.00>

State 487 <SV = 222> <Delay = 15.6>
ST_487 : Operation 2330 [1/2] (3.25ns)   --->   "%flat_array_load_44 = load float* %flat_array_addr_44, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2330 'load' 'flat_array_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_487 : Operation 2331 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_139 = load float* %fullyconnected_weigh_138, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2331 'load' 'fullyconnected_weigh_139' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_487 : Operation 2332 [2/2] (12.3ns)   --->   "%tmp_2_43 = fmul float %flat_array_load_44, %fullyconnected_weigh_139" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2332 'fmul' 'tmp_2_43' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 223> <Delay = 12.3>
ST_488 : Operation 2333 [1/2] (12.3ns)   --->   "%tmp_2_43 = fmul float %flat_array_load_44, %fullyconnected_weigh_139" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2333 'fmul' 'tmp_2_43' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 224> <Delay = 10.5>
ST_489 : Operation 2334 [4/4] (10.5ns)   --->   "%sum_44 = fadd float %sum_0_44, %tmp_2_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2334 'fadd' 'sum_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 225> <Delay = 10.5>
ST_490 : Operation 2335 [3/4] (10.5ns)   --->   "%sum_44 = fadd float %sum_0_44, %tmp_2_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2335 'fadd' 'sum_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 226> <Delay = 10.5>
ST_491 : Operation 2336 [2/4] (10.5ns)   --->   "%sum_44 = fadd float %sum_0_44, %tmp_2_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2336 'fadd' 'sum_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 227> <Delay = 10.5>
ST_492 : Operation 2337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2337 'specloopname' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 2338 [1/4] (10.5ns)   --->   "%sum_44 = fadd float %sum_0_44, %tmp_2_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2338 'fadd' 'sum_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 2339 [1/1] (0.00ns)   --->   "br label %88" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2339 'br' <Predicate = true> <Delay = 0.00>

State 493 <SV = 222> <Delay = 10.5>
ST_493 : Operation 2340 [3/4] (10.5ns)   --->   "%tmp_44 = fadd float %sum_0_44, 0x3F8F551500000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2340 'fadd' 'tmp_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 223> <Delay = 10.5>
ST_494 : Operation 2341 [2/4] (10.5ns)   --->   "%tmp_44 = fadd float %sum_0_44, 0x3F8F551500000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2341 'fadd' 'tmp_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 224> <Delay = 15.9>
ST_495 : Operation 2342 [1/4] (10.5ns)   --->   "%tmp_44 = fadd float %sum_0_44, 0x3F8F551500000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2342 'fadd' 'tmp_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 2343 [2/2] (5.43ns)   --->   "%tmp_188 = fcmp olt float %tmp_44, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2343 'fcmp' 'tmp_188' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 225> <Delay = 9.66>
ST_496 : Operation 2344 [1/1] (0.00ns)   --->   "%dense_out_addr_44 = getelementptr [50 x float]* %dense_out, i64 0, i64 44" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2344 'getelementptr' 'dense_out_addr_44' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 2345 [1/1] (0.00ns)   --->   "%bitcast_ln20_44 = bitcast float %tmp_44 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2345 'bitcast' 'bitcast_ln20_44' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_187 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_44, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2346 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 2347 [1/1] (0.00ns)   --->   "%trunc_ln20_44 = trunc i32 %bitcast_ln20_44 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2347 'trunc' 'trunc_ln20_44' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 2348 [1/1] (1.55ns)   --->   "%icmp_ln20_88 = icmp ne i8 %tmp_187, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2348 'icmp' 'icmp_ln20_88' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 2349 [1/1] (2.44ns)   --->   "%icmp_ln20_89 = icmp eq i23 %trunc_ln20_44, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2349 'icmp' 'icmp_ln20_89' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_44)   --->   "%or_ln20_44 = or i1 %icmp_ln20_89, %icmp_ln20_88" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2350 'or' 'or_ln20_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 2351 [1/2] (5.43ns)   --->   "%tmp_188 = fcmp olt float %tmp_44, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2351 'fcmp' 'tmp_188' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_44)   --->   "%and_ln20_44 = and i1 %or_ln20_44, %tmp_188" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2352 'and' 'and_ln20_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 2353 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_44 = select i1 %and_ln20_44, float 0.000000e+00, float %tmp_44" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2353 'select' 'select_ln20_44' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_496 : Operation 2354 [1/1] (3.25ns)   --->   "store float %select_ln20_44, float* %dense_out_addr_44, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2354 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_496 : Operation 2355 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_93) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2355 'specregionend' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 2356 [1/1] (1.76ns)   --->   "br label %90" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2356 'br' <Predicate = true> <Delay = 1.76>

State 497 <SV = 226> <Delay = 10.5>
ST_497 : Operation 2357 [1/1] (0.00ns)   --->   "%sum_0_45 = phi float [ 0.000000e+00, %LOOP144 ], [ %sum_45, %91 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2357 'phi' 'sum_0_45' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 2358 [1/1] (0.00ns)   --->   "%j_0_45 = phi i9 [ 0, %LOOP144 ], [ %add_ln14_45, %91 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2358 'phi' 'j_0_45' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 2359 [1/1] (1.66ns)   --->   "%icmp_ln14_45 = icmp eq i9 %j_0_45, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2359 'icmp' 'icmp_ln14_45' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 2360 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2360 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 2361 [1/1] (1.82ns)   --->   "%add_ln14_45 = add i9 %j_0_45, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2361 'add' 'add_ln14_45' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 2362 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_45, label %LOOP145, label %91" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2362 'br' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln15_45 = zext i9 %j_0_45 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2363 'zext' 'zext_ln15_45' <Predicate = (!icmp_ln14_45)> <Delay = 0.00>
ST_497 : Operation 2364 [1/1] (0.00ns)   --->   "%flat_array_addr_45 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2364 'getelementptr' 'flat_array_addr_45' <Predicate = (!icmp_ln14_45)> <Delay = 0.00>
ST_497 : Operation 2365 [2/2] (3.25ns)   --->   "%flat_array_load_45 = load float* %flat_array_addr_45, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2365 'load' 'flat_array_load_45' <Predicate = (!icmp_ln14_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_497 : Operation 2366 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_140 = getelementptr [400 x float]* @fullyconnected_weigh_9, i64 0, i64 %zext_ln15_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2366 'getelementptr' 'fullyconnected_weigh_140' <Predicate = (!icmp_ln14_45)> <Delay = 0.00>
ST_497 : Operation 2367 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_141 = load float* %fullyconnected_weigh_140, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2367 'load' 'fullyconnected_weigh_141' <Predicate = (!icmp_ln14_45)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_497 : Operation 2368 [4/4] (10.5ns)   --->   "%tmp_45 = fadd float %sum_0_45, 0xBF97BD8BE0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2368 'fadd' 'tmp_45' <Predicate = (icmp_ln14_45)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 2369 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2369 'specregionbegin' 'tmp_95' <Predicate = (icmp_ln14_45)> <Delay = 0.00>

State 498 <SV = 227> <Delay = 15.6>
ST_498 : Operation 2370 [1/2] (3.25ns)   --->   "%flat_array_load_45 = load float* %flat_array_addr_45, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2370 'load' 'flat_array_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_498 : Operation 2371 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_141 = load float* %fullyconnected_weigh_140, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2371 'load' 'fullyconnected_weigh_141' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_498 : Operation 2372 [2/2] (12.3ns)   --->   "%tmp_2_44 = fmul float %flat_array_load_45, %fullyconnected_weigh_141" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2372 'fmul' 'tmp_2_44' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 228> <Delay = 12.3>
ST_499 : Operation 2373 [1/2] (12.3ns)   --->   "%tmp_2_44 = fmul float %flat_array_load_45, %fullyconnected_weigh_141" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2373 'fmul' 'tmp_2_44' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 229> <Delay = 10.5>
ST_500 : Operation 2374 [4/4] (10.5ns)   --->   "%sum_45 = fadd float %sum_0_45, %tmp_2_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2374 'fadd' 'sum_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 230> <Delay = 10.5>
ST_501 : Operation 2375 [3/4] (10.5ns)   --->   "%sum_45 = fadd float %sum_0_45, %tmp_2_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2375 'fadd' 'sum_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 231> <Delay = 10.5>
ST_502 : Operation 2376 [2/4] (10.5ns)   --->   "%sum_45 = fadd float %sum_0_45, %tmp_2_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2376 'fadd' 'sum_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 232> <Delay = 10.5>
ST_503 : Operation 2377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2377 'specloopname' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 2378 [1/4] (10.5ns)   --->   "%sum_45 = fadd float %sum_0_45, %tmp_2_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2378 'fadd' 'sum_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 2379 [1/1] (0.00ns)   --->   "br label %90" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2379 'br' <Predicate = true> <Delay = 0.00>

State 504 <SV = 227> <Delay = 10.5>
ST_504 : Operation 2380 [3/4] (10.5ns)   --->   "%tmp_45 = fadd float %sum_0_45, 0xBF97BD8BE0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2380 'fadd' 'tmp_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 228> <Delay = 10.5>
ST_505 : Operation 2381 [2/4] (10.5ns)   --->   "%tmp_45 = fadd float %sum_0_45, 0xBF97BD8BE0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2381 'fadd' 'tmp_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 229> <Delay = 15.9>
ST_506 : Operation 2382 [1/4] (10.5ns)   --->   "%tmp_45 = fadd float %sum_0_45, 0xBF97BD8BE0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2382 'fadd' 'tmp_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 2383 [2/2] (5.43ns)   --->   "%tmp_190 = fcmp olt float %tmp_45, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2383 'fcmp' 'tmp_190' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 230> <Delay = 9.66>
ST_507 : Operation 2384 [1/1] (0.00ns)   --->   "%dense_out_addr_45 = getelementptr [50 x float]* %dense_out, i64 0, i64 45" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2384 'getelementptr' 'dense_out_addr_45' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 2385 [1/1] (0.00ns)   --->   "%bitcast_ln20_45 = bitcast float %tmp_45 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2385 'bitcast' 'bitcast_ln20_45' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_189 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_45, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2386 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 2387 [1/1] (0.00ns)   --->   "%trunc_ln20_45 = trunc i32 %bitcast_ln20_45 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2387 'trunc' 'trunc_ln20_45' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 2388 [1/1] (1.55ns)   --->   "%icmp_ln20_90 = icmp ne i8 %tmp_189, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2388 'icmp' 'icmp_ln20_90' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2389 [1/1] (2.44ns)   --->   "%icmp_ln20_91 = icmp eq i23 %trunc_ln20_45, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2389 'icmp' 'icmp_ln20_91' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_45)   --->   "%or_ln20_45 = or i1 %icmp_ln20_91, %icmp_ln20_90" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2390 'or' 'or_ln20_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2391 [1/2] (5.43ns)   --->   "%tmp_190 = fcmp olt float %tmp_45, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2391 'fcmp' 'tmp_190' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_45)   --->   "%and_ln20_45 = and i1 %or_ln20_45, %tmp_190" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2392 'and' 'and_ln20_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 2393 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_45 = select i1 %and_ln20_45, float 0.000000e+00, float %tmp_45" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2393 'select' 'select_ln20_45' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_507 : Operation 2394 [1/1] (3.25ns)   --->   "store float %select_ln20_45, float* %dense_out_addr_45, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2394 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_507 : Operation 2395 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_94) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2395 'specregionend' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 2396 [1/1] (1.76ns)   --->   "br label %92" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2396 'br' <Predicate = true> <Delay = 1.76>

State 508 <SV = 231> <Delay = 10.5>
ST_508 : Operation 2397 [1/1] (0.00ns)   --->   "%sum_0_46 = phi float [ 0.000000e+00, %LOOP145 ], [ %sum_46, %93 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2397 'phi' 'sum_0_46' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 2398 [1/1] (0.00ns)   --->   "%j_0_46 = phi i9 [ 0, %LOOP145 ], [ %add_ln14_46, %93 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2398 'phi' 'j_0_46' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 2399 [1/1] (1.66ns)   --->   "%icmp_ln14_46 = icmp eq i9 %j_0_46, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2399 'icmp' 'icmp_ln14_46' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 2400 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2400 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 2401 [1/1] (1.82ns)   --->   "%add_ln14_46 = add i9 %j_0_46, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2401 'add' 'add_ln14_46' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 2402 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_46, label %LOOP146, label %93" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2402 'br' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln15_46 = zext i9 %j_0_46 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2403 'zext' 'zext_ln15_46' <Predicate = (!icmp_ln14_46)> <Delay = 0.00>
ST_508 : Operation 2404 [1/1] (0.00ns)   --->   "%flat_array_addr_46 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2404 'getelementptr' 'flat_array_addr_46' <Predicate = (!icmp_ln14_46)> <Delay = 0.00>
ST_508 : Operation 2405 [2/2] (3.25ns)   --->   "%flat_array_load_46 = load float* %flat_array_addr_46, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2405 'load' 'flat_array_load_46' <Predicate = (!icmp_ln14_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_508 : Operation 2406 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_142 = getelementptr [400 x float]* @fullyconnected_weigh_8, i64 0, i64 %zext_ln15_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2406 'getelementptr' 'fullyconnected_weigh_142' <Predicate = (!icmp_ln14_46)> <Delay = 0.00>
ST_508 : Operation 2407 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_143 = load float* %fullyconnected_weigh_142, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2407 'load' 'fullyconnected_weigh_143' <Predicate = (!icmp_ln14_46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_508 : Operation 2408 [4/4] (10.5ns)   --->   "%tmp_46 = fadd float %sum_0_46, 0xBFAA9D8400000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2408 'fadd' 'tmp_46' <Predicate = (icmp_ln14_46)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2409 'specregionbegin' 'tmp_96' <Predicate = (icmp_ln14_46)> <Delay = 0.00>

State 509 <SV = 232> <Delay = 15.6>
ST_509 : Operation 2410 [1/2] (3.25ns)   --->   "%flat_array_load_46 = load float* %flat_array_addr_46, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2410 'load' 'flat_array_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_509 : Operation 2411 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_143 = load float* %fullyconnected_weigh_142, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2411 'load' 'fullyconnected_weigh_143' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_509 : Operation 2412 [2/2] (12.3ns)   --->   "%tmp_2_45 = fmul float %flat_array_load_46, %fullyconnected_weigh_143" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2412 'fmul' 'tmp_2_45' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 233> <Delay = 12.3>
ST_510 : Operation 2413 [1/2] (12.3ns)   --->   "%tmp_2_45 = fmul float %flat_array_load_46, %fullyconnected_weigh_143" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2413 'fmul' 'tmp_2_45' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 234> <Delay = 10.5>
ST_511 : Operation 2414 [4/4] (10.5ns)   --->   "%sum_46 = fadd float %sum_0_46, %tmp_2_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2414 'fadd' 'sum_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 235> <Delay = 10.5>
ST_512 : Operation 2415 [3/4] (10.5ns)   --->   "%sum_46 = fadd float %sum_0_46, %tmp_2_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2415 'fadd' 'sum_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 236> <Delay = 10.5>
ST_513 : Operation 2416 [2/4] (10.5ns)   --->   "%sum_46 = fadd float %sum_0_46, %tmp_2_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2416 'fadd' 'sum_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 237> <Delay = 10.5>
ST_514 : Operation 2417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2417 'specloopname' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 2418 [1/4] (10.5ns)   --->   "%sum_46 = fadd float %sum_0_46, %tmp_2_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2418 'fadd' 'sum_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_514 : Operation 2419 [1/1] (0.00ns)   --->   "br label %92" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2419 'br' <Predicate = true> <Delay = 0.00>

State 515 <SV = 232> <Delay = 10.5>
ST_515 : Operation 2420 [3/4] (10.5ns)   --->   "%tmp_46 = fadd float %sum_0_46, 0xBFAA9D8400000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2420 'fadd' 'tmp_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 233> <Delay = 10.5>
ST_516 : Operation 2421 [2/4] (10.5ns)   --->   "%tmp_46 = fadd float %sum_0_46, 0xBFAA9D8400000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2421 'fadd' 'tmp_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 234> <Delay = 15.9>
ST_517 : Operation 2422 [1/4] (10.5ns)   --->   "%tmp_46 = fadd float %sum_0_46, 0xBFAA9D8400000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2422 'fadd' 'tmp_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 2423 [2/2] (5.43ns)   --->   "%tmp_192 = fcmp olt float %tmp_46, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2423 'fcmp' 'tmp_192' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 235> <Delay = 9.66>
ST_518 : Operation 2424 [1/1] (0.00ns)   --->   "%dense_out_addr_46 = getelementptr [50 x float]* %dense_out, i64 0, i64 46" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2424 'getelementptr' 'dense_out_addr_46' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 2425 [1/1] (0.00ns)   --->   "%bitcast_ln20_46 = bitcast float %tmp_46 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2425 'bitcast' 'bitcast_ln20_46' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 2426 [1/1] (0.00ns)   --->   "%tmp_191 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_46, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2426 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 2427 [1/1] (0.00ns)   --->   "%trunc_ln20_46 = trunc i32 %bitcast_ln20_46 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2427 'trunc' 'trunc_ln20_46' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 2428 [1/1] (1.55ns)   --->   "%icmp_ln20_92 = icmp ne i8 %tmp_191, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2428 'icmp' 'icmp_ln20_92' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 2429 [1/1] (2.44ns)   --->   "%icmp_ln20_93 = icmp eq i23 %trunc_ln20_46, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2429 'icmp' 'icmp_ln20_93' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_46)   --->   "%or_ln20_46 = or i1 %icmp_ln20_93, %icmp_ln20_92" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2430 'or' 'or_ln20_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 2431 [1/2] (5.43ns)   --->   "%tmp_192 = fcmp olt float %tmp_46, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2431 'fcmp' 'tmp_192' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_46)   --->   "%and_ln20_46 = and i1 %or_ln20_46, %tmp_192" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2432 'and' 'and_ln20_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 2433 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_46 = select i1 %and_ln20_46, float 0.000000e+00, float %tmp_46" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2433 'select' 'select_ln20_46' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_518 : Operation 2434 [1/1] (3.25ns)   --->   "store float %select_ln20_46, float* %dense_out_addr_46, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2434 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_518 : Operation 2435 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_95) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2435 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 2436 [1/1] (1.76ns)   --->   "br label %94" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2436 'br' <Predicate = true> <Delay = 1.76>

State 519 <SV = 236> <Delay = 10.5>
ST_519 : Operation 2437 [1/1] (0.00ns)   --->   "%sum_0_47 = phi float [ 0.000000e+00, %LOOP146 ], [ %sum_47, %95 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2437 'phi' 'sum_0_47' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 2438 [1/1] (0.00ns)   --->   "%j_0_47 = phi i9 [ 0, %LOOP146 ], [ %add_ln14_47, %95 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2438 'phi' 'j_0_47' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 2439 [1/1] (1.66ns)   --->   "%icmp_ln14_47 = icmp eq i9 %j_0_47, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2439 'icmp' 'icmp_ln14_47' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 2440 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2440 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 2441 [1/1] (1.82ns)   --->   "%add_ln14_47 = add i9 %j_0_47, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2441 'add' 'add_ln14_47' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 2442 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_47, label %LOOP147, label %95" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2442 'br' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln15_47 = zext i9 %j_0_47 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2443 'zext' 'zext_ln15_47' <Predicate = (!icmp_ln14_47)> <Delay = 0.00>
ST_519 : Operation 2444 [1/1] (0.00ns)   --->   "%flat_array_addr_47 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2444 'getelementptr' 'flat_array_addr_47' <Predicate = (!icmp_ln14_47)> <Delay = 0.00>
ST_519 : Operation 2445 [2/2] (3.25ns)   --->   "%flat_array_load_47 = load float* %flat_array_addr_47, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2445 'load' 'flat_array_load_47' <Predicate = (!icmp_ln14_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_519 : Operation 2446 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_144 = getelementptr [400 x float]* @fullyconnected_weigh_7, i64 0, i64 %zext_ln15_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2446 'getelementptr' 'fullyconnected_weigh_144' <Predicate = (!icmp_ln14_47)> <Delay = 0.00>
ST_519 : Operation 2447 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_145 = load float* %fullyconnected_weigh_144, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2447 'load' 'fullyconnected_weigh_145' <Predicate = (!icmp_ln14_47)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_519 : Operation 2448 [4/4] (10.5ns)   --->   "%tmp_47 = fadd float %sum_0_47, 0x3FB11BB4A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2448 'fadd' 'tmp_47' <Predicate = (icmp_ln14_47)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 2449 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2449 'specregionbegin' 'tmp_97' <Predicate = (icmp_ln14_47)> <Delay = 0.00>

State 520 <SV = 237> <Delay = 15.6>
ST_520 : Operation 2450 [1/2] (3.25ns)   --->   "%flat_array_load_47 = load float* %flat_array_addr_47, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2450 'load' 'flat_array_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_520 : Operation 2451 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_145 = load float* %fullyconnected_weigh_144, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2451 'load' 'fullyconnected_weigh_145' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_520 : Operation 2452 [2/2] (12.3ns)   --->   "%tmp_2_46 = fmul float %flat_array_load_47, %fullyconnected_weigh_145" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2452 'fmul' 'tmp_2_46' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 238> <Delay = 12.3>
ST_521 : Operation 2453 [1/2] (12.3ns)   --->   "%tmp_2_46 = fmul float %flat_array_load_47, %fullyconnected_weigh_145" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2453 'fmul' 'tmp_2_46' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 239> <Delay = 10.5>
ST_522 : Operation 2454 [4/4] (10.5ns)   --->   "%sum_47 = fadd float %sum_0_47, %tmp_2_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2454 'fadd' 'sum_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 240> <Delay = 10.5>
ST_523 : Operation 2455 [3/4] (10.5ns)   --->   "%sum_47 = fadd float %sum_0_47, %tmp_2_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2455 'fadd' 'sum_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 241> <Delay = 10.5>
ST_524 : Operation 2456 [2/4] (10.5ns)   --->   "%sum_47 = fadd float %sum_0_47, %tmp_2_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2456 'fadd' 'sum_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 242> <Delay = 10.5>
ST_525 : Operation 2457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2457 'specloopname' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 2458 [1/4] (10.5ns)   --->   "%sum_47 = fadd float %sum_0_47, %tmp_2_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2458 'fadd' 'sum_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 2459 [1/1] (0.00ns)   --->   "br label %94" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2459 'br' <Predicate = true> <Delay = 0.00>

State 526 <SV = 237> <Delay = 10.5>
ST_526 : Operation 2460 [3/4] (10.5ns)   --->   "%tmp_47 = fadd float %sum_0_47, 0x3FB11BB4A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2460 'fadd' 'tmp_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 238> <Delay = 10.5>
ST_527 : Operation 2461 [2/4] (10.5ns)   --->   "%tmp_47 = fadd float %sum_0_47, 0x3FB11BB4A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2461 'fadd' 'tmp_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 239> <Delay = 15.9>
ST_528 : Operation 2462 [1/4] (10.5ns)   --->   "%tmp_47 = fadd float %sum_0_47, 0x3FB11BB4A0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2462 'fadd' 'tmp_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 2463 [2/2] (5.43ns)   --->   "%tmp_194 = fcmp olt float %tmp_47, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2463 'fcmp' 'tmp_194' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 240> <Delay = 9.66>
ST_529 : Operation 2464 [1/1] (0.00ns)   --->   "%dense_out_addr_47 = getelementptr [50 x float]* %dense_out, i64 0, i64 47" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2464 'getelementptr' 'dense_out_addr_47' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 2465 [1/1] (0.00ns)   --->   "%bitcast_ln20_47 = bitcast float %tmp_47 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2465 'bitcast' 'bitcast_ln20_47' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_193 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_47, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2466 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 2467 [1/1] (0.00ns)   --->   "%trunc_ln20_47 = trunc i32 %bitcast_ln20_47 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2467 'trunc' 'trunc_ln20_47' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 2468 [1/1] (1.55ns)   --->   "%icmp_ln20_94 = icmp ne i8 %tmp_193, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2468 'icmp' 'icmp_ln20_94' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 2469 [1/1] (2.44ns)   --->   "%icmp_ln20_95 = icmp eq i23 %trunc_ln20_47, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2469 'icmp' 'icmp_ln20_95' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_47)   --->   "%or_ln20_47 = or i1 %icmp_ln20_95, %icmp_ln20_94" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2470 'or' 'or_ln20_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 2471 [1/2] (5.43ns)   --->   "%tmp_194 = fcmp olt float %tmp_47, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2471 'fcmp' 'tmp_194' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_47)   --->   "%and_ln20_47 = and i1 %or_ln20_47, %tmp_194" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2472 'and' 'and_ln20_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 2473 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_47 = select i1 %and_ln20_47, float 0.000000e+00, float %tmp_47" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2473 'select' 'select_ln20_47' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2474 [1/1] (3.25ns)   --->   "store float %select_ln20_47, float* %dense_out_addr_47, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2474 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_529 : Operation 2475 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_96) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2475 'specregionend' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 2476 [1/1] (1.76ns)   --->   "br label %96" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2476 'br' <Predicate = true> <Delay = 1.76>

State 530 <SV = 241> <Delay = 10.5>
ST_530 : Operation 2477 [1/1] (0.00ns)   --->   "%sum_0_48 = phi float [ 0.000000e+00, %LOOP147 ], [ %sum_48, %97 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2477 'phi' 'sum_0_48' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2478 [1/1] (0.00ns)   --->   "%j_0_48 = phi i9 [ 0, %LOOP147 ], [ %add_ln14_48, %97 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2478 'phi' 'j_0_48' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2479 [1/1] (1.66ns)   --->   "%icmp_ln14_48 = icmp eq i9 %j_0_48, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2479 'icmp' 'icmp_ln14_48' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 2480 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2480 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2481 [1/1] (1.82ns)   --->   "%add_ln14_48 = add i9 %j_0_48, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2481 'add' 'add_ln14_48' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 2482 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_48, label %LOOP148, label %97" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2482 'br' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2483 [1/1] (0.00ns)   --->   "%zext_ln15_48 = zext i9 %j_0_48 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2483 'zext' 'zext_ln15_48' <Predicate = (!icmp_ln14_48)> <Delay = 0.00>
ST_530 : Operation 2484 [1/1] (0.00ns)   --->   "%flat_array_addr_48 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2484 'getelementptr' 'flat_array_addr_48' <Predicate = (!icmp_ln14_48)> <Delay = 0.00>
ST_530 : Operation 2485 [2/2] (3.25ns)   --->   "%flat_array_load_48 = load float* %flat_array_addr_48, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2485 'load' 'flat_array_load_48' <Predicate = (!icmp_ln14_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_530 : Operation 2486 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_146 = getelementptr [400 x float]* @fullyconnected_weigh_6, i64 0, i64 %zext_ln15_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2486 'getelementptr' 'fullyconnected_weigh_146' <Predicate = (!icmp_ln14_48)> <Delay = 0.00>
ST_530 : Operation 2487 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_147 = load float* %fullyconnected_weigh_146, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2487 'load' 'fullyconnected_weigh_147' <Predicate = (!icmp_ln14_48)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_530 : Operation 2488 [4/4] (10.5ns)   --->   "%tmp_48 = fadd float %sum_0_48, 0xBFAE2CBA80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2488 'fadd' 'tmp_48' <Predicate = (icmp_ln14_48)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2489 'specregionbegin' 'tmp_98' <Predicate = (icmp_ln14_48)> <Delay = 0.00>

State 531 <SV = 242> <Delay = 15.6>
ST_531 : Operation 2490 [1/2] (3.25ns)   --->   "%flat_array_load_48 = load float* %flat_array_addr_48, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2490 'load' 'flat_array_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_531 : Operation 2491 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_147 = load float* %fullyconnected_weigh_146, align 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2491 'load' 'fullyconnected_weigh_147' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_531 : Operation 2492 [2/2] (12.3ns)   --->   "%tmp_2_47 = fmul float %flat_array_load_48, %fullyconnected_weigh_147" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2492 'fmul' 'tmp_2_47' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 243> <Delay = 12.3>
ST_532 : Operation 2493 [1/2] (12.3ns)   --->   "%tmp_2_47 = fmul float %flat_array_load_48, %fullyconnected_weigh_147" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2493 'fmul' 'tmp_2_47' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 244> <Delay = 10.5>
ST_533 : Operation 2494 [4/4] (10.5ns)   --->   "%sum_48 = fadd float %sum_0_48, %tmp_2_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2494 'fadd' 'sum_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 245> <Delay = 10.5>
ST_534 : Operation 2495 [3/4] (10.5ns)   --->   "%sum_48 = fadd float %sum_0_48, %tmp_2_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2495 'fadd' 'sum_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 246> <Delay = 10.5>
ST_535 : Operation 2496 [2/4] (10.5ns)   --->   "%sum_48 = fadd float %sum_0_48, %tmp_2_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2496 'fadd' 'sum_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 247> <Delay = 10.5>
ST_536 : Operation 2497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2497 'specloopname' <Predicate = true> <Delay = 0.00>
ST_536 : Operation 2498 [1/4] (10.5ns)   --->   "%sum_48 = fadd float %sum_0_48, %tmp_2_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2498 'fadd' 'sum_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 2499 [1/1] (0.00ns)   --->   "br label %96" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2499 'br' <Predicate = true> <Delay = 0.00>

State 537 <SV = 242> <Delay = 10.5>
ST_537 : Operation 2500 [3/4] (10.5ns)   --->   "%tmp_48 = fadd float %sum_0_48, 0xBFAE2CBA80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2500 'fadd' 'tmp_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 243> <Delay = 10.5>
ST_538 : Operation 2501 [2/4] (10.5ns)   --->   "%tmp_48 = fadd float %sum_0_48, 0xBFAE2CBA80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2501 'fadd' 'tmp_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 539 <SV = 244> <Delay = 15.9>
ST_539 : Operation 2502 [1/4] (10.5ns)   --->   "%tmp_48 = fadd float %sum_0_48, 0xBFAE2CBA80000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2502 'fadd' 'tmp_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2503 [2/2] (5.43ns)   --->   "%tmp_196 = fcmp olt float %tmp_48, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2503 'fcmp' 'tmp_196' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 245> <Delay = 9.66>
ST_540 : Operation 2504 [1/1] (0.00ns)   --->   "%dense_out_addr_48 = getelementptr [50 x float]* %dense_out, i64 0, i64 48" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2504 'getelementptr' 'dense_out_addr_48' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 2505 [1/1] (0.00ns)   --->   "%bitcast_ln20_48 = bitcast float %tmp_48 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2505 'bitcast' 'bitcast_ln20_48' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 2506 [1/1] (0.00ns)   --->   "%tmp_195 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_48, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2506 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 2507 [1/1] (0.00ns)   --->   "%trunc_ln20_48 = trunc i32 %bitcast_ln20_48 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2507 'trunc' 'trunc_ln20_48' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 2508 [1/1] (1.55ns)   --->   "%icmp_ln20_96 = icmp ne i8 %tmp_195, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2508 'icmp' 'icmp_ln20_96' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2509 [1/1] (2.44ns)   --->   "%icmp_ln20_97 = icmp eq i23 %trunc_ln20_48, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2509 'icmp' 'icmp_ln20_97' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_48)   --->   "%or_ln20_48 = or i1 %icmp_ln20_97, %icmp_ln20_96" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2510 'or' 'or_ln20_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2511 [1/2] (5.43ns)   --->   "%tmp_196 = fcmp olt float %tmp_48, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2511 'fcmp' 'tmp_196' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_48)   --->   "%and_ln20_48 = and i1 %or_ln20_48, %tmp_196" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2512 'and' 'and_ln20_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2513 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_48 = select i1 %and_ln20_48, float 0.000000e+00, float %tmp_48" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2513 'select' 'select_ln20_48' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_540 : Operation 2514 [1/1] (3.25ns)   --->   "store float %select_ln20_48, float* %dense_out_addr_48, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2514 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_540 : Operation 2515 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_97) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2515 'specregionend' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_540 : Operation 2516 [1/1] (1.76ns)   --->   "br label %98" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2516 'br' <Predicate = true> <Delay = 1.76>

State 541 <SV = 246> <Delay = 10.5>
ST_541 : Operation 2517 [1/1] (0.00ns)   --->   "%sum_0_49 = phi float [ 0.000000e+00, %LOOP148 ], [ %sum_49, %99 ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2517 'phi' 'sum_0_49' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2518 [1/1] (0.00ns)   --->   "%j_0_49 = phi i9 [ 0, %LOOP148 ], [ %add_ln14_49, %99 ]" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2518 'phi' 'j_0_49' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2519 [1/1] (1.66ns)   --->   "%icmp_ln14_49 = icmp eq i9 %j_0_49, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2519 'icmp' 'icmp_ln14_49' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2520 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 2520 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2521 [1/1] (1.82ns)   --->   "%add_ln14_49 = add i9 %j_0_49, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2521 'add' 'add_ln14_49' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2522 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_49, label %LOOP1_end, label %99" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2522 'br' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln15_49 = zext i9 %j_0_49 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2523 'zext' 'zext_ln15_49' <Predicate = (!icmp_ln14_49)> <Delay = 0.00>
ST_541 : Operation 2524 [1/1] (0.00ns)   --->   "%flat_array_addr_49 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_49" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2524 'getelementptr' 'flat_array_addr_49' <Predicate = (!icmp_ln14_49)> <Delay = 0.00>
ST_541 : Operation 2525 [2/2] (3.25ns)   --->   "%flat_array_load_49 = load float* %flat_array_addr_49, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2525 'load' 'flat_array_load_49' <Predicate = (!icmp_ln14_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_541 : Operation 2526 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_148 = getelementptr [400 x float]* @fullyconnected_weigh_5, i64 0, i64 %zext_ln15_49" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2526 'getelementptr' 'fullyconnected_weigh_148' <Predicate = (!icmp_ln14_49)> <Delay = 0.00>
ST_541 : Operation 2527 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_149 = load float* %fullyconnected_weigh_148, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2527 'load' 'fullyconnected_weigh_149' <Predicate = (!icmp_ln14_49)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_541 : Operation 2528 [4/4] (10.5ns)   --->   "%tmp_49 = fadd float %sum_0_49, 0x3FB7EF9DC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2528 'fadd' 'tmp_49' <Predicate = (icmp_ln14_49)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 247> <Delay = 15.6>
ST_542 : Operation 2529 [1/2] (3.25ns)   --->   "%flat_array_load_49 = load float* %flat_array_addr_49, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2529 'load' 'flat_array_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_542 : Operation 2530 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_149 = load float* %fullyconnected_weigh_148, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2530 'load' 'fullyconnected_weigh_149' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>
ST_542 : Operation 2531 [2/2] (12.3ns)   --->   "%tmp_2_48 = fmul float %flat_array_load_49, %fullyconnected_weigh_149" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2531 'fmul' 'tmp_2_48' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 248> <Delay = 12.3>
ST_543 : Operation 2532 [1/2] (12.3ns)   --->   "%tmp_2_48 = fmul float %flat_array_load_49, %fullyconnected_weigh_149" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2532 'fmul' 'tmp_2_48' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 249> <Delay = 10.5>
ST_544 : Operation 2533 [4/4] (10.5ns)   --->   "%sum_49 = fadd float %sum_0_49, %tmp_2_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2533 'fadd' 'sum_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 250> <Delay = 10.5>
ST_545 : Operation 2534 [3/4] (10.5ns)   --->   "%sum_49 = fadd float %sum_0_49, %tmp_2_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2534 'fadd' 'sum_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 251> <Delay = 10.5>
ST_546 : Operation 2535 [2/4] (10.5ns)   --->   "%sum_49 = fadd float %sum_0_49, %tmp_2_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2535 'fadd' 'sum_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 252> <Delay = 10.5>
ST_547 : Operation 2536 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2536 'specloopname' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 2537 [1/4] (10.5ns)   --->   "%sum_49 = fadd float %sum_0_49, %tmp_2_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2537 'fadd' 'sum_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 2538 [1/1] (0.00ns)   --->   "br label %98" [fullyconnected/fully_connected.cpp:14]   --->   Operation 2538 'br' <Predicate = true> <Delay = 0.00>

State 548 <SV = 247> <Delay = 10.5>
ST_548 : Operation 2539 [3/4] (10.5ns)   --->   "%tmp_49 = fadd float %sum_0_49, 0x3FB7EF9DC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2539 'fadd' 'tmp_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 248> <Delay = 10.5>
ST_549 : Operation 2540 [2/4] (10.5ns)   --->   "%tmp_49 = fadd float %sum_0_49, 0x3FB7EF9DC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2540 'fadd' 'tmp_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 249> <Delay = 15.9>
ST_550 : Operation 2541 [1/4] (10.5ns)   --->   "%tmp_49 = fadd float %sum_0_49, 0x3FB7EF9DC0000000" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2541 'fadd' 'tmp_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 2542 [2/2] (5.43ns)   --->   "%tmp_198 = fcmp olt float %tmp_49, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2542 'fcmp' 'tmp_198' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 250> <Delay = 9.66>
ST_551 : Operation 2543 [1/1] (0.00ns)   --->   "%dense_out_addr_49 = getelementptr [50 x float]* %dense_out, i64 0, i64 49" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2543 'getelementptr' 'dense_out_addr_49' <Predicate = true> <Delay = 0.00>
ST_551 : Operation 2544 [1/1] (0.00ns)   --->   "%bitcast_ln20_49 = bitcast float %tmp_49 to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2544 'bitcast' 'bitcast_ln20_49' <Predicate = true> <Delay = 0.00>
ST_551 : Operation 2545 [1/1] (0.00ns)   --->   "%tmp_197 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20_49, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2545 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_551 : Operation 2546 [1/1] (0.00ns)   --->   "%trunc_ln20_49 = trunc i32 %bitcast_ln20_49 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2546 'trunc' 'trunc_ln20_49' <Predicate = true> <Delay = 0.00>
ST_551 : Operation 2547 [1/1] (1.55ns)   --->   "%icmp_ln20_98 = icmp ne i8 %tmp_197, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2547 'icmp' 'icmp_ln20_98' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2548 [1/1] (2.44ns)   --->   "%icmp_ln20_99 = icmp eq i23 %trunc_ln20_49, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2548 'icmp' 'icmp_ln20_99' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_49)   --->   "%or_ln20_49 = or i1 %icmp_ln20_99, %icmp_ln20_98" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2549 'or' 'or_ln20_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2550 [1/2] (5.43ns)   --->   "%tmp_198 = fcmp olt float %tmp_49, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2550 'fcmp' 'tmp_198' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_49)   --->   "%and_ln20_49 = and i1 %or_ln20_49, %tmp_198" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2551 'and' 'and_ln20_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2552 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20_49 = select i1 %and_ln20_49, float 0.000000e+00, float %tmp_49" [fullyconnected/fully_connected.cpp:20]   --->   Operation 2552 'select' 'select_ln20_49' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_551 : Operation 2553 [1/1] (3.25ns)   --->   "store float %select_ln20_49, float* %dense_out_addr_49, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 2553 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_551 : Operation 2554 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_98) nounwind" [fullyconnected/fully_connected.cpp:23]   --->   Operation 2554 'specregionend' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_551 : Operation 2555 [1/1] (0.00ns)   --->   "ret void" [fullyconnected/fully_connected.cpp:24]   --->   Operation 2555 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum_0_0', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_s', fullyconnected/fully_connected.cpp:15) [59]  (1.77 ns)

 <State 2>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_0', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_s', fullyconnected/fully_connected.cpp:15) [59]  (0 ns)
	'fadd' operation ('tmp1', fullyconnected/fully_connected.cpp:18) [76]  (10.5 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [69]  (3.25 ns)
	'fmul' operation ('tmp_99', fullyconnected/fully_connected.cpp:15) [72]  (12.4 ns)

 <State 4>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_99', fullyconnected/fully_connected.cpp:15) [72]  (12.4 ns)

 <State 5>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_s', fullyconnected/fully_connected.cpp:15) [73]  (10.5 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_s', fullyconnected/fully_connected.cpp:15) [73]  (10.5 ns)

 <State 7>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_s', fullyconnected/fully_connected.cpp:15) [73]  (10.5 ns)

 <State 8>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_s', fullyconnected/fully_connected.cpp:15) [73]  (10.5 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp1', fullyconnected/fully_connected.cpp:18) [76]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp1', fullyconnected/fully_connected.cpp:18) [76]  (10.5 ns)

 <State 11>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp1', fullyconnected/fully_connected.cpp:18) [76]  (10.5 ns)
	'fcmp' operation ('tmp_100', fullyconnected/fully_connected.cpp:20) [84]  (5.43 ns)

 <State 12>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_100', fullyconnected/fully_connected.cpp:20) [84]  (5.43 ns)
	'and' operation ('and_ln20', fullyconnected/fully_connected.cpp:20) [85]  (0 ns)
	'select' operation ('select_ln20', fullyconnected/fully_connected.cpp:20) [86]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [87]  (3.25 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_1', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_1', fullyconnected/fully_connected.cpp:15) [92]  (0 ns)
	'fadd' operation ('tmp_s', fullyconnected/fully_connected.cpp:18) [109]  (10.5 ns)

 <State 14>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_1', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [102]  (3.25 ns)
	'fmul' operation ('tmp_2_1', fullyconnected/fully_connected.cpp:15) [105]  (12.4 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', fullyconnected/fully_connected.cpp:15) [105]  (12.4 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_1', fullyconnected/fully_connected.cpp:15) [106]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_1', fullyconnected/fully_connected.cpp:15) [106]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_1', fullyconnected/fully_connected.cpp:15) [106]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_1', fullyconnected/fully_connected.cpp:15) [106]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', fullyconnected/fully_connected.cpp:18) [109]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', fullyconnected/fully_connected.cpp:18) [109]  (10.5 ns)

 <State 22>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', fullyconnected/fully_connected.cpp:18) [109]  (10.5 ns)
	'fcmp' operation ('tmp_102', fullyconnected/fully_connected.cpp:20) [117]  (5.43 ns)

 <State 23>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_102', fullyconnected/fully_connected.cpp:20) [117]  (5.43 ns)
	'and' operation ('and_ln20_1', fullyconnected/fully_connected.cpp:20) [118]  (0 ns)
	'select' operation ('select_ln20_1', fullyconnected/fully_connected.cpp:20) [119]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_1', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [120]  (3.25 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_2', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_2', fullyconnected/fully_connected.cpp:15) [125]  (0 ns)
	'fadd' operation ('tmp_50', fullyconnected/fully_connected.cpp:18) [142]  (10.5 ns)

 <State 25>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_2', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [135]  (3.25 ns)
	'fmul' operation ('tmp_2_2', fullyconnected/fully_connected.cpp:15) [138]  (12.4 ns)

 <State 26>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2', fullyconnected/fully_connected.cpp:15) [138]  (12.4 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_2', fullyconnected/fully_connected.cpp:15) [139]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_2', fullyconnected/fully_connected.cpp:15) [139]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_2', fullyconnected/fully_connected.cpp:15) [139]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_2', fullyconnected/fully_connected.cpp:15) [139]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_50', fullyconnected/fully_connected.cpp:18) [142]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_50', fullyconnected/fully_connected.cpp:18) [142]  (10.5 ns)

 <State 33>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_50', fullyconnected/fully_connected.cpp:18) [142]  (10.5 ns)
	'fcmp' operation ('tmp_104', fullyconnected/fully_connected.cpp:20) [150]  (5.43 ns)

 <State 34>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_104', fullyconnected/fully_connected.cpp:20) [150]  (5.43 ns)
	'and' operation ('and_ln20_2', fullyconnected/fully_connected.cpp:20) [151]  (0 ns)
	'select' operation ('select_ln20_2', fullyconnected/fully_connected.cpp:20) [152]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_2', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [153]  (3.25 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_3', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_3', fullyconnected/fully_connected.cpp:15) [158]  (0 ns)
	'fadd' operation ('tmp_3', fullyconnected/fully_connected.cpp:18) [175]  (10.5 ns)

 <State 36>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_3', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [168]  (3.25 ns)
	'fmul' operation ('tmp_2_3', fullyconnected/fully_connected.cpp:15) [171]  (12.4 ns)

 <State 37>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3', fullyconnected/fully_connected.cpp:15) [171]  (12.4 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_3', fullyconnected/fully_connected.cpp:15) [172]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_3', fullyconnected/fully_connected.cpp:15) [172]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_3', fullyconnected/fully_connected.cpp:15) [172]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_3', fullyconnected/fully_connected.cpp:15) [172]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', fullyconnected/fully_connected.cpp:18) [175]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', fullyconnected/fully_connected.cpp:18) [175]  (10.5 ns)

 <State 44>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', fullyconnected/fully_connected.cpp:18) [175]  (10.5 ns)
	'fcmp' operation ('tmp_106', fullyconnected/fully_connected.cpp:20) [183]  (5.43 ns)

 <State 45>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_106', fullyconnected/fully_connected.cpp:20) [183]  (5.43 ns)
	'and' operation ('and_ln20_3', fullyconnected/fully_connected.cpp:20) [184]  (0 ns)
	'select' operation ('select_ln20_3', fullyconnected/fully_connected.cpp:20) [185]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_3', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [186]  (3.25 ns)

 <State 46>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_4', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_4', fullyconnected/fully_connected.cpp:15) [191]  (0 ns)
	'fadd' operation ('tmp_4', fullyconnected/fully_connected.cpp:18) [208]  (10.5 ns)

 <State 47>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_4', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [201]  (3.25 ns)
	'fmul' operation ('tmp_2_4', fullyconnected/fully_connected.cpp:15) [204]  (12.4 ns)

 <State 48>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4', fullyconnected/fully_connected.cpp:15) [204]  (12.4 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_4', fullyconnected/fully_connected.cpp:15) [205]  (10.5 ns)

 <State 50>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_4', fullyconnected/fully_connected.cpp:15) [205]  (10.5 ns)

 <State 51>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_4', fullyconnected/fully_connected.cpp:15) [205]  (10.5 ns)

 <State 52>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_4', fullyconnected/fully_connected.cpp:15) [205]  (10.5 ns)

 <State 53>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', fullyconnected/fully_connected.cpp:18) [208]  (10.5 ns)

 <State 54>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', fullyconnected/fully_connected.cpp:18) [208]  (10.5 ns)

 <State 55>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', fullyconnected/fully_connected.cpp:18) [208]  (10.5 ns)
	'fcmp' operation ('tmp_108', fullyconnected/fully_connected.cpp:20) [216]  (5.43 ns)

 <State 56>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_108', fullyconnected/fully_connected.cpp:20) [216]  (5.43 ns)
	'and' operation ('and_ln20_4', fullyconnected/fully_connected.cpp:20) [217]  (0 ns)
	'select' operation ('select_ln20_4', fullyconnected/fully_connected.cpp:20) [218]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_4', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [219]  (3.25 ns)

 <State 57>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_5', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_5', fullyconnected/fully_connected.cpp:15) [224]  (0 ns)
	'fadd' operation ('tmp_5', fullyconnected/fully_connected.cpp:18) [241]  (10.5 ns)

 <State 58>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_5', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [234]  (3.25 ns)
	'fmul' operation ('tmp_2_5', fullyconnected/fully_connected.cpp:15) [237]  (12.4 ns)

 <State 59>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_5', fullyconnected/fully_connected.cpp:15) [237]  (12.4 ns)

 <State 60>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_5', fullyconnected/fully_connected.cpp:15) [238]  (10.5 ns)

 <State 61>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_5', fullyconnected/fully_connected.cpp:15) [238]  (10.5 ns)

 <State 62>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_5', fullyconnected/fully_connected.cpp:15) [238]  (10.5 ns)

 <State 63>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_5', fullyconnected/fully_connected.cpp:15) [238]  (10.5 ns)

 <State 64>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', fullyconnected/fully_connected.cpp:18) [241]  (10.5 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', fullyconnected/fully_connected.cpp:18) [241]  (10.5 ns)

 <State 66>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', fullyconnected/fully_connected.cpp:18) [241]  (10.5 ns)
	'fcmp' operation ('tmp_110', fullyconnected/fully_connected.cpp:20) [249]  (5.43 ns)

 <State 67>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_110', fullyconnected/fully_connected.cpp:20) [249]  (5.43 ns)
	'and' operation ('and_ln20_5', fullyconnected/fully_connected.cpp:20) [250]  (0 ns)
	'select' operation ('select_ln20_5', fullyconnected/fully_connected.cpp:20) [251]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_5', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [252]  (3.25 ns)

 <State 68>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_6', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_6', fullyconnected/fully_connected.cpp:15) [257]  (0 ns)
	'fadd' operation ('tmp_6', fullyconnected/fully_connected.cpp:18) [274]  (10.5 ns)

 <State 69>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_6', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [267]  (3.25 ns)
	'fmul' operation ('tmp_2_6', fullyconnected/fully_connected.cpp:15) [270]  (12.4 ns)

 <State 70>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6', fullyconnected/fully_connected.cpp:15) [270]  (12.4 ns)

 <State 71>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_6', fullyconnected/fully_connected.cpp:15) [271]  (10.5 ns)

 <State 72>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_6', fullyconnected/fully_connected.cpp:15) [271]  (10.5 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_6', fullyconnected/fully_connected.cpp:15) [271]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_6', fullyconnected/fully_connected.cpp:15) [271]  (10.5 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', fullyconnected/fully_connected.cpp:18) [274]  (10.5 ns)

 <State 76>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', fullyconnected/fully_connected.cpp:18) [274]  (10.5 ns)

 <State 77>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', fullyconnected/fully_connected.cpp:18) [274]  (10.5 ns)
	'fcmp' operation ('tmp_112', fullyconnected/fully_connected.cpp:20) [282]  (5.43 ns)

 <State 78>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_112', fullyconnected/fully_connected.cpp:20) [282]  (5.43 ns)
	'and' operation ('and_ln20_6', fullyconnected/fully_connected.cpp:20) [283]  (0 ns)
	'select' operation ('select_ln20_6', fullyconnected/fully_connected.cpp:20) [284]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_6', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [285]  (3.25 ns)

 <State 79>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_7', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_7', fullyconnected/fully_connected.cpp:15) [290]  (0 ns)
	'fadd' operation ('tmp_7', fullyconnected/fully_connected.cpp:18) [307]  (10.5 ns)

 <State 80>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_7', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [300]  (3.25 ns)
	'fmul' operation ('tmp_2_7', fullyconnected/fully_connected.cpp:15) [303]  (12.4 ns)

 <State 81>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_7', fullyconnected/fully_connected.cpp:15) [303]  (12.4 ns)

 <State 82>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_7', fullyconnected/fully_connected.cpp:15) [304]  (10.5 ns)

 <State 83>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_7', fullyconnected/fully_connected.cpp:15) [304]  (10.5 ns)

 <State 84>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_7', fullyconnected/fully_connected.cpp:15) [304]  (10.5 ns)

 <State 85>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_7', fullyconnected/fully_connected.cpp:15) [304]  (10.5 ns)

 <State 86>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', fullyconnected/fully_connected.cpp:18) [307]  (10.5 ns)

 <State 87>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', fullyconnected/fully_connected.cpp:18) [307]  (10.5 ns)

 <State 88>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', fullyconnected/fully_connected.cpp:18) [307]  (10.5 ns)
	'fcmp' operation ('tmp_114', fullyconnected/fully_connected.cpp:20) [315]  (5.43 ns)

 <State 89>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_114', fullyconnected/fully_connected.cpp:20) [315]  (5.43 ns)
	'and' operation ('and_ln20_7', fullyconnected/fully_connected.cpp:20) [316]  (0 ns)
	'select' operation ('select_ln20_7', fullyconnected/fully_connected.cpp:20) [317]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_7', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [318]  (3.25 ns)

 <State 90>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_8', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_8', fullyconnected/fully_connected.cpp:15) [323]  (0 ns)
	'fadd' operation ('tmp_8', fullyconnected/fully_connected.cpp:18) [340]  (10.5 ns)

 <State 91>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_8', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [333]  (3.25 ns)
	'fmul' operation ('tmp_2_8', fullyconnected/fully_connected.cpp:15) [336]  (12.4 ns)

 <State 92>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_8', fullyconnected/fully_connected.cpp:15) [336]  (12.4 ns)

 <State 93>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_8', fullyconnected/fully_connected.cpp:15) [337]  (10.5 ns)

 <State 94>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_8', fullyconnected/fully_connected.cpp:15) [337]  (10.5 ns)

 <State 95>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_8', fullyconnected/fully_connected.cpp:15) [337]  (10.5 ns)

 <State 96>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_8', fullyconnected/fully_connected.cpp:15) [337]  (10.5 ns)

 <State 97>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', fullyconnected/fully_connected.cpp:18) [340]  (10.5 ns)

 <State 98>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', fullyconnected/fully_connected.cpp:18) [340]  (10.5 ns)

 <State 99>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', fullyconnected/fully_connected.cpp:18) [340]  (10.5 ns)
	'fcmp' operation ('tmp_116', fullyconnected/fully_connected.cpp:20) [348]  (5.43 ns)

 <State 100>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_116', fullyconnected/fully_connected.cpp:20) [348]  (5.43 ns)
	'and' operation ('and_ln20_8', fullyconnected/fully_connected.cpp:20) [349]  (0 ns)
	'select' operation ('select_ln20_8', fullyconnected/fully_connected.cpp:20) [350]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_8', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [351]  (3.25 ns)

 <State 101>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_9', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_9', fullyconnected/fully_connected.cpp:15) [356]  (0 ns)
	'fadd' operation ('tmp_9', fullyconnected/fully_connected.cpp:18) [373]  (10.5 ns)

 <State 102>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_9', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [366]  (3.25 ns)
	'fmul' operation ('tmp_2_9', fullyconnected/fully_connected.cpp:15) [369]  (12.4 ns)

 <State 103>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_9', fullyconnected/fully_connected.cpp:15) [369]  (12.4 ns)

 <State 104>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_9', fullyconnected/fully_connected.cpp:15) [370]  (10.5 ns)

 <State 105>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_9', fullyconnected/fully_connected.cpp:15) [370]  (10.5 ns)

 <State 106>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_9', fullyconnected/fully_connected.cpp:15) [370]  (10.5 ns)

 <State 107>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_9', fullyconnected/fully_connected.cpp:15) [370]  (10.5 ns)

 <State 108>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', fullyconnected/fully_connected.cpp:18) [373]  (10.5 ns)

 <State 109>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', fullyconnected/fully_connected.cpp:18) [373]  (10.5 ns)

 <State 110>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', fullyconnected/fully_connected.cpp:18) [373]  (10.5 ns)
	'fcmp' operation ('tmp_118', fullyconnected/fully_connected.cpp:20) [381]  (5.43 ns)

 <State 111>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_118', fullyconnected/fully_connected.cpp:20) [381]  (5.43 ns)
	'and' operation ('and_ln20_9', fullyconnected/fully_connected.cpp:20) [382]  (0 ns)
	'select' operation ('select_ln20_9', fullyconnected/fully_connected.cpp:20) [383]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_9', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [384]  (3.25 ns)

 <State 112>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_10', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_10', fullyconnected/fully_connected.cpp:15) [389]  (0 ns)
	'fadd' operation ('tmp_10', fullyconnected/fully_connected.cpp:18) [406]  (10.5 ns)

 <State 113>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_10', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [399]  (3.25 ns)
	'fmul' operation ('tmp_2_s', fullyconnected/fully_connected.cpp:15) [402]  (12.4 ns)

 <State 114>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_s', fullyconnected/fully_connected.cpp:15) [402]  (12.4 ns)

 <State 115>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_10', fullyconnected/fully_connected.cpp:15) [403]  (10.5 ns)

 <State 116>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_10', fullyconnected/fully_connected.cpp:15) [403]  (10.5 ns)

 <State 117>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_10', fullyconnected/fully_connected.cpp:15) [403]  (10.5 ns)

 <State 118>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_10', fullyconnected/fully_connected.cpp:15) [403]  (10.5 ns)

 <State 119>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_10', fullyconnected/fully_connected.cpp:18) [406]  (10.5 ns)

 <State 120>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_10', fullyconnected/fully_connected.cpp:18) [406]  (10.5 ns)

 <State 121>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_10', fullyconnected/fully_connected.cpp:18) [406]  (10.5 ns)
	'fcmp' operation ('tmp_120', fullyconnected/fully_connected.cpp:20) [414]  (5.43 ns)

 <State 122>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_120', fullyconnected/fully_connected.cpp:20) [414]  (5.43 ns)
	'and' operation ('and_ln20_10', fullyconnected/fully_connected.cpp:20) [415]  (0 ns)
	'select' operation ('select_ln20_10', fullyconnected/fully_connected.cpp:20) [416]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_10', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [417]  (3.25 ns)

 <State 123>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_11', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_11', fullyconnected/fully_connected.cpp:15) [422]  (0 ns)
	'fadd' operation ('tmp_11', fullyconnected/fully_connected.cpp:18) [439]  (10.5 ns)

 <State 124>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_11', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [432]  (3.25 ns)
	'fmul' operation ('tmp_2_10', fullyconnected/fully_connected.cpp:15) [435]  (12.4 ns)

 <State 125>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_10', fullyconnected/fully_connected.cpp:15) [435]  (12.4 ns)

 <State 126>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_11', fullyconnected/fully_connected.cpp:15) [436]  (10.5 ns)

 <State 127>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_11', fullyconnected/fully_connected.cpp:15) [436]  (10.5 ns)

 <State 128>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_11', fullyconnected/fully_connected.cpp:15) [436]  (10.5 ns)

 <State 129>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_11', fullyconnected/fully_connected.cpp:15) [436]  (10.5 ns)

 <State 130>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', fullyconnected/fully_connected.cpp:18) [439]  (10.5 ns)

 <State 131>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', fullyconnected/fully_connected.cpp:18) [439]  (10.5 ns)

 <State 132>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', fullyconnected/fully_connected.cpp:18) [439]  (10.5 ns)
	'fcmp' operation ('tmp_122', fullyconnected/fully_connected.cpp:20) [447]  (5.43 ns)

 <State 133>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_122', fullyconnected/fully_connected.cpp:20) [447]  (5.43 ns)
	'and' operation ('and_ln20_11', fullyconnected/fully_connected.cpp:20) [448]  (0 ns)
	'select' operation ('select_ln20_11', fullyconnected/fully_connected.cpp:20) [449]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_11', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [450]  (3.25 ns)

 <State 134>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_12', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_12', fullyconnected/fully_connected.cpp:15) [455]  (0 ns)
	'fadd' operation ('tmp_12', fullyconnected/fully_connected.cpp:18) [472]  (10.5 ns)

 <State 135>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_12', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [465]  (3.25 ns)
	'fmul' operation ('tmp_2_11', fullyconnected/fully_connected.cpp:15) [468]  (12.4 ns)

 <State 136>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_11', fullyconnected/fully_connected.cpp:15) [468]  (12.4 ns)

 <State 137>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_12', fullyconnected/fully_connected.cpp:15) [469]  (10.5 ns)

 <State 138>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_12', fullyconnected/fully_connected.cpp:15) [469]  (10.5 ns)

 <State 139>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_12', fullyconnected/fully_connected.cpp:15) [469]  (10.5 ns)

 <State 140>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_12', fullyconnected/fully_connected.cpp:15) [469]  (10.5 ns)

 <State 141>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', fullyconnected/fully_connected.cpp:18) [472]  (10.5 ns)

 <State 142>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', fullyconnected/fully_connected.cpp:18) [472]  (10.5 ns)

 <State 143>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', fullyconnected/fully_connected.cpp:18) [472]  (10.5 ns)
	'fcmp' operation ('tmp_124', fullyconnected/fully_connected.cpp:20) [480]  (5.43 ns)

 <State 144>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_124', fullyconnected/fully_connected.cpp:20) [480]  (5.43 ns)
	'and' operation ('and_ln20_12', fullyconnected/fully_connected.cpp:20) [481]  (0 ns)
	'select' operation ('select_ln20_12', fullyconnected/fully_connected.cpp:20) [482]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_12', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [483]  (3.25 ns)

 <State 145>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_13', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_13', fullyconnected/fully_connected.cpp:15) [488]  (0 ns)
	'fadd' operation ('tmp_13', fullyconnected/fully_connected.cpp:18) [505]  (10.5 ns)

 <State 146>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_13', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [498]  (3.25 ns)
	'fmul' operation ('tmp_2_12', fullyconnected/fully_connected.cpp:15) [501]  (12.4 ns)

 <State 147>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_12', fullyconnected/fully_connected.cpp:15) [501]  (12.4 ns)

 <State 148>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_13', fullyconnected/fully_connected.cpp:15) [502]  (10.5 ns)

 <State 149>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_13', fullyconnected/fully_connected.cpp:15) [502]  (10.5 ns)

 <State 150>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_13', fullyconnected/fully_connected.cpp:15) [502]  (10.5 ns)

 <State 151>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_13', fullyconnected/fully_connected.cpp:15) [502]  (10.5 ns)

 <State 152>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', fullyconnected/fully_connected.cpp:18) [505]  (10.5 ns)

 <State 153>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', fullyconnected/fully_connected.cpp:18) [505]  (10.5 ns)

 <State 154>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_13', fullyconnected/fully_connected.cpp:18) [505]  (10.5 ns)
	'fcmp' operation ('tmp_126', fullyconnected/fully_connected.cpp:20) [513]  (5.43 ns)

 <State 155>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_126', fullyconnected/fully_connected.cpp:20) [513]  (5.43 ns)
	'and' operation ('and_ln20_13', fullyconnected/fully_connected.cpp:20) [514]  (0 ns)
	'select' operation ('select_ln20_13', fullyconnected/fully_connected.cpp:20) [515]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_13', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [516]  (3.25 ns)

 <State 156>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_14', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_14', fullyconnected/fully_connected.cpp:15) [521]  (0 ns)
	'fadd' operation ('tmp_14', fullyconnected/fully_connected.cpp:18) [538]  (10.5 ns)

 <State 157>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_14', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [531]  (3.25 ns)
	'fmul' operation ('tmp_2_13', fullyconnected/fully_connected.cpp:15) [534]  (12.4 ns)

 <State 158>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_13', fullyconnected/fully_connected.cpp:15) [534]  (12.4 ns)

 <State 159>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_14', fullyconnected/fully_connected.cpp:15) [535]  (10.5 ns)

 <State 160>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_14', fullyconnected/fully_connected.cpp:15) [535]  (10.5 ns)

 <State 161>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_14', fullyconnected/fully_connected.cpp:15) [535]  (10.5 ns)

 <State 162>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_14', fullyconnected/fully_connected.cpp:15) [535]  (10.5 ns)

 <State 163>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_14', fullyconnected/fully_connected.cpp:18) [538]  (10.5 ns)

 <State 164>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_14', fullyconnected/fully_connected.cpp:18) [538]  (10.5 ns)

 <State 165>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_14', fullyconnected/fully_connected.cpp:18) [538]  (10.5 ns)
	'fcmp' operation ('tmp_128', fullyconnected/fully_connected.cpp:20) [546]  (5.43 ns)

 <State 166>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_128', fullyconnected/fully_connected.cpp:20) [546]  (5.43 ns)
	'and' operation ('and_ln20_14', fullyconnected/fully_connected.cpp:20) [547]  (0 ns)
	'select' operation ('select_ln20_14', fullyconnected/fully_connected.cpp:20) [548]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_14', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [549]  (3.25 ns)

 <State 167>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_15', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_15', fullyconnected/fully_connected.cpp:15) [554]  (0 ns)
	'fadd' operation ('tmp_15', fullyconnected/fully_connected.cpp:18) [571]  (10.5 ns)

 <State 168>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_15', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [564]  (3.25 ns)
	'fmul' operation ('tmp_2_14', fullyconnected/fully_connected.cpp:15) [567]  (12.4 ns)

 <State 169>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_14', fullyconnected/fully_connected.cpp:15) [567]  (12.4 ns)

 <State 170>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_15', fullyconnected/fully_connected.cpp:15) [568]  (10.5 ns)

 <State 171>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_15', fullyconnected/fully_connected.cpp:15) [568]  (10.5 ns)

 <State 172>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_15', fullyconnected/fully_connected.cpp:15) [568]  (10.5 ns)

 <State 173>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_15', fullyconnected/fully_connected.cpp:15) [568]  (10.5 ns)

 <State 174>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', fullyconnected/fully_connected.cpp:18) [571]  (10.5 ns)

 <State 175>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', fullyconnected/fully_connected.cpp:18) [571]  (10.5 ns)

 <State 176>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', fullyconnected/fully_connected.cpp:18) [571]  (10.5 ns)
	'fcmp' operation ('tmp_130', fullyconnected/fully_connected.cpp:20) [579]  (5.43 ns)

 <State 177>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_130', fullyconnected/fully_connected.cpp:20) [579]  (5.43 ns)
	'and' operation ('and_ln20_15', fullyconnected/fully_connected.cpp:20) [580]  (0 ns)
	'select' operation ('select_ln20_15', fullyconnected/fully_connected.cpp:20) [581]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_15', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [582]  (3.25 ns)

 <State 178>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_16', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_16', fullyconnected/fully_connected.cpp:15) [587]  (0 ns)
	'fadd' operation ('tmp_16', fullyconnected/fully_connected.cpp:18) [604]  (10.5 ns)

 <State 179>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_16', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [597]  (3.25 ns)
	'fmul' operation ('tmp_2_15', fullyconnected/fully_connected.cpp:15) [600]  (12.4 ns)

 <State 180>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_15', fullyconnected/fully_connected.cpp:15) [600]  (12.4 ns)

 <State 181>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_16', fullyconnected/fully_connected.cpp:15) [601]  (10.5 ns)

 <State 182>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_16', fullyconnected/fully_connected.cpp:15) [601]  (10.5 ns)

 <State 183>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_16', fullyconnected/fully_connected.cpp:15) [601]  (10.5 ns)

 <State 184>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_16', fullyconnected/fully_connected.cpp:15) [601]  (10.5 ns)

 <State 185>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', fullyconnected/fully_connected.cpp:18) [604]  (10.5 ns)

 <State 186>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', fullyconnected/fully_connected.cpp:18) [604]  (10.5 ns)

 <State 187>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_16', fullyconnected/fully_connected.cpp:18) [604]  (10.5 ns)
	'fcmp' operation ('tmp_132', fullyconnected/fully_connected.cpp:20) [612]  (5.43 ns)

 <State 188>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', fullyconnected/fully_connected.cpp:20) [612]  (5.43 ns)
	'and' operation ('and_ln20_16', fullyconnected/fully_connected.cpp:20) [613]  (0 ns)
	'select' operation ('select_ln20_16', fullyconnected/fully_connected.cpp:20) [614]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_16', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [615]  (3.25 ns)

 <State 189>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_17', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_17', fullyconnected/fully_connected.cpp:15) [620]  (0 ns)
	'fadd' operation ('tmp_17', fullyconnected/fully_connected.cpp:18) [637]  (10.5 ns)

 <State 190>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_17', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [630]  (3.25 ns)
	'fmul' operation ('tmp_2_16', fullyconnected/fully_connected.cpp:15) [633]  (12.4 ns)

 <State 191>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_16', fullyconnected/fully_connected.cpp:15) [633]  (12.4 ns)

 <State 192>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_17', fullyconnected/fully_connected.cpp:15) [634]  (10.5 ns)

 <State 193>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_17', fullyconnected/fully_connected.cpp:15) [634]  (10.5 ns)

 <State 194>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_17', fullyconnected/fully_connected.cpp:15) [634]  (10.5 ns)

 <State 195>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_17', fullyconnected/fully_connected.cpp:15) [634]  (10.5 ns)

 <State 196>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_17', fullyconnected/fully_connected.cpp:18) [637]  (10.5 ns)

 <State 197>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_17', fullyconnected/fully_connected.cpp:18) [637]  (10.5 ns)

 <State 198>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_17', fullyconnected/fully_connected.cpp:18) [637]  (10.5 ns)
	'fcmp' operation ('tmp_134', fullyconnected/fully_connected.cpp:20) [645]  (5.43 ns)

 <State 199>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_134', fullyconnected/fully_connected.cpp:20) [645]  (5.43 ns)
	'and' operation ('and_ln20_17', fullyconnected/fully_connected.cpp:20) [646]  (0 ns)
	'select' operation ('select_ln20_17', fullyconnected/fully_connected.cpp:20) [647]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_17', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [648]  (3.25 ns)

 <State 200>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_18', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_18', fullyconnected/fully_connected.cpp:15) [653]  (0 ns)
	'fadd' operation ('tmp_18', fullyconnected/fully_connected.cpp:18) [670]  (10.5 ns)

 <State 201>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_18', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [663]  (3.25 ns)
	'fmul' operation ('tmp_2_17', fullyconnected/fully_connected.cpp:15) [666]  (12.4 ns)

 <State 202>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_17', fullyconnected/fully_connected.cpp:15) [666]  (12.4 ns)

 <State 203>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_18', fullyconnected/fully_connected.cpp:15) [667]  (10.5 ns)

 <State 204>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_18', fullyconnected/fully_connected.cpp:15) [667]  (10.5 ns)

 <State 205>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_18', fullyconnected/fully_connected.cpp:15) [667]  (10.5 ns)

 <State 206>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_18', fullyconnected/fully_connected.cpp:15) [667]  (10.5 ns)

 <State 207>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_18', fullyconnected/fully_connected.cpp:18) [670]  (10.5 ns)

 <State 208>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_18', fullyconnected/fully_connected.cpp:18) [670]  (10.5 ns)

 <State 209>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_18', fullyconnected/fully_connected.cpp:18) [670]  (10.5 ns)
	'fcmp' operation ('tmp_136', fullyconnected/fully_connected.cpp:20) [678]  (5.43 ns)

 <State 210>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_136', fullyconnected/fully_connected.cpp:20) [678]  (5.43 ns)
	'and' operation ('and_ln20_18', fullyconnected/fully_connected.cpp:20) [679]  (0 ns)
	'select' operation ('select_ln20_18', fullyconnected/fully_connected.cpp:20) [680]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_18', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [681]  (3.25 ns)

 <State 211>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_19', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_19', fullyconnected/fully_connected.cpp:15) [686]  (0 ns)
	'fadd' operation ('tmp_68', fullyconnected/fully_connected.cpp:18) [703]  (10.5 ns)

 <State 212>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_19', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [696]  (3.25 ns)
	'fmul' operation ('tmp_2_18', fullyconnected/fully_connected.cpp:15) [699]  (12.4 ns)

 <State 213>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_18', fullyconnected/fully_connected.cpp:15) [699]  (12.4 ns)

 <State 214>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_19', fullyconnected/fully_connected.cpp:15) [700]  (10.5 ns)

 <State 215>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_19', fullyconnected/fully_connected.cpp:15) [700]  (10.5 ns)

 <State 216>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_19', fullyconnected/fully_connected.cpp:15) [700]  (10.5 ns)

 <State 217>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_19', fullyconnected/fully_connected.cpp:15) [700]  (10.5 ns)

 <State 218>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_68', fullyconnected/fully_connected.cpp:18) [703]  (10.5 ns)

 <State 219>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_68', fullyconnected/fully_connected.cpp:18) [703]  (10.5 ns)

 <State 220>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_68', fullyconnected/fully_connected.cpp:18) [703]  (10.5 ns)
	'fcmp' operation ('tmp_138', fullyconnected/fully_connected.cpp:20) [711]  (5.43 ns)

 <State 221>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', fullyconnected/fully_connected.cpp:20) [711]  (5.43 ns)
	'and' operation ('and_ln20_19', fullyconnected/fully_connected.cpp:20) [712]  (0 ns)
	'select' operation ('select_ln20_19', fullyconnected/fully_connected.cpp:20) [713]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_19', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [714]  (3.25 ns)

 <State 222>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_20', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_20', fullyconnected/fully_connected.cpp:15) [719]  (0 ns)
	'fadd' operation ('tmp_20', fullyconnected/fully_connected.cpp:18) [736]  (10.5 ns)

 <State 223>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_20', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [729]  (3.25 ns)
	'fmul' operation ('tmp_2_19', fullyconnected/fully_connected.cpp:15) [732]  (12.4 ns)

 <State 224>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_19', fullyconnected/fully_connected.cpp:15) [732]  (12.4 ns)

 <State 225>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_20', fullyconnected/fully_connected.cpp:15) [733]  (10.5 ns)

 <State 226>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_20', fullyconnected/fully_connected.cpp:15) [733]  (10.5 ns)

 <State 227>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_20', fullyconnected/fully_connected.cpp:15) [733]  (10.5 ns)

 <State 228>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_20', fullyconnected/fully_connected.cpp:15) [733]  (10.5 ns)

 <State 229>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_20', fullyconnected/fully_connected.cpp:18) [736]  (10.5 ns)

 <State 230>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_20', fullyconnected/fully_connected.cpp:18) [736]  (10.5 ns)

 <State 231>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_20', fullyconnected/fully_connected.cpp:18) [736]  (10.5 ns)
	'fcmp' operation ('tmp_140', fullyconnected/fully_connected.cpp:20) [744]  (5.43 ns)

 <State 232>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_140', fullyconnected/fully_connected.cpp:20) [744]  (5.43 ns)
	'and' operation ('and_ln20_20', fullyconnected/fully_connected.cpp:20) [745]  (0 ns)
	'select' operation ('select_ln20_20', fullyconnected/fully_connected.cpp:20) [746]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_20', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [747]  (3.25 ns)

 <State 233>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_21', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_21', fullyconnected/fully_connected.cpp:15) [752]  (0 ns)
	'fadd' operation ('tmp_21', fullyconnected/fully_connected.cpp:18) [769]  (10.5 ns)

 <State 234>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_21', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [762]  (3.25 ns)
	'fmul' operation ('tmp_2_20', fullyconnected/fully_connected.cpp:15) [765]  (12.4 ns)

 <State 235>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_20', fullyconnected/fully_connected.cpp:15) [765]  (12.4 ns)

 <State 236>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_21', fullyconnected/fully_connected.cpp:15) [766]  (10.5 ns)

 <State 237>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_21', fullyconnected/fully_connected.cpp:15) [766]  (10.5 ns)

 <State 238>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_21', fullyconnected/fully_connected.cpp:15) [766]  (10.5 ns)

 <State 239>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_21', fullyconnected/fully_connected.cpp:15) [766]  (10.5 ns)

 <State 240>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_21', fullyconnected/fully_connected.cpp:18) [769]  (10.5 ns)

 <State 241>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_21', fullyconnected/fully_connected.cpp:18) [769]  (10.5 ns)

 <State 242>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_21', fullyconnected/fully_connected.cpp:18) [769]  (10.5 ns)
	'fcmp' operation ('tmp_142', fullyconnected/fully_connected.cpp:20) [777]  (5.43 ns)

 <State 243>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_142', fullyconnected/fully_connected.cpp:20) [777]  (5.43 ns)
	'and' operation ('and_ln20_21', fullyconnected/fully_connected.cpp:20) [778]  (0 ns)
	'select' operation ('select_ln20_21', fullyconnected/fully_connected.cpp:20) [779]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_21', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [780]  (3.25 ns)

 <State 244>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_22', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_22', fullyconnected/fully_connected.cpp:15) [785]  (0 ns)
	'fadd' operation ('tmp_22', fullyconnected/fully_connected.cpp:18) [802]  (10.5 ns)

 <State 245>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_22', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [795]  (3.25 ns)
	'fmul' operation ('tmp_2_21', fullyconnected/fully_connected.cpp:15) [798]  (12.4 ns)

 <State 246>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_21', fullyconnected/fully_connected.cpp:15) [798]  (12.4 ns)

 <State 247>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_22', fullyconnected/fully_connected.cpp:15) [799]  (10.5 ns)

 <State 248>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_22', fullyconnected/fully_connected.cpp:15) [799]  (10.5 ns)

 <State 249>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_22', fullyconnected/fully_connected.cpp:15) [799]  (10.5 ns)

 <State 250>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_22', fullyconnected/fully_connected.cpp:15) [799]  (10.5 ns)

 <State 251>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_22', fullyconnected/fully_connected.cpp:18) [802]  (10.5 ns)

 <State 252>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_22', fullyconnected/fully_connected.cpp:18) [802]  (10.5 ns)

 <State 253>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_22', fullyconnected/fully_connected.cpp:18) [802]  (10.5 ns)
	'fcmp' operation ('tmp_144', fullyconnected/fully_connected.cpp:20) [810]  (5.43 ns)

 <State 254>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', fullyconnected/fully_connected.cpp:20) [810]  (5.43 ns)
	'and' operation ('and_ln20_22', fullyconnected/fully_connected.cpp:20) [811]  (0 ns)
	'select' operation ('select_ln20_22', fullyconnected/fully_connected.cpp:20) [812]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_22', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [813]  (3.25 ns)

 <State 255>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_23', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_23', fullyconnected/fully_connected.cpp:15) [818]  (0 ns)
	'fadd' operation ('tmp_23', fullyconnected/fully_connected.cpp:18) [835]  (10.5 ns)

 <State 256>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_23', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [828]  (3.25 ns)
	'fmul' operation ('tmp_2_22', fullyconnected/fully_connected.cpp:15) [831]  (12.4 ns)

 <State 257>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_22', fullyconnected/fully_connected.cpp:15) [831]  (12.4 ns)

 <State 258>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_23', fullyconnected/fully_connected.cpp:15) [832]  (10.5 ns)

 <State 259>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_23', fullyconnected/fully_connected.cpp:15) [832]  (10.5 ns)

 <State 260>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_23', fullyconnected/fully_connected.cpp:15) [832]  (10.5 ns)

 <State 261>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_23', fullyconnected/fully_connected.cpp:15) [832]  (10.5 ns)

 <State 262>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_23', fullyconnected/fully_connected.cpp:18) [835]  (10.5 ns)

 <State 263>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_23', fullyconnected/fully_connected.cpp:18) [835]  (10.5 ns)

 <State 264>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_23', fullyconnected/fully_connected.cpp:18) [835]  (10.5 ns)
	'fcmp' operation ('tmp_146', fullyconnected/fully_connected.cpp:20) [843]  (5.43 ns)

 <State 265>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_146', fullyconnected/fully_connected.cpp:20) [843]  (5.43 ns)
	'and' operation ('and_ln20_23', fullyconnected/fully_connected.cpp:20) [844]  (0 ns)
	'select' operation ('select_ln20_23', fullyconnected/fully_connected.cpp:20) [845]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_23', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [846]  (3.25 ns)

 <State 266>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_24', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_24', fullyconnected/fully_connected.cpp:15) [851]  (0 ns)
	'fadd' operation ('tmp_24', fullyconnected/fully_connected.cpp:18) [868]  (10.5 ns)

 <State 267>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_24', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [861]  (3.25 ns)
	'fmul' operation ('tmp_2_23', fullyconnected/fully_connected.cpp:15) [864]  (12.4 ns)

 <State 268>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_23', fullyconnected/fully_connected.cpp:15) [864]  (12.4 ns)

 <State 269>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_24', fullyconnected/fully_connected.cpp:15) [865]  (10.5 ns)

 <State 270>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_24', fullyconnected/fully_connected.cpp:15) [865]  (10.5 ns)

 <State 271>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_24', fullyconnected/fully_connected.cpp:15) [865]  (10.5 ns)

 <State 272>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_24', fullyconnected/fully_connected.cpp:15) [865]  (10.5 ns)

 <State 273>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_24', fullyconnected/fully_connected.cpp:18) [868]  (10.5 ns)

 <State 274>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_24', fullyconnected/fully_connected.cpp:18) [868]  (10.5 ns)

 <State 275>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_24', fullyconnected/fully_connected.cpp:18) [868]  (10.5 ns)
	'fcmp' operation ('tmp_148', fullyconnected/fully_connected.cpp:20) [876]  (5.43 ns)

 <State 276>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_148', fullyconnected/fully_connected.cpp:20) [876]  (5.43 ns)
	'and' operation ('and_ln20_24', fullyconnected/fully_connected.cpp:20) [877]  (0 ns)
	'select' operation ('select_ln20_24', fullyconnected/fully_connected.cpp:20) [878]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_24', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [879]  (3.25 ns)

 <State 277>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_25', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_25', fullyconnected/fully_connected.cpp:15) [884]  (0 ns)
	'fadd' operation ('tmp_25', fullyconnected/fully_connected.cpp:18) [901]  (10.5 ns)

 <State 278>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_25', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [894]  (3.25 ns)
	'fmul' operation ('tmp_2_24', fullyconnected/fully_connected.cpp:15) [897]  (12.4 ns)

 <State 279>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_24', fullyconnected/fully_connected.cpp:15) [897]  (12.4 ns)

 <State 280>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_25', fullyconnected/fully_connected.cpp:15) [898]  (10.5 ns)

 <State 281>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_25', fullyconnected/fully_connected.cpp:15) [898]  (10.5 ns)

 <State 282>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_25', fullyconnected/fully_connected.cpp:15) [898]  (10.5 ns)

 <State 283>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_25', fullyconnected/fully_connected.cpp:15) [898]  (10.5 ns)

 <State 284>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_25', fullyconnected/fully_connected.cpp:18) [901]  (10.5 ns)

 <State 285>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_25', fullyconnected/fully_connected.cpp:18) [901]  (10.5 ns)

 <State 286>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_25', fullyconnected/fully_connected.cpp:18) [901]  (10.5 ns)
	'fcmp' operation ('tmp_150', fullyconnected/fully_connected.cpp:20) [909]  (5.43 ns)

 <State 287>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_150', fullyconnected/fully_connected.cpp:20) [909]  (5.43 ns)
	'and' operation ('and_ln20_25', fullyconnected/fully_connected.cpp:20) [910]  (0 ns)
	'select' operation ('select_ln20_25', fullyconnected/fully_connected.cpp:20) [911]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_25', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [912]  (3.25 ns)

 <State 288>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_26', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_26', fullyconnected/fully_connected.cpp:15) [917]  (0 ns)
	'fadd' operation ('tmp_26', fullyconnected/fully_connected.cpp:18) [934]  (10.5 ns)

 <State 289>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_26', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [927]  (3.25 ns)
	'fmul' operation ('tmp_2_25', fullyconnected/fully_connected.cpp:15) [930]  (12.4 ns)

 <State 290>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_25', fullyconnected/fully_connected.cpp:15) [930]  (12.4 ns)

 <State 291>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_26', fullyconnected/fully_connected.cpp:15) [931]  (10.5 ns)

 <State 292>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_26', fullyconnected/fully_connected.cpp:15) [931]  (10.5 ns)

 <State 293>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_26', fullyconnected/fully_connected.cpp:15) [931]  (10.5 ns)

 <State 294>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_26', fullyconnected/fully_connected.cpp:15) [931]  (10.5 ns)

 <State 295>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_26', fullyconnected/fully_connected.cpp:18) [934]  (10.5 ns)

 <State 296>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_26', fullyconnected/fully_connected.cpp:18) [934]  (10.5 ns)

 <State 297>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_26', fullyconnected/fully_connected.cpp:18) [934]  (10.5 ns)
	'fcmp' operation ('tmp_152', fullyconnected/fully_connected.cpp:20) [942]  (5.43 ns)

 <State 298>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_152', fullyconnected/fully_connected.cpp:20) [942]  (5.43 ns)
	'and' operation ('and_ln20_26', fullyconnected/fully_connected.cpp:20) [943]  (0 ns)
	'select' operation ('select_ln20_26', fullyconnected/fully_connected.cpp:20) [944]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_26', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [945]  (3.25 ns)

 <State 299>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_27', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_27', fullyconnected/fully_connected.cpp:15) [950]  (0 ns)
	'fadd' operation ('tmp_27', fullyconnected/fully_connected.cpp:18) [967]  (10.5 ns)

 <State 300>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_27', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [960]  (3.25 ns)
	'fmul' operation ('tmp_2_26', fullyconnected/fully_connected.cpp:15) [963]  (12.4 ns)

 <State 301>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_26', fullyconnected/fully_connected.cpp:15) [963]  (12.4 ns)

 <State 302>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_27', fullyconnected/fully_connected.cpp:15) [964]  (10.5 ns)

 <State 303>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_27', fullyconnected/fully_connected.cpp:15) [964]  (10.5 ns)

 <State 304>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_27', fullyconnected/fully_connected.cpp:15) [964]  (10.5 ns)

 <State 305>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_27', fullyconnected/fully_connected.cpp:15) [964]  (10.5 ns)

 <State 306>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_27', fullyconnected/fully_connected.cpp:18) [967]  (10.5 ns)

 <State 307>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_27', fullyconnected/fully_connected.cpp:18) [967]  (10.5 ns)

 <State 308>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_27', fullyconnected/fully_connected.cpp:18) [967]  (10.5 ns)
	'fcmp' operation ('tmp_154', fullyconnected/fully_connected.cpp:20) [975]  (5.43 ns)

 <State 309>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_154', fullyconnected/fully_connected.cpp:20) [975]  (5.43 ns)
	'and' operation ('and_ln20_27', fullyconnected/fully_connected.cpp:20) [976]  (0 ns)
	'select' operation ('select_ln20_27', fullyconnected/fully_connected.cpp:20) [977]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_27', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [978]  (3.25 ns)

 <State 310>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_28', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_28', fullyconnected/fully_connected.cpp:15) [983]  (0 ns)
	'fadd' operation ('tmp_28', fullyconnected/fully_connected.cpp:18) [1000]  (10.5 ns)

 <State 311>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_28', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [993]  (3.25 ns)
	'fmul' operation ('tmp_2_27', fullyconnected/fully_connected.cpp:15) [996]  (12.4 ns)

 <State 312>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_27', fullyconnected/fully_connected.cpp:15) [996]  (12.4 ns)

 <State 313>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_28', fullyconnected/fully_connected.cpp:15) [997]  (10.5 ns)

 <State 314>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_28', fullyconnected/fully_connected.cpp:15) [997]  (10.5 ns)

 <State 315>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_28', fullyconnected/fully_connected.cpp:15) [997]  (10.5 ns)

 <State 316>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_28', fullyconnected/fully_connected.cpp:15) [997]  (10.5 ns)

 <State 317>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_28', fullyconnected/fully_connected.cpp:18) [1000]  (10.5 ns)

 <State 318>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_28', fullyconnected/fully_connected.cpp:18) [1000]  (10.5 ns)

 <State 319>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_28', fullyconnected/fully_connected.cpp:18) [1000]  (10.5 ns)
	'fcmp' operation ('tmp_156', fullyconnected/fully_connected.cpp:20) [1008]  (5.43 ns)

 <State 320>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_156', fullyconnected/fully_connected.cpp:20) [1008]  (5.43 ns)
	'and' operation ('and_ln20_28', fullyconnected/fully_connected.cpp:20) [1009]  (0 ns)
	'select' operation ('select_ln20_28', fullyconnected/fully_connected.cpp:20) [1010]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_28', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1011]  (3.25 ns)

 <State 321>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_29', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_29', fullyconnected/fully_connected.cpp:15) [1016]  (0 ns)
	'fadd' operation ('tmp_29', fullyconnected/fully_connected.cpp:18) [1033]  (10.5 ns)

 <State 322>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_29', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1026]  (3.25 ns)
	'fmul' operation ('tmp_2_28', fullyconnected/fully_connected.cpp:15) [1029]  (12.4 ns)

 <State 323>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_28', fullyconnected/fully_connected.cpp:15) [1029]  (12.4 ns)

 <State 324>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_29', fullyconnected/fully_connected.cpp:15) [1030]  (10.5 ns)

 <State 325>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_29', fullyconnected/fully_connected.cpp:15) [1030]  (10.5 ns)

 <State 326>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_29', fullyconnected/fully_connected.cpp:15) [1030]  (10.5 ns)

 <State 327>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_29', fullyconnected/fully_connected.cpp:15) [1030]  (10.5 ns)

 <State 328>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_29', fullyconnected/fully_connected.cpp:18) [1033]  (10.5 ns)

 <State 329>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_29', fullyconnected/fully_connected.cpp:18) [1033]  (10.5 ns)

 <State 330>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_29', fullyconnected/fully_connected.cpp:18) [1033]  (10.5 ns)
	'fcmp' operation ('tmp_158', fullyconnected/fully_connected.cpp:20) [1041]  (5.43 ns)

 <State 331>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_158', fullyconnected/fully_connected.cpp:20) [1041]  (5.43 ns)
	'and' operation ('and_ln20_29', fullyconnected/fully_connected.cpp:20) [1042]  (0 ns)
	'select' operation ('select_ln20_29', fullyconnected/fully_connected.cpp:20) [1043]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_29', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1044]  (3.25 ns)

 <State 332>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_30', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_30', fullyconnected/fully_connected.cpp:15) [1049]  (0 ns)
	'fadd' operation ('tmp_30', fullyconnected/fully_connected.cpp:18) [1066]  (10.5 ns)

 <State 333>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_30', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1059]  (3.25 ns)
	'fmul' operation ('tmp_2_29', fullyconnected/fully_connected.cpp:15) [1062]  (12.4 ns)

 <State 334>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_29', fullyconnected/fully_connected.cpp:15) [1062]  (12.4 ns)

 <State 335>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_30', fullyconnected/fully_connected.cpp:15) [1063]  (10.5 ns)

 <State 336>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_30', fullyconnected/fully_connected.cpp:15) [1063]  (10.5 ns)

 <State 337>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_30', fullyconnected/fully_connected.cpp:15) [1063]  (10.5 ns)

 <State 338>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_30', fullyconnected/fully_connected.cpp:15) [1063]  (10.5 ns)

 <State 339>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_30', fullyconnected/fully_connected.cpp:18) [1066]  (10.5 ns)

 <State 340>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_30', fullyconnected/fully_connected.cpp:18) [1066]  (10.5 ns)

 <State 341>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_30', fullyconnected/fully_connected.cpp:18) [1066]  (10.5 ns)
	'fcmp' operation ('tmp_160', fullyconnected/fully_connected.cpp:20) [1074]  (5.43 ns)

 <State 342>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_160', fullyconnected/fully_connected.cpp:20) [1074]  (5.43 ns)
	'and' operation ('and_ln20_30', fullyconnected/fully_connected.cpp:20) [1075]  (0 ns)
	'select' operation ('select_ln20_30', fullyconnected/fully_connected.cpp:20) [1076]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_30', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1077]  (3.25 ns)

 <State 343>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_31', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_31', fullyconnected/fully_connected.cpp:15) [1082]  (0 ns)
	'fadd' operation ('tmp_31', fullyconnected/fully_connected.cpp:18) [1099]  (10.5 ns)

 <State 344>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_31', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1092]  (3.25 ns)
	'fmul' operation ('tmp_2_30', fullyconnected/fully_connected.cpp:15) [1095]  (12.4 ns)

 <State 345>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_30', fullyconnected/fully_connected.cpp:15) [1095]  (12.4 ns)

 <State 346>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_31', fullyconnected/fully_connected.cpp:15) [1096]  (10.5 ns)

 <State 347>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_31', fullyconnected/fully_connected.cpp:15) [1096]  (10.5 ns)

 <State 348>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_31', fullyconnected/fully_connected.cpp:15) [1096]  (10.5 ns)

 <State 349>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_31', fullyconnected/fully_connected.cpp:15) [1096]  (10.5 ns)

 <State 350>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_31', fullyconnected/fully_connected.cpp:18) [1099]  (10.5 ns)

 <State 351>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_31', fullyconnected/fully_connected.cpp:18) [1099]  (10.5 ns)

 <State 352>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_31', fullyconnected/fully_connected.cpp:18) [1099]  (10.5 ns)
	'fcmp' operation ('tmp_162', fullyconnected/fully_connected.cpp:20) [1107]  (5.43 ns)

 <State 353>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_162', fullyconnected/fully_connected.cpp:20) [1107]  (5.43 ns)
	'and' operation ('and_ln20_31', fullyconnected/fully_connected.cpp:20) [1108]  (0 ns)
	'select' operation ('select_ln20_31', fullyconnected/fully_connected.cpp:20) [1109]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_31', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1110]  (3.25 ns)

 <State 354>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_32', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_32', fullyconnected/fully_connected.cpp:15) [1115]  (0 ns)
	'fadd' operation ('tmp_32', fullyconnected/fully_connected.cpp:18) [1132]  (10.5 ns)

 <State 355>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_32', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1125]  (3.25 ns)
	'fmul' operation ('tmp_2_31', fullyconnected/fully_connected.cpp:15) [1128]  (12.4 ns)

 <State 356>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_31', fullyconnected/fully_connected.cpp:15) [1128]  (12.4 ns)

 <State 357>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_32', fullyconnected/fully_connected.cpp:15) [1129]  (10.5 ns)

 <State 358>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_32', fullyconnected/fully_connected.cpp:15) [1129]  (10.5 ns)

 <State 359>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_32', fullyconnected/fully_connected.cpp:15) [1129]  (10.5 ns)

 <State 360>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_32', fullyconnected/fully_connected.cpp:15) [1129]  (10.5 ns)

 <State 361>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', fullyconnected/fully_connected.cpp:18) [1132]  (10.5 ns)

 <State 362>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', fullyconnected/fully_connected.cpp:18) [1132]  (10.5 ns)

 <State 363>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', fullyconnected/fully_connected.cpp:18) [1132]  (10.5 ns)
	'fcmp' operation ('tmp_164', fullyconnected/fully_connected.cpp:20) [1140]  (5.43 ns)

 <State 364>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_164', fullyconnected/fully_connected.cpp:20) [1140]  (5.43 ns)
	'and' operation ('and_ln20_32', fullyconnected/fully_connected.cpp:20) [1141]  (0 ns)
	'select' operation ('select_ln20_32', fullyconnected/fully_connected.cpp:20) [1142]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_32', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1143]  (3.25 ns)

 <State 365>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_33', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_33', fullyconnected/fully_connected.cpp:15) [1148]  (0 ns)
	'fadd' operation ('tmp_33', fullyconnected/fully_connected.cpp:18) [1165]  (10.5 ns)

 <State 366>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_33', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1158]  (3.25 ns)
	'fmul' operation ('tmp_2_32', fullyconnected/fully_connected.cpp:15) [1161]  (12.4 ns)

 <State 367>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_32', fullyconnected/fully_connected.cpp:15) [1161]  (12.4 ns)

 <State 368>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_33', fullyconnected/fully_connected.cpp:15) [1162]  (10.5 ns)

 <State 369>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_33', fullyconnected/fully_connected.cpp:15) [1162]  (10.5 ns)

 <State 370>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_33', fullyconnected/fully_connected.cpp:15) [1162]  (10.5 ns)

 <State 371>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_33', fullyconnected/fully_connected.cpp:15) [1162]  (10.5 ns)

 <State 372>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_33', fullyconnected/fully_connected.cpp:18) [1165]  (10.5 ns)

 <State 373>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_33', fullyconnected/fully_connected.cpp:18) [1165]  (10.5 ns)

 <State 374>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_33', fullyconnected/fully_connected.cpp:18) [1165]  (10.5 ns)
	'fcmp' operation ('tmp_166', fullyconnected/fully_connected.cpp:20) [1173]  (5.43 ns)

 <State 375>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_166', fullyconnected/fully_connected.cpp:20) [1173]  (5.43 ns)
	'and' operation ('and_ln20_33', fullyconnected/fully_connected.cpp:20) [1174]  (0 ns)
	'select' operation ('select_ln20_33', fullyconnected/fully_connected.cpp:20) [1175]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_33', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1176]  (3.25 ns)

 <State 376>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_34', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_34', fullyconnected/fully_connected.cpp:15) [1181]  (0 ns)
	'fadd' operation ('tmp_34', fullyconnected/fully_connected.cpp:18) [1198]  (10.5 ns)

 <State 377>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_34', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1191]  (3.25 ns)
	'fmul' operation ('tmp_2_33', fullyconnected/fully_connected.cpp:15) [1194]  (12.4 ns)

 <State 378>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_33', fullyconnected/fully_connected.cpp:15) [1194]  (12.4 ns)

 <State 379>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_34', fullyconnected/fully_connected.cpp:15) [1195]  (10.5 ns)

 <State 380>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_34', fullyconnected/fully_connected.cpp:15) [1195]  (10.5 ns)

 <State 381>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_34', fullyconnected/fully_connected.cpp:15) [1195]  (10.5 ns)

 <State 382>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_34', fullyconnected/fully_connected.cpp:15) [1195]  (10.5 ns)

 <State 383>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', fullyconnected/fully_connected.cpp:18) [1198]  (10.5 ns)

 <State 384>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', fullyconnected/fully_connected.cpp:18) [1198]  (10.5 ns)

 <State 385>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_34', fullyconnected/fully_connected.cpp:18) [1198]  (10.5 ns)
	'fcmp' operation ('tmp_168', fullyconnected/fully_connected.cpp:20) [1206]  (5.43 ns)

 <State 386>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_168', fullyconnected/fully_connected.cpp:20) [1206]  (5.43 ns)
	'and' operation ('and_ln20_34', fullyconnected/fully_connected.cpp:20) [1207]  (0 ns)
	'select' operation ('select_ln20_34', fullyconnected/fully_connected.cpp:20) [1208]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_34', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1209]  (3.25 ns)

 <State 387>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_35', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_35', fullyconnected/fully_connected.cpp:15) [1214]  (0 ns)
	'fadd' operation ('tmp_35', fullyconnected/fully_connected.cpp:18) [1231]  (10.5 ns)

 <State 388>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_35', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1224]  (3.25 ns)
	'fmul' operation ('tmp_2_34', fullyconnected/fully_connected.cpp:15) [1227]  (12.4 ns)

 <State 389>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_34', fullyconnected/fully_connected.cpp:15) [1227]  (12.4 ns)

 <State 390>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_35', fullyconnected/fully_connected.cpp:15) [1228]  (10.5 ns)

 <State 391>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_35', fullyconnected/fully_connected.cpp:15) [1228]  (10.5 ns)

 <State 392>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_35', fullyconnected/fully_connected.cpp:15) [1228]  (10.5 ns)

 <State 393>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_35', fullyconnected/fully_connected.cpp:15) [1228]  (10.5 ns)

 <State 394>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_35', fullyconnected/fully_connected.cpp:18) [1231]  (10.5 ns)

 <State 395>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_35', fullyconnected/fully_connected.cpp:18) [1231]  (10.5 ns)

 <State 396>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_35', fullyconnected/fully_connected.cpp:18) [1231]  (10.5 ns)
	'fcmp' operation ('tmp_170', fullyconnected/fully_connected.cpp:20) [1239]  (5.43 ns)

 <State 397>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_170', fullyconnected/fully_connected.cpp:20) [1239]  (5.43 ns)
	'and' operation ('and_ln20_35', fullyconnected/fully_connected.cpp:20) [1240]  (0 ns)
	'select' operation ('select_ln20_35', fullyconnected/fully_connected.cpp:20) [1241]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_35', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1242]  (3.25 ns)

 <State 398>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_36', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_36', fullyconnected/fully_connected.cpp:15) [1247]  (0 ns)
	'fadd' operation ('tmp_36', fullyconnected/fully_connected.cpp:18) [1264]  (10.5 ns)

 <State 399>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_36', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1257]  (3.25 ns)
	'fmul' operation ('tmp_2_35', fullyconnected/fully_connected.cpp:15) [1260]  (12.4 ns)

 <State 400>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_35', fullyconnected/fully_connected.cpp:15) [1260]  (12.4 ns)

 <State 401>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_36', fullyconnected/fully_connected.cpp:15) [1261]  (10.5 ns)

 <State 402>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_36', fullyconnected/fully_connected.cpp:15) [1261]  (10.5 ns)

 <State 403>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_36', fullyconnected/fully_connected.cpp:15) [1261]  (10.5 ns)

 <State 404>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_36', fullyconnected/fully_connected.cpp:15) [1261]  (10.5 ns)

 <State 405>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_36', fullyconnected/fully_connected.cpp:18) [1264]  (10.5 ns)

 <State 406>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_36', fullyconnected/fully_connected.cpp:18) [1264]  (10.5 ns)

 <State 407>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_36', fullyconnected/fully_connected.cpp:18) [1264]  (10.5 ns)
	'fcmp' operation ('tmp_172', fullyconnected/fully_connected.cpp:20) [1272]  (5.43 ns)

 <State 408>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_172', fullyconnected/fully_connected.cpp:20) [1272]  (5.43 ns)
	'and' operation ('and_ln20_36', fullyconnected/fully_connected.cpp:20) [1273]  (0 ns)
	'select' operation ('select_ln20_36', fullyconnected/fully_connected.cpp:20) [1274]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_36', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1275]  (3.25 ns)

 <State 409>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_37', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_37', fullyconnected/fully_connected.cpp:15) [1280]  (0 ns)
	'fadd' operation ('tmp_37', fullyconnected/fully_connected.cpp:18) [1297]  (10.5 ns)

 <State 410>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_37', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1290]  (3.25 ns)
	'fmul' operation ('tmp_2_36', fullyconnected/fully_connected.cpp:15) [1293]  (12.4 ns)

 <State 411>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_36', fullyconnected/fully_connected.cpp:15) [1293]  (12.4 ns)

 <State 412>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_37', fullyconnected/fully_connected.cpp:15) [1294]  (10.5 ns)

 <State 413>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_37', fullyconnected/fully_connected.cpp:15) [1294]  (10.5 ns)

 <State 414>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_37', fullyconnected/fully_connected.cpp:15) [1294]  (10.5 ns)

 <State 415>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_37', fullyconnected/fully_connected.cpp:15) [1294]  (10.5 ns)

 <State 416>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', fullyconnected/fully_connected.cpp:18) [1297]  (10.5 ns)

 <State 417>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', fullyconnected/fully_connected.cpp:18) [1297]  (10.5 ns)

 <State 418>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', fullyconnected/fully_connected.cpp:18) [1297]  (10.5 ns)
	'fcmp' operation ('tmp_174', fullyconnected/fully_connected.cpp:20) [1305]  (5.43 ns)

 <State 419>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_174', fullyconnected/fully_connected.cpp:20) [1305]  (5.43 ns)
	'and' operation ('and_ln20_37', fullyconnected/fully_connected.cpp:20) [1306]  (0 ns)
	'select' operation ('select_ln20_37', fullyconnected/fully_connected.cpp:20) [1307]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_37', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1308]  (3.25 ns)

 <State 420>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_38', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_38', fullyconnected/fully_connected.cpp:15) [1313]  (0 ns)
	'fadd' operation ('tmp_38', fullyconnected/fully_connected.cpp:18) [1330]  (10.5 ns)

 <State 421>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_38', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1323]  (3.25 ns)
	'fmul' operation ('tmp_2_37', fullyconnected/fully_connected.cpp:15) [1326]  (12.4 ns)

 <State 422>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_37', fullyconnected/fully_connected.cpp:15) [1326]  (12.4 ns)

 <State 423>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_38', fullyconnected/fully_connected.cpp:15) [1327]  (10.5 ns)

 <State 424>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_38', fullyconnected/fully_connected.cpp:15) [1327]  (10.5 ns)

 <State 425>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_38', fullyconnected/fully_connected.cpp:15) [1327]  (10.5 ns)

 <State 426>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_38', fullyconnected/fully_connected.cpp:15) [1327]  (10.5 ns)

 <State 427>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', fullyconnected/fully_connected.cpp:18) [1330]  (10.5 ns)

 <State 428>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', fullyconnected/fully_connected.cpp:18) [1330]  (10.5 ns)

 <State 429>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', fullyconnected/fully_connected.cpp:18) [1330]  (10.5 ns)
	'fcmp' operation ('tmp_176', fullyconnected/fully_connected.cpp:20) [1338]  (5.43 ns)

 <State 430>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_176', fullyconnected/fully_connected.cpp:20) [1338]  (5.43 ns)
	'and' operation ('and_ln20_38', fullyconnected/fully_connected.cpp:20) [1339]  (0 ns)
	'select' operation ('select_ln20_38', fullyconnected/fully_connected.cpp:20) [1340]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_38', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1341]  (3.25 ns)

 <State 431>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_39', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_39', fullyconnected/fully_connected.cpp:15) [1346]  (0 ns)
	'fadd' operation ('tmp_39', fullyconnected/fully_connected.cpp:18) [1363]  (10.5 ns)

 <State 432>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_39', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1356]  (3.25 ns)
	'fmul' operation ('tmp_2_38', fullyconnected/fully_connected.cpp:15) [1359]  (12.4 ns)

 <State 433>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_38', fullyconnected/fully_connected.cpp:15) [1359]  (12.4 ns)

 <State 434>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_39', fullyconnected/fully_connected.cpp:15) [1360]  (10.5 ns)

 <State 435>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_39', fullyconnected/fully_connected.cpp:15) [1360]  (10.5 ns)

 <State 436>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_39', fullyconnected/fully_connected.cpp:15) [1360]  (10.5 ns)

 <State 437>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_39', fullyconnected/fully_connected.cpp:15) [1360]  (10.5 ns)

 <State 438>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_39', fullyconnected/fully_connected.cpp:18) [1363]  (10.5 ns)

 <State 439>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_39', fullyconnected/fully_connected.cpp:18) [1363]  (10.5 ns)

 <State 440>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_39', fullyconnected/fully_connected.cpp:18) [1363]  (10.5 ns)
	'fcmp' operation ('tmp_178', fullyconnected/fully_connected.cpp:20) [1371]  (5.43 ns)

 <State 441>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_178', fullyconnected/fully_connected.cpp:20) [1371]  (5.43 ns)
	'and' operation ('and_ln20_39', fullyconnected/fully_connected.cpp:20) [1372]  (0 ns)
	'select' operation ('select_ln20_39', fullyconnected/fully_connected.cpp:20) [1373]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_39', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1374]  (3.25 ns)

 <State 442>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_40', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_40', fullyconnected/fully_connected.cpp:15) [1379]  (0 ns)
	'fadd' operation ('tmp_40', fullyconnected/fully_connected.cpp:18) [1396]  (10.5 ns)

 <State 443>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_40', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1389]  (3.25 ns)
	'fmul' operation ('tmp_2_39', fullyconnected/fully_connected.cpp:15) [1392]  (12.4 ns)

 <State 444>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_39', fullyconnected/fully_connected.cpp:15) [1392]  (12.4 ns)

 <State 445>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_40', fullyconnected/fully_connected.cpp:15) [1393]  (10.5 ns)

 <State 446>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_40', fullyconnected/fully_connected.cpp:15) [1393]  (10.5 ns)

 <State 447>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_40', fullyconnected/fully_connected.cpp:15) [1393]  (10.5 ns)

 <State 448>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_40', fullyconnected/fully_connected.cpp:15) [1393]  (10.5 ns)

 <State 449>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_40', fullyconnected/fully_connected.cpp:18) [1396]  (10.5 ns)

 <State 450>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_40', fullyconnected/fully_connected.cpp:18) [1396]  (10.5 ns)

 <State 451>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_40', fullyconnected/fully_connected.cpp:18) [1396]  (10.5 ns)
	'fcmp' operation ('tmp_180', fullyconnected/fully_connected.cpp:20) [1404]  (5.43 ns)

 <State 452>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_180', fullyconnected/fully_connected.cpp:20) [1404]  (5.43 ns)
	'and' operation ('and_ln20_40', fullyconnected/fully_connected.cpp:20) [1405]  (0 ns)
	'select' operation ('select_ln20_40', fullyconnected/fully_connected.cpp:20) [1406]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_40', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1407]  (3.25 ns)

 <State 453>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_41', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_41', fullyconnected/fully_connected.cpp:15) [1412]  (0 ns)
	'fadd' operation ('tmp_41', fullyconnected/fully_connected.cpp:18) [1429]  (10.5 ns)

 <State 454>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_41', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1422]  (3.25 ns)
	'fmul' operation ('tmp_2_40', fullyconnected/fully_connected.cpp:15) [1425]  (12.4 ns)

 <State 455>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_40', fullyconnected/fully_connected.cpp:15) [1425]  (12.4 ns)

 <State 456>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_41', fullyconnected/fully_connected.cpp:15) [1426]  (10.5 ns)

 <State 457>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_41', fullyconnected/fully_connected.cpp:15) [1426]  (10.5 ns)

 <State 458>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_41', fullyconnected/fully_connected.cpp:15) [1426]  (10.5 ns)

 <State 459>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_41', fullyconnected/fully_connected.cpp:15) [1426]  (10.5 ns)

 <State 460>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_41', fullyconnected/fully_connected.cpp:18) [1429]  (10.5 ns)

 <State 461>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_41', fullyconnected/fully_connected.cpp:18) [1429]  (10.5 ns)

 <State 462>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_41', fullyconnected/fully_connected.cpp:18) [1429]  (10.5 ns)
	'fcmp' operation ('tmp_182', fullyconnected/fully_connected.cpp:20) [1437]  (5.43 ns)

 <State 463>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_182', fullyconnected/fully_connected.cpp:20) [1437]  (5.43 ns)
	'and' operation ('and_ln20_41', fullyconnected/fully_connected.cpp:20) [1438]  (0 ns)
	'select' operation ('select_ln20_41', fullyconnected/fully_connected.cpp:20) [1439]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_41', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1440]  (3.25 ns)

 <State 464>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_42', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_42', fullyconnected/fully_connected.cpp:15) [1445]  (0 ns)
	'fadd' operation ('tmp_42', fullyconnected/fully_connected.cpp:18) [1462]  (10.5 ns)

 <State 465>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_42', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1455]  (3.25 ns)
	'fmul' operation ('tmp_2_41', fullyconnected/fully_connected.cpp:15) [1458]  (12.4 ns)

 <State 466>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_41', fullyconnected/fully_connected.cpp:15) [1458]  (12.4 ns)

 <State 467>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_42', fullyconnected/fully_connected.cpp:15) [1459]  (10.5 ns)

 <State 468>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_42', fullyconnected/fully_connected.cpp:15) [1459]  (10.5 ns)

 <State 469>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_42', fullyconnected/fully_connected.cpp:15) [1459]  (10.5 ns)

 <State 470>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_42', fullyconnected/fully_connected.cpp:15) [1459]  (10.5 ns)

 <State 471>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_42', fullyconnected/fully_connected.cpp:18) [1462]  (10.5 ns)

 <State 472>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_42', fullyconnected/fully_connected.cpp:18) [1462]  (10.5 ns)

 <State 473>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_42', fullyconnected/fully_connected.cpp:18) [1462]  (10.5 ns)
	'fcmp' operation ('tmp_184', fullyconnected/fully_connected.cpp:20) [1470]  (5.43 ns)

 <State 474>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_184', fullyconnected/fully_connected.cpp:20) [1470]  (5.43 ns)
	'and' operation ('and_ln20_42', fullyconnected/fully_connected.cpp:20) [1471]  (0 ns)
	'select' operation ('select_ln20_42', fullyconnected/fully_connected.cpp:20) [1472]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_42', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1473]  (3.25 ns)

 <State 475>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_43', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_43', fullyconnected/fully_connected.cpp:15) [1478]  (0 ns)
	'fadd' operation ('tmp_43', fullyconnected/fully_connected.cpp:18) [1495]  (10.5 ns)

 <State 476>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_43', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1488]  (3.25 ns)
	'fmul' operation ('tmp_2_42', fullyconnected/fully_connected.cpp:15) [1491]  (12.4 ns)

 <State 477>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_42', fullyconnected/fully_connected.cpp:15) [1491]  (12.4 ns)

 <State 478>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_43', fullyconnected/fully_connected.cpp:15) [1492]  (10.5 ns)

 <State 479>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_43', fullyconnected/fully_connected.cpp:15) [1492]  (10.5 ns)

 <State 480>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_43', fullyconnected/fully_connected.cpp:15) [1492]  (10.5 ns)

 <State 481>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_43', fullyconnected/fully_connected.cpp:15) [1492]  (10.5 ns)

 <State 482>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_43', fullyconnected/fully_connected.cpp:18) [1495]  (10.5 ns)

 <State 483>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_43', fullyconnected/fully_connected.cpp:18) [1495]  (10.5 ns)

 <State 484>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_43', fullyconnected/fully_connected.cpp:18) [1495]  (10.5 ns)
	'fcmp' operation ('tmp_186', fullyconnected/fully_connected.cpp:20) [1503]  (5.43 ns)

 <State 485>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_186', fullyconnected/fully_connected.cpp:20) [1503]  (5.43 ns)
	'and' operation ('and_ln20_43', fullyconnected/fully_connected.cpp:20) [1504]  (0 ns)
	'select' operation ('select_ln20_43', fullyconnected/fully_connected.cpp:20) [1505]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_43', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1506]  (3.25 ns)

 <State 486>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_44', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_44', fullyconnected/fully_connected.cpp:15) [1511]  (0 ns)
	'fadd' operation ('tmp_44', fullyconnected/fully_connected.cpp:18) [1528]  (10.5 ns)

 <State 487>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_44', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1521]  (3.25 ns)
	'fmul' operation ('tmp_2_43', fullyconnected/fully_connected.cpp:15) [1524]  (12.4 ns)

 <State 488>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_43', fullyconnected/fully_connected.cpp:15) [1524]  (12.4 ns)

 <State 489>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_44', fullyconnected/fully_connected.cpp:15) [1525]  (10.5 ns)

 <State 490>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_44', fullyconnected/fully_connected.cpp:15) [1525]  (10.5 ns)

 <State 491>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_44', fullyconnected/fully_connected.cpp:15) [1525]  (10.5 ns)

 <State 492>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_44', fullyconnected/fully_connected.cpp:15) [1525]  (10.5 ns)

 <State 493>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_44', fullyconnected/fully_connected.cpp:18) [1528]  (10.5 ns)

 <State 494>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_44', fullyconnected/fully_connected.cpp:18) [1528]  (10.5 ns)

 <State 495>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_44', fullyconnected/fully_connected.cpp:18) [1528]  (10.5 ns)
	'fcmp' operation ('tmp_188', fullyconnected/fully_connected.cpp:20) [1536]  (5.43 ns)

 <State 496>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_188', fullyconnected/fully_connected.cpp:20) [1536]  (5.43 ns)
	'and' operation ('and_ln20_44', fullyconnected/fully_connected.cpp:20) [1537]  (0 ns)
	'select' operation ('select_ln20_44', fullyconnected/fully_connected.cpp:20) [1538]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_44', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1539]  (3.25 ns)

 <State 497>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_45', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_45', fullyconnected/fully_connected.cpp:15) [1544]  (0 ns)
	'fadd' operation ('tmp_45', fullyconnected/fully_connected.cpp:18) [1561]  (10.5 ns)

 <State 498>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_45', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1554]  (3.25 ns)
	'fmul' operation ('tmp_2_44', fullyconnected/fully_connected.cpp:15) [1557]  (12.4 ns)

 <State 499>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_44', fullyconnected/fully_connected.cpp:15) [1557]  (12.4 ns)

 <State 500>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_45', fullyconnected/fully_connected.cpp:15) [1558]  (10.5 ns)

 <State 501>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_45', fullyconnected/fully_connected.cpp:15) [1558]  (10.5 ns)

 <State 502>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_45', fullyconnected/fully_connected.cpp:15) [1558]  (10.5 ns)

 <State 503>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_45', fullyconnected/fully_connected.cpp:15) [1558]  (10.5 ns)

 <State 504>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', fullyconnected/fully_connected.cpp:18) [1561]  (10.5 ns)

 <State 505>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', fullyconnected/fully_connected.cpp:18) [1561]  (10.5 ns)

 <State 506>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', fullyconnected/fully_connected.cpp:18) [1561]  (10.5 ns)
	'fcmp' operation ('tmp_190', fullyconnected/fully_connected.cpp:20) [1569]  (5.43 ns)

 <State 507>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_190', fullyconnected/fully_connected.cpp:20) [1569]  (5.43 ns)
	'and' operation ('and_ln20_45', fullyconnected/fully_connected.cpp:20) [1570]  (0 ns)
	'select' operation ('select_ln20_45', fullyconnected/fully_connected.cpp:20) [1571]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_45', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1572]  (3.25 ns)

 <State 508>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_46', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_46', fullyconnected/fully_connected.cpp:15) [1577]  (0 ns)
	'fadd' operation ('tmp_46', fullyconnected/fully_connected.cpp:18) [1594]  (10.5 ns)

 <State 509>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_46', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1587]  (3.25 ns)
	'fmul' operation ('tmp_2_45', fullyconnected/fully_connected.cpp:15) [1590]  (12.4 ns)

 <State 510>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_45', fullyconnected/fully_connected.cpp:15) [1590]  (12.4 ns)

 <State 511>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_46', fullyconnected/fully_connected.cpp:15) [1591]  (10.5 ns)

 <State 512>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_46', fullyconnected/fully_connected.cpp:15) [1591]  (10.5 ns)

 <State 513>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_46', fullyconnected/fully_connected.cpp:15) [1591]  (10.5 ns)

 <State 514>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_46', fullyconnected/fully_connected.cpp:15) [1591]  (10.5 ns)

 <State 515>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_46', fullyconnected/fully_connected.cpp:18) [1594]  (10.5 ns)

 <State 516>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_46', fullyconnected/fully_connected.cpp:18) [1594]  (10.5 ns)

 <State 517>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_46', fullyconnected/fully_connected.cpp:18) [1594]  (10.5 ns)
	'fcmp' operation ('tmp_192', fullyconnected/fully_connected.cpp:20) [1602]  (5.43 ns)

 <State 518>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_192', fullyconnected/fully_connected.cpp:20) [1602]  (5.43 ns)
	'and' operation ('and_ln20_46', fullyconnected/fully_connected.cpp:20) [1603]  (0 ns)
	'select' operation ('select_ln20_46', fullyconnected/fully_connected.cpp:20) [1604]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_46', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1605]  (3.25 ns)

 <State 519>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_47', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_47', fullyconnected/fully_connected.cpp:15) [1610]  (0 ns)
	'fadd' operation ('tmp_47', fullyconnected/fully_connected.cpp:18) [1627]  (10.5 ns)

 <State 520>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_47', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1620]  (3.25 ns)
	'fmul' operation ('tmp_2_46', fullyconnected/fully_connected.cpp:15) [1623]  (12.4 ns)

 <State 521>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_46', fullyconnected/fully_connected.cpp:15) [1623]  (12.4 ns)

 <State 522>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_47', fullyconnected/fully_connected.cpp:15) [1624]  (10.5 ns)

 <State 523>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_47', fullyconnected/fully_connected.cpp:15) [1624]  (10.5 ns)

 <State 524>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_47', fullyconnected/fully_connected.cpp:15) [1624]  (10.5 ns)

 <State 525>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_47', fullyconnected/fully_connected.cpp:15) [1624]  (10.5 ns)

 <State 526>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_47', fullyconnected/fully_connected.cpp:18) [1627]  (10.5 ns)

 <State 527>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_47', fullyconnected/fully_connected.cpp:18) [1627]  (10.5 ns)

 <State 528>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_47', fullyconnected/fully_connected.cpp:18) [1627]  (10.5 ns)
	'fcmp' operation ('tmp_194', fullyconnected/fully_connected.cpp:20) [1635]  (5.43 ns)

 <State 529>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_194', fullyconnected/fully_connected.cpp:20) [1635]  (5.43 ns)
	'and' operation ('and_ln20_47', fullyconnected/fully_connected.cpp:20) [1636]  (0 ns)
	'select' operation ('select_ln20_47', fullyconnected/fully_connected.cpp:20) [1637]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_47', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1638]  (3.25 ns)

 <State 530>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_48', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_48', fullyconnected/fully_connected.cpp:15) [1643]  (0 ns)
	'fadd' operation ('tmp_48', fullyconnected/fully_connected.cpp:18) [1660]  (10.5 ns)

 <State 531>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_48', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1653]  (3.25 ns)
	'fmul' operation ('tmp_2_47', fullyconnected/fully_connected.cpp:15) [1656]  (12.4 ns)

 <State 532>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_47', fullyconnected/fully_connected.cpp:15) [1656]  (12.4 ns)

 <State 533>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_48', fullyconnected/fully_connected.cpp:15) [1657]  (10.5 ns)

 <State 534>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_48', fullyconnected/fully_connected.cpp:15) [1657]  (10.5 ns)

 <State 535>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_48', fullyconnected/fully_connected.cpp:15) [1657]  (10.5 ns)

 <State 536>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_48', fullyconnected/fully_connected.cpp:15) [1657]  (10.5 ns)

 <State 537>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_48', fullyconnected/fully_connected.cpp:18) [1660]  (10.5 ns)

 <State 538>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_48', fullyconnected/fully_connected.cpp:18) [1660]  (10.5 ns)

 <State 539>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_48', fullyconnected/fully_connected.cpp:18) [1660]  (10.5 ns)
	'fcmp' operation ('tmp_196', fullyconnected/fully_connected.cpp:20) [1668]  (5.43 ns)

 <State 540>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_196', fullyconnected/fully_connected.cpp:20) [1668]  (5.43 ns)
	'and' operation ('and_ln20_48', fullyconnected/fully_connected.cpp:20) [1669]  (0 ns)
	'select' operation ('select_ln20_48', fullyconnected/fully_connected.cpp:20) [1670]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_48', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1671]  (3.25 ns)

 <State 541>: 10.5ns
The critical path consists of the following:
	'phi' operation ('sum_0_49', fullyconnected/fully_connected.cpp:15) with incoming values : ('sum_49', fullyconnected/fully_connected.cpp:15) [1676]  (0 ns)
	'fadd' operation ('tmp_49', fullyconnected/fully_connected.cpp:18) [1693]  (10.5 ns)

 <State 542>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_49', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1686]  (3.25 ns)
	'fmul' operation ('tmp_2_48', fullyconnected/fully_connected.cpp:15) [1689]  (12.4 ns)

 <State 543>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_48', fullyconnected/fully_connected.cpp:15) [1689]  (12.4 ns)

 <State 544>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_49', fullyconnected/fully_connected.cpp:15) [1690]  (10.5 ns)

 <State 545>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_49', fullyconnected/fully_connected.cpp:15) [1690]  (10.5 ns)

 <State 546>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_49', fullyconnected/fully_connected.cpp:15) [1690]  (10.5 ns)

 <State 547>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_49', fullyconnected/fully_connected.cpp:15) [1690]  (10.5 ns)

 <State 548>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_49', fullyconnected/fully_connected.cpp:18) [1693]  (10.5 ns)

 <State 549>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_49', fullyconnected/fully_connected.cpp:18) [1693]  (10.5 ns)

 <State 550>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_49', fullyconnected/fully_connected.cpp:18) [1693]  (10.5 ns)
	'fcmp' operation ('tmp_198', fullyconnected/fully_connected.cpp:20) [1701]  (5.43 ns)

 <State 551>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_198', fullyconnected/fully_connected.cpp:20) [1701]  (5.43 ns)
	'and' operation ('and_ln20_49', fullyconnected/fully_connected.cpp:20) [1702]  (0 ns)
	'select' operation ('select_ln20_49', fullyconnected/fully_connected.cpp:20) [1703]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20_49', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [1704]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
