IITB_RISC_PC_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_PC_0_0/sim/IITB_RISC_PC_0_0.v,
IITB_RISC_Instruction_Memory_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Instruction_Memory_0_0/sim/IITB_RISC_Instruction_Memory_0_0.v,
IITB_RISC_IF_ID_PR_0_1.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_IF_ID_PR_0_1/sim/IITB_RISC_IF_ID_PR_0_1.v,
IITB_RISC_Instruction_Decoder_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Instruction_Decoder_0_0/sim/IITB_RISC_Instruction_Decoder_0_0.v,
IITB_RISC_Sign_Extension_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Sign_Extension_0_0/sim/IITB_RISC_Sign_Extension_0_0.v,
IITB_RISC_ID_RR_PR_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_ID_RR_PR_0_0/sim/IITB_RISC_ID_RR_PR_0_0.v,
IITB_RISC_RR_Control_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_RR_Control_0_0/sim/IITB_RISC_RR_Control_0_0.v,
IITB_RISC_LM_and_SM_unit_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_LM_and_SM_unit_0_0/sim/IITB_RISC_LM_and_SM_unit_0_0.v,
IITB_RISC_Branch_PC_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Branch_PC_0_0/sim/IITB_RISC_Branch_PC_0_0.v,
IITB_RISC_Comparator_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Comparator_0_0/sim/IITB_RISC_Comparator_0_0.v,
IITB_RISC_RR_EX_PR_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_RR_EX_PR_0_0/sim/IITB_RISC_RR_EX_PR_0_0.v,
IITB_RISC_Registers_0_5.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Registers_0_5/sim/IITB_RISC_Registers_0_5.v,
IITB_RISC_RB_select_0_1.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_RB_select_0_1/sim/IITB_RISC_RB_select_0_1.v,
IITB_RISC_ALU_inputs_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_ALU_inputs_0_0/sim/IITB_RISC_ALU_inputs_0_0.v,
IITB_RISC_ALU_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_ALU_0_0/sim/IITB_RISC_ALU_0_0.v,
IITB_RISC_Carry_and_Zero_flag_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Carry_and_Zero_flag_0_0/sim/IITB_RISC_Carry_and_Zero_flag_0_0.v,
IITB_RISC_Reg_Write_Control_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Reg_Write_Control_0_0/sim/IITB_RISC_Reg_Write_Control_0_0.v,
IITB_RISC_Destination_reg_sele_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Destination_reg_sele_0_0/sim/IITB_RISC_Destination_reg_sele_0_0.v,
IITB_RISC_ALU_Control_unit_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_ALU_Control_unit_0_0/sim/IITB_RISC_ALU_Control_unit_0_0.v,
IITB_RISC_EX_MEM_PR_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_EX_MEM_PR_0_0/sim/IITB_RISC_EX_MEM_PR_0_0.v,
IITB_RISC_Forwarding_unit_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Forwarding_unit_0_0/sim/IITB_RISC_Forwarding_unit_0_0.v,
IITB_RISC_Data_memory_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Data_memory_0_0/sim/IITB_RISC_Data_memory_0_0.v,
IITB_RISC_Write_Data_Select_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Write_Data_Select_0_0/sim/IITB_RISC_Write_Data_Select_0_0.v,
IITB_RISC_MEM_WB_PR_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_MEM_WB_PR_0_0/sim/IITB_RISC_MEM_WB_PR_0_0.v,
IITB_RISC_WB_mux_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_WB_mux_0_0/sim/IITB_RISC_WB_mux_0_0.v,
IITB_RISC_Special_Control_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Special_Control_0_0/sim/IITB_RISC_Special_Control_0_0.v,
IITB_RISC_Special_2_Control_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Special_2_Control_0_0/sim/IITB_RISC_Special_2_Control_0_0.v,
IITB_RISC_Hazard_Detection_Unit_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Hazard_Detection_Unit_0_0/sim/IITB_RISC_Hazard_Detection_Unit_0_0.v,
IITB_RISC_xlconstant_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_xlconstant_0_0/sim/IITB_RISC_xlconstant_0_0.v,
IITB_RISC_xlconstant_0_1.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_xlconstant_0_1/sim/IITB_RISC_xlconstant_0_1.v,
IITB_RISC_xlconstant_0_2.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_xlconstant_0_2/sim/IITB_RISC_xlconstant_0_2.v,
IITB_RISC_RR_Forwarding_Unit_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_RR_Forwarding_Unit_0_0/sim/IITB_RISC_RR_Forwarding_Unit_0_0.v,
IITB_RISC_CZ_Control_Unit_0_0.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_CZ_Control_Unit_0_0/sim/IITB_RISC_CZ_Control_Unit_0_0.v,
IITB_RISC.v,verilog,xil_defaultlib,../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/sim/IITB_RISC.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
