#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan  6 22:04:06 2019
# Process ID: 7284
# Current directory: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1592 E:\Xilinx\Artix-7\Workspace-DDR3-DB2\Test08_GMII_Ethernet\project_1.xpr
# Log file: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/vivado.log
# Journal file: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 824.387 ; gain = 154.762
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {512} CONFIG.data_width {32} CONFIG.memory_type {simple_dual_port_ram}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 2 dist_mem_gen_0_synth_1
[Sun Jan  6 22:05:55 2019] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.ip_user_files -ipstatic_source_dir E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.cache/compile_simlib/modelsim} {questa=E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.cache/compile_simlib/questa} {riviera=E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 2
[Sun Jan  6 22:11:37 2019] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/synth_1/runme.log
file mkdir E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1
file mkdir E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new
close [ open E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc w ]
add_files -fileset constrs_1 E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'ram_inst'
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1367.449 ; gain = 392.367
set_property IOSTANDARD LVCMOS33 [get_ports [list {e_rxd[7]} {e_rxd[6]} {e_rxd[5]} {e_rxd[4]} {e_rxd[3]} {e_rxd[2]} {e_rxd[1]} {e_rxd[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {e_txd[7]} {e_txd[6]} {e_txd[5]} {e_txd[4]} {e_txd[3]} {e_txd[2]} {e_txd[1]} {e_txd[0]}]]
set_property target_constrs_file E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.srcs/constrs_1/new/GMII_ETH.xdc [current_fileset -constrset]
save_constraints -force
place_ports fpga_gclk N11
place_ports reset_n K5
set_property IOSTANDARD LVCMOS33 [get_ports [list fpga_gclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_txer]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_txen]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_txc]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_rxer]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_rxdv]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_rxc]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_mdio]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_mdc]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e_gtxc]]
save_constraints
place_ports e_gtxc B2
place_ports e_mdc G4
place_ports e_mdio G5
place_ports e_reset C4
place_ports e_rxc F5
place_ports e_rxdv F3
place_ports e_rxer B1
place_ports e_txc A4
place_ports e_txen C2
place_ports e_txer C7
save_constraints
place_ports {e_txd[0]} C3
place_ports {e_txd[1]} D4
place_ports {e_txd[2]} A3
place_ports {e_txd[3]} B4
place_ports {e_txd[4]} A5
place_ports {e_txd[5]} D5
place_ports {e_txd[6]} D6
place_ports {e_txd[7]} C6
save_constraints
place_ports {e_rxd[0]} F4
place_ports {e_rxd[1]} E1
place_ports {e_rxd[2]} F2
place_ports {e_rxd[3]} E5
place_ports {e_rxd[4]} D3
place_ports {e_rxd[5]} E3
place_ports {e_rxd[6]} D1
place_ports {e_rxd[7]} E2
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jan  6 22:23:58 2019] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/synth_1/runme.log
[Sun Jan  6 22:23:59 2019] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/impl_1/runme.log
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3000:arm' GDB server: 

open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/impl_1/ethernet_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test08_GMII_Ethernet/project_1.runs/impl_1/ethernet_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  6 22:29:50 2019...
