<?xml version='1.0' encoding='UTF-8'?>
<Project Type="Project" LVVersion="14008000">
	<Property Name="SMProvider.SMVersion" Type="Int">201310</Property>
	<Item Name="My Computer" Type="My Computer">
		<Property Name="IOScan.Faults" Type="Str"></Property>
		<Property Name="IOScan.NetVarPeriod" Type="UInt">100</Property>
		<Property Name="IOScan.NetWatchdogEnabled" Type="Bool">false</Property>
		<Property Name="IOScan.Period" Type="UInt">10000</Property>
		<Property Name="IOScan.PowerupMode" Type="UInt">0</Property>
		<Property Name="IOScan.Priority" Type="UInt">9</Property>
		<Property Name="IOScan.ReportModeConflict" Type="Bool">true</Property>
		<Property Name="IOScan.StartEngineOnDeploy" Type="Bool">false</Property>
		<Property Name="server.app.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="server.control.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="server.tcp.enabled" Type="Bool">false</Property>
		<Property Name="server.tcp.port" Type="Int">0</Property>
		<Property Name="server.tcp.serviceName" Type="Str">My Computer/VI Server</Property>
		<Property Name="server.tcp.serviceName.default" Type="Str">My Computer/VI Server</Property>
		<Property Name="server.vi.callsEnabled" Type="Bool">true</Property>
		<Property Name="server.vi.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="specify.custom.address" Type="Bool">false</Property>
		<Item Name="getData_v3.vi" Type="VI" URL="../PC VIs/getData_v3.vi"/>
		<Item Name="getData_v4.vi" Type="VI" URL="../PC VIs/getData_v4.vi"/>
		<Item Name="getData_v5_2FIFO.vi" Type="VI" URL="../PC VIs/getData_v5_2FIFO.vi"/>
		<Item Name="getData_v6.vi" Type="VI" URL="../PC VIs/getData_v6.vi"/>
		<Item Name="Dependencies" Type="Dependencies">
			<Item Name="vi.lib" Type="Folder">
				<Item Name="BuildHelpPath.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/BuildHelpPath.vi"/>
				<Item Name="Check Special Tags.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Check Special Tags.vi"/>
				<Item Name="Clear Errors.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Clear Errors.vi"/>
				<Item Name="Convert property node font to graphics font.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Convert property node font to graphics font.vi"/>
				<Item Name="Details Display Dialog.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Details Display Dialog.vi"/>
				<Item Name="DialogType.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/DialogType.ctl"/>
				<Item Name="DialogTypeEnum.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/DialogTypeEnum.ctl"/>
				<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Cluster From Error Code.vi"/>
				<Item Name="Error Code Database.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Code Database.vi"/>
				<Item Name="ErrWarn.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/ErrWarn.ctl"/>
				<Item Name="eventvkey.ctl" Type="VI" URL="/&lt;vilib&gt;/event_ctls.llb/eventvkey.ctl"/>
				<Item Name="Find Tag.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Find Tag.vi"/>
				<Item Name="Format Message String.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Format Message String.vi"/>
				<Item Name="General Error Handler Core CORE.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/General Error Handler Core CORE.vi"/>
				<Item Name="General Error Handler.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/General Error Handler.vi"/>
				<Item Name="Get String Text Bounds.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Get String Text Bounds.vi"/>
				<Item Name="Get Text Rect.vi" Type="VI" URL="/&lt;vilib&gt;/picture/picture.llb/Get Text Rect.vi"/>
				<Item Name="GetHelpDir.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/GetHelpDir.vi"/>
				<Item Name="GetRTHostConnectedProp.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/GetRTHostConnectedProp.vi"/>
				<Item Name="Longest Line Length in Pixels.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Longest Line Length in Pixels.vi"/>
				<Item Name="LVBoundsTypeDef.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/miscctls.llb/LVBoundsTypeDef.ctl"/>
				<Item Name="LVRectTypeDef.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/miscctls.llb/LVRectTypeDef.ctl"/>
				<Item Name="Not Found Dialog.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Not Found Dialog.vi"/>
				<Item Name="Search and Replace Pattern.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Search and Replace Pattern.vi"/>
				<Item Name="Set Bold Text.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Set Bold Text.vi"/>
				<Item Name="Set String Value.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Set String Value.vi"/>
				<Item Name="Simple Error Handler.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Simple Error Handler.vi"/>
				<Item Name="TagReturnType.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/TagReturnType.ctl"/>
				<Item Name="Three Button Dialog CORE.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Three Button Dialog CORE.vi"/>
				<Item Name="Three Button Dialog.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Three Button Dialog.vi"/>
				<Item Name="Trim Whitespace.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Trim Whitespace.vi"/>
				<Item Name="whitespace.ctl" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/whitespace.ctl"/>
				<Item Name="Write Spreadsheet String.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write Spreadsheet String.vi"/>
				<Item Name="Write To Spreadsheet File (DBL).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write To Spreadsheet File (DBL).vi"/>
				<Item Name="Write To Spreadsheet File (I64).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write To Spreadsheet File (I64).vi"/>
				<Item Name="Write To Spreadsheet File (string).vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write To Spreadsheet File (string).vi"/>
				<Item Name="Write To Spreadsheet File.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Write To Spreadsheet File.vi"/>
			</Item>
			<Item Name="NiFpgaLv.dll" Type="Document" URL="NiFpgaLv.dll">
				<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
			</Item>
		</Item>
		<Item Name="Build Specifications" Type="Build"/>
	</Item>
	<Item Name="NI-cRIO-9039-01B9417B" Type="RT CompactRIO">
		<Property Name="alias.name" Type="Str">NI-cRIO-9039-01B9417B</Property>
		<Property Name="alias.value" Type="Str">172.22.11.2</Property>
		<Property Name="CCSymbols" Type="Str">TARGET_TYPE,RT;OS,Linux;CPU,x64;DeviceCode,77DD;</Property>
		<Property Name="crio.ControllerPID" Type="Str">77DD</Property>
		<Property Name="host.ResponsivenessCheckEnabled" Type="Bool">true</Property>
		<Property Name="host.ResponsivenessCheckPingDelay" Type="UInt">5000</Property>
		<Property Name="host.ResponsivenessCheckPingTimeout" Type="UInt">1000</Property>
		<Property Name="host.TargetCPUID" Type="UInt">9</Property>
		<Property Name="host.TargetOSID" Type="UInt">19</Property>
		<Property Name="host.TargetUIEnabled" Type="Bool">false</Property>
		<Property Name="target.cleanupVisa" Type="Bool">false</Property>
		<Property Name="target.FPProtocolGlobals_ControlTimeLimit" Type="Int">300</Property>
		<Property Name="target.getDefault-&gt;WebServer.Port" Type="Int">80</Property>
		<Property Name="target.getDefault-&gt;WebServer.Timeout" Type="Int">60</Property>
		<Property Name="target.IOScan.Faults" Type="Str"></Property>
		<Property Name="target.IOScan.NetVarPeriod" Type="UInt">100</Property>
		<Property Name="target.IOScan.NetWatchdogEnabled" Type="Bool">false</Property>
		<Property Name="target.IOScan.Period" Type="UInt">10000</Property>
		<Property Name="target.IOScan.PowerupMode" Type="UInt">0</Property>
		<Property Name="target.IOScan.Priority" Type="UInt">0</Property>
		<Property Name="target.IOScan.ReportModeConflict" Type="Bool">true</Property>
		<Property Name="target.IsRemotePanelSupported" Type="Bool">true</Property>
		<Property Name="target.RTCPULoadMonitoringEnabled" Type="Bool">true</Property>
		<Property Name="target.RTDebugWebServerHTTPPort" Type="Int">8001</Property>
		<Property Name="target.RTTarget.ApplicationPath" Type="Path">/c/ni-rt/startup/startup.rtexe</Property>
		<Property Name="target.RTTarget.EnableFileSharing" Type="Bool">true</Property>
		<Property Name="target.RTTarget.IPAccess" Type="Str">+*</Property>
		<Property Name="target.RTTarget.LaunchAppAtBoot" Type="Bool">false</Property>
		<Property Name="target.RTTarget.VIPath" Type="Path">/home/lvuser/natinst/bin</Property>
		<Property Name="target.server.app.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="target.server.control.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="target.server.tcp.access" Type="Str">+*</Property>
		<Property Name="target.server.tcp.enabled" Type="Bool">false</Property>
		<Property Name="target.server.tcp.paranoid" Type="Bool">true</Property>
		<Property Name="target.server.tcp.port" Type="Int">3363</Property>
		<Property Name="target.server.tcp.serviceName" Type="Str">Main Application Instance/VI Server</Property>
		<Property Name="target.server.tcp.serviceName.default" Type="Str">Main Application Instance/VI Server</Property>
		<Property Name="target.server.vi.access" Type="Str">+*</Property>
		<Property Name="target.server.vi.callsEnabled" Type="Bool">true</Property>
		<Property Name="target.server.vi.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="target.WebServer.Config" Type="Str">Listen 8000

NI.ServerName default
DocumentRoot "$LVSERVER_DOCROOT"
TypesConfig "$LVSERVER_CONFIGROOT/mime.types"
DirectoryIndex index.htm
WorkerLimit 10
InactivityTimeout 60

LoadModulePath "$LVSERVER_MODULEPATHS"
LoadModule LVAuth lvauthmodule
LoadModule LVRFP lvrfpmodule

#
# Pipeline Definition
#

SetConnector netConnector

AddHandler LVAuth
AddHandler LVRFP

AddHandler fileHandler ""

AddOutputFilter chunkFilter


</Property>
		<Property Name="target.WebServer.Enabled" Type="Bool">false</Property>
		<Property Name="target.WebServer.LogEnabled" Type="Bool">false</Property>
		<Property Name="target.WebServer.LogPath" Type="Path">/c/ni-rt/system/www/www.log</Property>
		<Property Name="target.WebServer.Port" Type="Int">80</Property>
		<Property Name="target.WebServer.RootPath" Type="Path">/c/ni-rt/system/www</Property>
		<Property Name="target.WebServer.TcpAccess" Type="Str">c+*</Property>
		<Property Name="target.WebServer.Timeout" Type="Int">60</Property>
		<Property Name="target.WebServer.ViAccess" Type="Str">+*</Property>
		<Property Name="target.webservices.SecurityAPIKey" Type="Str">PqVr/ifkAQh+lVrdPIykXlFvg12GhhQFR8H9cUhphgg=:pTe9HRlQuMfJxAG6QCGq7UvoUpJzAzWGKy5SbZ+roSU=</Property>
		<Property Name="target.webservices.ValidTimestampWindow" Type="Int">15</Property>
		<Item Name="Chassis" Type="cRIO Chassis">
			<Property Name="crio.ProgrammingMode" Type="Str">fpga</Property>
			<Property Name="crio.ResourceID" Type="Str">RIO0</Property>
			<Property Name="crio.Type" Type="Str">cRIO-9039</Property>
			<Item Name="FPGA Target" Type="FPGA Target">
				<Property Name="AutoRun" Type="Bool">false</Property>
				<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
				<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
				<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
				<Property Name="NI.LV.FPGA.Version" Type="Int">6</Property>
				<Property Name="NI.SortType" Type="Int">3</Property>
				<Property Name="Resource Name" Type="Str">RIO0</Property>
				<Property Name="Target Class" Type="Str">cRIO-9039</Property>
				<Property Name="Top-Level Timing Source" Type="Str">40 MHz Onboard Clock</Property>
				<Property Name="Top-Level Timing Source Is Default" Type="Bool">true</Property>
				<Item Name="Chassis I/O" Type="Folder">
					<Item Name="Chassis Temperature" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/Chassis Temperature</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{65081853-AD49-49A8-8791-036D013D442F}</Property>
					</Item>
					<Item Name="Scan Clock" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/Scan Clock</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{66D44B3A-6DF4-45DF-AF7F-9050E4002224}</Property>
					</Item>
					<Item Name="Sleep" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/Sleep</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}</Property>
					</Item>
					<Item Name="System Reset" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/System Reset</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{1386E21D-8D46-469A-BD2A-EA265EB46D86}</Property>
					</Item>
					<Item Name="USER FPGA LED" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/USER FPGA LED</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}</Property>
					</Item>
					<Item Name="USER Push Button" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>0</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/USER Push Button</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}</Property>
					</Item>
				</Item>
				<Item Name="Mod3" Type="Folder">
					<Item Name="Mod3/AI0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod3/AI0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}</Property>
					</Item>
					<Item Name="Mod3/AI1" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod3/AI1</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{C9924E03-245D-433C-A356-8E7978BA083E}</Property>
					</Item>
					<Item Name="Mod3/AI2" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod3/AI2</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}</Property>
					</Item>
					<Item Name="Mod3/AI3" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod3/AI3</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}</Property>
					</Item>
				</Item>
				<Item Name="Mod4" Type="Folder">
					<Item Name="Mod4/DI0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod4/DI0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}</Property>
					</Item>
					<Item Name="Mod4/DI1" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod4/DI1</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}</Property>
					</Item>
					<Item Name="Mod4/DI2" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod4/DI2</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{9381E721-0FE5-4075-A004-3DF6844D704C}</Property>
					</Item>
					<Item Name="Mod4/DI3" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod4/DI3</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}</Property>
					</Item>
					<Item Name="Mod4/DI4" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod4/DI4</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{F224A24B-BF54-480D-A557-BD95E93DF066}</Property>
					</Item>
					<Item Name="Mod4/DI5" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod4/DI5</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}</Property>
					</Item>
					<Item Name="Mod4/DI5:0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod4/DI5:0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}</Property>
					</Item>
				</Item>
				<Item Name="Mod6" Type="Folder">
					<Item Name="Mod6/AI0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod6/AI0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{873788B9-6BB8-4B47-9605-FCE3E44BBB59}</Property>
					</Item>
					<Item Name="Mod6/AI1" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod6/AI1</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}</Property>
					</Item>
					<Item Name="Mod6/AI2" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod6/AI2</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}</Property>
					</Item>
					<Item Name="Mod6/AI3" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod6/AI3</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}</Property>
					</Item>
					<Item Name="Mod6/Start" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod6/Start</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{1A762EDF-F585-4537-A556-836D61913110}</Property>
					</Item>
					<Item Name="Mod6/Stop" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod6/Stop</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}</Property>
					</Item>
				</Item>
				<Item Name="Mod7" Type="Folder">
					<Item Name="Mod7/DIO0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}</Property>
					</Item>
					<Item Name="Mod7/DIO1" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO1</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{86A20CA8-A88F-451B-80A8-15968B9C5C4A}</Property>
					</Item>
					<Item Name="Mod7/DIO2" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO2</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{C2537E69-E57D-4DF8-B133-CF8495560FDF}</Property>
					</Item>
					<Item Name="Mod7/DIO3" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO3</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}</Property>
					</Item>
					<Item Name="Mod7/DIO3:0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO3:0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}</Property>
					</Item>
					<Item Name="Mod7/DIO4" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO4</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}</Property>
					</Item>
					<Item Name="Mod7/DIO5" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO5</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{3A742E0C-5B87-4D7A-AA5E-936872B05331}</Property>
					</Item>
					<Item Name="Mod7/DIO6" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO6</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{0660FDEE-C1AB-4A4A-A428-380B086CD838}</Property>
					</Item>
					<Item Name="Mod7/DIO7" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO7</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{F11D7701-E84B-4B4C-926B-D3367DE493CC}</Property>
					</Item>
					<Item Name="Mod7/DIO7:0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO7:0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}</Property>
					</Item>
					<Item Name="Mod7/DIO7:4" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="ArbitrationForOutputData">
   <Value>NeverArbitrate</Value>
   </Attribute>
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/crio_Mod7/DIO7:4</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}</Property>
					</Item>
				</Item>
				<Item Name="Mod8" Type="Folder">
					<Item Name="Mod8/AO0" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO0</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}</Property>
					</Item>
					<Item Name="Mod8/AO1" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO1</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{A9455A3C-C118-46E7-B84D-027F3107EEB4}</Property>
					</Item>
					<Item Name="Mod8/AO2" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO2</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{643C254A-7072-4FC6-B0C3-DE5365B1148D}</Property>
					</Item>
					<Item Name="Mod8/AO3" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO3</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}</Property>
					</Item>
					<Item Name="Mod8/AO4" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO4</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{8EB9F49B-4B72-4C52-A458-4EEB963B4526}</Property>
					</Item>
					<Item Name="Mod8/AO5" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO5</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{FDA9A960-C501-4544-93FA-665F92F29D08}</Property>
					</Item>
					<Item Name="Mod8/AO6" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO6</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}</Property>
					</Item>
					<Item Name="Mod8/AO7" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO7</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}</Property>
					</Item>
					<Item Name="Mod8/AO8" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO8</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{5776A557-15E0-4F1F-856C-9F43415CCF80}</Property>
					</Item>
					<Item Name="Mod8/AO9" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO9</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}</Property>
					</Item>
					<Item Name="Mod8/AO10" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO10</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{06EFAB69-DC11-4076-9217-59FD75B46714}</Property>
					</Item>
					<Item Name="Mod8/AO11" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO11</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{9B252422-6684-4BB5-B622-120FCBA4293E}</Property>
					</Item>
					<Item Name="Mod8/AO12" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO12</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}</Property>
					</Item>
					<Item Name="Mod8/AO13" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO13</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{E1596000-1F70-4FC7-9F4B-F444038F0169}</Property>
					</Item>
					<Item Name="Mod8/AO14" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO14</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}</Property>
					</Item>
					<Item Name="Mod8/AO15" Type="Elemental IO">
						<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="resource">
   <Value>/crio_Mod8/AO15</Value>
   </Attribute>
</AttributeSet>
</Property>
						<Property Name="FPGA.PersistentID" Type="Str">{9CA1462C-0508-447B-B9F0-5641ECB20B19}</Property>
					</Item>
				</Item>
				<Item Name="sub VIs" Type="Folder">
					<Item Name="aceleration_sub.vi" Type="VI" URL="../FPGA VIs/sub VIs/aceleration_sub.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="alpha_sub.vi" Type="VI" URL="../FPGA VIs/sub VIs/alpha_sub.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="encoder_sub.vi" Type="VI" URL="../FPGA VIs/sub VIs/encoder_sub.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="Haydonkerk14_step_motor.vi" Type="VI" URL="../FPGA VIs/sub VIs/Haydonkerk14_step_motor.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="Haydonkerk23_step_motor.vi" Type="VI" URL="../FPGA VIs/sub VIs/Haydonkerk23_step_motor.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="M method (SubVI).vi" Type="VI" URL="../FPGA VIs/sub VIs/M method (SubVI).vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="M method (SubVI)_KY.vi" Type="VI" URL="../FPGA VIs/sub VIs/M method (SubVI)_KY.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="MT method (SubVI).vi" Type="VI" URL="../FPGA VIs/sub VIs/MT method (SubVI).vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="omega_sub.vi" Type="VI" URL="../FPGA VIs/sub VIs/omega_sub.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="omega_sub_Encoder_800ppr.vi" Type="VI" URL="../FPGA VIs/sub VIs/omega_sub_Encoder_800ppr.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="omega_sub_Encoder_4096ppr.vi" Type="VI" URL="../FPGA VIs/sub VIs/omega_sub_Encoder_4096ppr.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="Oriental_step_motor_PKP223.vi" Type="VI" URL="../FPGA VIs/sub VIs/Oriental_step_motor_PKP223.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="Oriental_step_motor_PKP225.vi" Type="VI" URL="../FPGA VIs/sub VIs/Oriental_step_motor_PKP225.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="step_motor.vi" Type="VI" URL="../FPGA VIs/sub VIs/step_motor.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="step_motor_pitch.vi" Type="VI" URL="../FPGA VIs/sub VIs/step_motor_pitch.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="step_motor_yaw.vi" Type="VI" URL="../FPGA VIs/sub VIs/step_motor_yaw.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="velocity_sub.vi" Type="VI" URL="../FPGA VIs/sub VIs/velocity_sub.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="average_v1.vi" Type="VI" URL="../FPGA VIs/sub VIs/average_v1.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="average_v2.vi" Type="VI" URL="../FPGA VIs/sub VIs/average_v2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="Array Avg Filter.vi" Type="VI" URL="../../../../Yu-Shen/force_control_lys/FPGA VIs/sub VIs/Array Avg Filter.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="Butterworth_2nd.vi" Type="VI" URL="../../../../Yu-Shen/force_control_lys/FPGA VIs/sub VIs/Butterworth_2nd.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="Mavg method.vi" Type="VI" URL="../FPGA VIs/sub VIs/Mavg method.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="Mavg method_v2.vi" Type="VI" URL="../FPGA VIs/sub VIs/Mavg method_v2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="M method_avg (SubVI).vi" Type="VI" URL="../FPGA VIs/sub VIs/M method_avg (SubVI).vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
				</Item>
				<Item Name="Ref" Type="Folder">
					<Item Name="Elbow_SEA_Oriental_force_control_frequency_2.vi" Type="VI" URL="../FPGA VIs/Elbow_SEA_Oriental_force_control_frequency_2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="New_Elbow_imp_control_fv3.vi" Type="VI" URL="../FPGA VIs/New_Elbow_imp_control_fv3.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="Positioncontrol_twomotor_pid.vi" Type="VI" URL="../FPGA VIs/Positioncontrol_twomotor_pid.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="ref_forcecontrol_pitchmotor_pid_sensor.vi" Type="VI" URL="../FPGA VIs/ref_forcecontrol_pitchmotor_pid_sensor.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="ref_sensor_read_test.vi" Type="VI" URL="../FPGA VIs/ref_sensor_read_test.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_refsensorreadtes_+0Aqauvi38c.lvbitx</Property>
					</Item>
					<Item Name="ref_Wrist_imp_PYBR_CH_v9.vi" Type="VI" URL="../FPGA VIs/ref_Wrist_imp_PYBR_CH_v9.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="ref_rotary_PKP214_masterslave.vi" Type="VI" URL="../FPGA VIs/ref_rotary_PKP214_masterslave.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="ref_Elbow_SEA_Oriental_position_control_frequency_lys_pwm.vi" Type="VI" URL="../FPGA VIs/ref_Elbow_SEA_Oriental_position_control_frequency_lys_pwm.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="ref_impedance_control_DOB_one motor_final_1.vi" Type="VI" URL="../FPGA VIs/ref_impedance_control_DOB_one motor_final_1.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="rotary_PKP214_stiffness_test.vi" Type="VI" URL="../FPGA VIs/rotary_PKP214_stiffness_test.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
				</Item>
				<Item Name="BackUp" Type="Folder">
					<Item Name="backup_imp_test_v4.vi" Type="VI" URL="../FPGA VIs/backup_imp_test_v4.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="backup_imp_test_v7.vi" Type="VI" URL="../FPGA VIs/backup_imp_test_v7.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="backup_imp_test_v8.vi" Type="VI" URL="../FPGA VIs/backup_imp_test_v8.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="backup_PositionControl_p_4mode.vi" Type="VI" URL="../FPGA VIs/backup_PositionControl_p_4mode.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="backup_strain_test_v4.vi" Type="VI" URL="../FPGA VIs/backup_strain_test_v4.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="backup_imp_test_v8_1.vi" Type="VI" URL="../FPGA VIs/backup_imp_test_v8_1.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="backup_imp_test_v9.vi" Type="VI" URL="../FPGA VIs/backup_imp_test_v9.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="backup_imp_test_v9_4.vi" Type="VI" URL="../FPGA VIs/backup_imp_test_v9_4.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
				</Item>
				<Item Name="Crash" Type="Folder">
					<Item Name="encoder2_test_v1.vi" Type="VI" URL="../FPGA VIs/encoder2_test_v1.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encoder2testv1_cfiR818izWY.lvbitx</Property>
					</Item>
					<Item Name="MagEncoder_cal_v1.vi" Type="VI" URL="../FPGA VIs/MagEncoder_cal_v1.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="MagEncoder_cal_v2.vi" Type="VI" URL="../FPGA VIs/MagEncoder_cal_v2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="encoder2_test_v2.vi" Type="VI" URL="../FPGA VIs/encoder2_test_v2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
				</Item>
				<Item Name="History" Type="Folder">
					<Item Name="imp_test_v1.vi" Type="VI" URL="../FPGA VIs/imp_test_v1.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv1_81unuW8WlcA.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v2.vi" Type="VI" URL="../FPGA VIs/imp_test_v2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv2_1u7gKYPOU1M.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v3.vi" Type="VI" URL="../FPGA VIs/imp_test_v3.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv3_S4g9B0kYVuk.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v4.vi" Type="VI" URL="../FPGA VIs/imp_test_v4.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv4_skixW0YTJzY.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v1_tmp.vi" Type="VI" URL="../FPGA VIs/imp_test_v1_tmp.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="imp_2motor_v1.vi" Type="VI" URL="../FPGA VIs/imp_2motor_v1.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					</Item>
					<Item Name="imp_test_v5_2.vi" Type="VI" URL="../FPGA VIs/imp_test_v5_2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv5_Y0EOgfHiaCk.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v5.vi" Type="VI" URL="../FPGA VIs/imp_test_v5.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv52_6hSeqTZk4iI.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v6.vi" Type="VI" URL="../FPGA VIs/imp_test_v6.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv6_lu+KXd7CR6Y.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v7.vi" Type="VI" URL="../FPGA VIs/imp_test_v7.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv72_3pGzF+KI+Lw.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v7_2encoder.vi" Type="VI" URL="../FPGA VIs/imp_test_v7_2encoder.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv7_aP11vvTZeRQ.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v7_9215.vi" Type="VI" URL="../FPGA VIs/imp_test_v7_9215.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv79215_TeEMVaIS+S8.lvbitx</Property>
					</Item>
					<Item Name="imp_test_v8.vi" Type="VI" URL="../FPGA VIs/imp_test_v8.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv8_2Kco8iIVXGM.lvbitx</Property>
					</Item>
					<Item Name="strain_test.vi" Type="VI" URL="../FPGA VIs/strain_test.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_straintest_jSvTGNq1dtA.lvbitx</Property>
					</Item>
					<Item Name="strain_test2.vi" Type="VI" URL="../FPGA VIs/strain_test2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_straintest2_Hxcq-6aQ7G8.lvbitx</Property>
					</Item>
					<Item Name="strain_test3.vi" Type="VI" URL="../FPGA VIs/strain_test3.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_straintest3_vH+JjhpY8M0.lvbitx</Property>
					</Item>
					<Item Name="strain_test_v2.vi" Type="VI" URL="../FPGA VIs/strain_test_v2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_straintestv2_BJAsmDSvXEI.lvbitx</Property>
					</Item>
					<Item Name="strain_test_v3.vi" Type="VI" URL="../FPGA VIs/strain_test_v3.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_straintestv3_fvNpH6wDbd4.lvbitx</Property>
					</Item>
					<Item Name="strain_9237_filter_test.vi" Type="VI" URL="../../../../Yu-Shen/force_control_lys/FPGA VIs/sub VIs/strain_9237_filter_test.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_strain9237filter_WXVzv8KXAvg.lvbitx</Property>
					</Item>
					<Item Name="strain_9215_v1.vi" Type="VI" URL="../../../../Kuei-You/force_control/FPGA VIs/strain_9215_v1.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_strain9215v1_lRrpV7DmoVc.lvbitx</Property>
					</Item>
					<Item Name="strain_9215_v2.vi" Type="VI" URL="../FPGA VIs/strain_9215_v2.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_strain9215v2_tBjd64kN5cY.lvbitx</Property>
					</Item>
					<Item Name="test_9215_9264.vi" Type="VI" URL="../FPGA VIs/test_9215_9264.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_test92159264_2zD5DwEAdGw.lvbitx</Property>
					</Item>
					<Item Name="NI9401_test.vi" Type="VI" URL="../FPGA VIs/NI9401_test.vi">
						<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
						<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
						<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_NI9401test_RJU1yUp5k4Q.lvbitx</Property>
					</Item>
				</Item>
				<Item Name="40 MHz Onboard Clock" Type="FPGA Base Clock">
					<Property Name="FPGA.PersistentID" Type="Str">{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig" Type="Str">ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.Accuracy" Type="Dbl">100</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.ClockSignalName" Type="Str">Clk40</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.MaxDutyCycle" Type="Dbl">50</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.MaxFrequency" Type="Dbl">40000000</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.MinDutyCycle" Type="Dbl">50</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.MinFrequency" Type="Dbl">40000000</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.NominalFrequency" Type="Dbl">40000000</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.PeakPeriodJitter" Type="Dbl">250</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.ResourceName" Type="Str">40 MHz Onboard Clock</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.SupportAndRequireRuntimeEnableDisable" Type="Bool">false</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.TopSignalConnect" Type="Str">Clk40</Property>
					<Property Name="NI.LV.FPGA.BaseTSConfig.VariableFrequency" Type="Bool">false</Property>
					<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
					<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
				</Item>
				<Item Name="FIFO_v1" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">1023</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">9</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">12</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">8</Property>
					<Property Name="Requested Number of Elements" Type="UInt">1023</Property>
					<Property Name="Type" Type="UInt">2</Property>
					<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000</Property>
				</Item>
				<Item Name="FIFO_v1_p" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">1023</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">9</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">12</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{91C08D53-0A05-4B5E-B102-505C768CB7BA}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">8</Property>
					<Property Name="Requested Number of Elements" Type="UInt">1023</Property>
					<Property Name="Type" Type="UInt">2</Property>
					<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000</Property>
				</Item>
				<Item Name="FIFO_v1_y" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">1023</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">9</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">12</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{D8F4D5EC-236C-4600-8892-29F78F523232}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">8</Property>
					<Property Name="Requested Number of Elements" Type="UInt">1023</Property>
					<Property Name="Type" Type="UInt">2</Property>
					<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000</Property>
				</Item>
				<Item Name="FIFO_v2" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">1023</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">9</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">12</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">8</Property>
					<Property Name="Requested Number of Elements" Type="UInt">1023</Property>
					<Property Name="Type" Type="UInt">2</Property>
					<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000</Property>
				</Item>
				<Item Name="FIFO_v3" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">1023</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">9</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">12</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">8</Property>
					<Property Name="Requested Number of Elements" Type="UInt">1023</Property>
					<Property Name="Type" Type="UInt">2</Property>
					<Property Name="Type Descriptor" Type="Str">1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000</Property>
				</Item>
				<Item Name="IP Builder" Type="IP Builder Target">
					<Item Name="Dependencies" Type="Dependencies"/>
					<Item Name="Build Specifications" Type="Build"/>
				</Item>
				<Item Name="Mod3" Type="RIO C Series Module">
					<Property Name="crio.Calibration" Type="Str">1</Property>
					<Property Name="crio.Location" Type="Str">Slot 3</Property>
					<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
					<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
					<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
					<Property Name="crio.SDInputFilter" Type="Str">128</Property>
					<Property Name="crio.SupportsDynamicRes" Type="Bool">false</Property>
					<Property Name="crio.Type" Type="Str">NI 9215</Property>
					<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
					<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{A5C84721-B0CB-4373-8890-BED07C7DF768}</Property>
				</Item>
				<Item Name="Mod4" Type="RIO C Series Module">
					<Property Name="crio.Calibration" Type="Str">1</Property>
					<Property Name="crio.Location" Type="Str">Slot 4</Property>
					<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
					<Property Name="crio.SDCounterCountDir0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir2" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir4" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir5" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent0INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent0INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent0INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent0INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent1INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent1INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent1INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent1INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent2" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent2INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent2INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent2INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent2INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent3INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent3INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent3INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent3INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent4" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent4INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent4INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent4INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent4INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent5" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent5INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent5INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent5INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent5INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource0INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource0INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource0INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource0INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource1INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource1INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource1INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource1INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource2" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource2INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource2INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource2INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource2INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource3INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource3INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource3INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource3INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource4" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource4INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource4INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource4INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource4INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource5" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource5INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource5INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource5INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource5INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource0INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource0INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource0INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource0INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource1" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource1INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource1INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource1INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource1INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource2" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource2INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource2INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource2INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource2INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource3" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource3INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource3INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource3INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource3INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource4" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource4INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource4INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource4INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource4INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource5" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource5INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource5INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource5INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource5INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterMeasurement0" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement1" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement2" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement3" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement4" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement5" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode4" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode5" Type="Str">0</Property>
					<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
					<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount4" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount5" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase0INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase0INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase0INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase0INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase1INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase1INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase1INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase1INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase2INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase2INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase2INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase2INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase3INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase3INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase3INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase3INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase4INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase4INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase4INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase4INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase5INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase5INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase5INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase5INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDInputFilter" Type="Str">128</Property>
					<Property Name="crio.SDQuadIndexMode0" Type="Str">0</Property>
					<Property Name="crio.SDQuadIndexMode1" Type="Str">0</Property>
					<Property Name="crio.SDQuadTimebase0" Type="Str">0</Property>
					<Property Name="crio.SDQuadTimebase1" Type="Str">0</Property>
					<Property Name="crio.SupportsDynamicRes" Type="Bool">false</Property>
					<Property Name="crio.Type" Type="Str">NI 9411</Property>
					<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
					<Property Name="cRIOModule.DIO3_0InitialDir" Type="Str">0</Property>
					<Property Name="cRIOModule.DIO7_4InitialDir" Type="Str">0</Property>
					<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
					<Property Name="cRIOModule.NumSyncRegs" Type="Str">11111111</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{F514123E-B63F-4905-9389-889EC82F67F7}</Property>
				</Item>
				<Item Name="Mod6" Type="RIO C Series Module">
					<Property Name="crio.Calibration" Type="Str">1</Property>
					<Property Name="crio.Location" Type="Str">Slot 6</Property>
					<Property Name="crio.RequiresValidation" Type="Bool">true</Property>
					<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
					<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
					<Property Name="crio.SDInputFilter" Type="Str">128</Property>
					<Property Name="crio.SupportsDynamicRes" Type="Bool">true</Property>
					<Property Name="crio.Type" Type="Str">NI 9237</Property>
					<Property Name="cRIOModule.ClockSource" Type="Str">0</Property>
					<Property Name="cRIOModule.DataRate" Type="Str">1</Property>
					<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
					<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
					<Property Name="cRIOModule.ExcitationVoltage" Type="Str">1</Property>
					<Property Name="cRIOModule.ExternalClockSource" Type="Str"></Property>
					<Property Name="cRIOModule.ExtTimeBaseType" Type="Str"></Property>
					<Property Name="cRIOModule.HalfBridgeEnable" Type="Str">0</Property>
					<Property Name="cRIOModule.InputConfiguration" Type="Str">0</Property>
					<Property Name="cRIOModule.SourceModule" Type="Str">false</Property>
					<Property Name="cRIOModule.SubPanVisitedVersion" Type="Str">0</Property>
					<Property Name="cRIOModule.TEDSSupport" Type="Str">true</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}</Property>
				</Item>
				<Item Name="Mod7" Type="RIO C Series Module">
					<Property Name="crio.Calibration" Type="Str">1</Property>
					<Property Name="crio.Location" Type="Str">Slot 7</Property>
					<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
					<Property Name="crio.SDCounterCountDir0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir2" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir4" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir5" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir6" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountDir7" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent0INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent0INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent0INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent0INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent1INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent1INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent1INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent1INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent2" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent2INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent2INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent2INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent2INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent3INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent3INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent3INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent3INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent4" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent4INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent4INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent4INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent4INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent5" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent5INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent5INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent5INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent5INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent6" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent6INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent6INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent6INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent6INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent7" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent7INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent7INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountEvent7INTMode2" Type="Str">3</Property>
					<Property Name="crio.SDCounterCountEvent7INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource0INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource0INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource0INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource0INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource1" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource1INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource1INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource1INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource1INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource2" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource2INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource2INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource2INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource2INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource3INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource3INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource3INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource3INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource4" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource4INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource4INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource4INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource4INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource5" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource5INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource5INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource5INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource5INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource6" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource6INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource6INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource6INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource6INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource7" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource7INTMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterCountSource7INTMode1" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource7INTMode2" Type="Str">2</Property>
					<Property Name="crio.SDCounterCountSource7INTMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource0INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource0INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource0INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource0INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource1" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource1INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource1INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource1INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource1INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource2" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource2INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource2INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource2INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource2INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource3" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource3INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource3INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource3INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource3INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource4" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource4INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource4INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource4INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource4INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource5" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource5INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource5INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource5INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource5INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource6" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource6INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource6INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource6INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource6INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterGateSource7" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource7INTMode0" Type="Str">3</Property>
					<Property Name="crio.SDCounterGateSource7INTMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource7INTMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterGateSource7INTMode3" Type="Str">4</Property>
					<Property Name="crio.SDCounterMeasurement0" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement1" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement2" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement3" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement4" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement5" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement6" Type="Str">0</Property>
					<Property Name="crio.SDCounterMeasurement7" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode0" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode1" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode2" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode3" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode4" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode5" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode6" Type="Str">0</Property>
					<Property Name="crio.SDCounterOutputMode7" Type="Str">0</Property>
					<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
					<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount4" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount5" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount6" Type="Str">0</Property>
					<Property Name="crio.SDCounterTerminalCount7" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase0INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase0INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase0INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase0INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase1INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase1INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase1INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase1INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase2INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase2INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase2INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase2INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase3INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase3INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase3INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase3INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase4INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase4INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase4INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase4INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase5INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase5INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase5INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase5INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase6INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase6INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase6INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase6INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase7INTMod0" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase7INTMod1" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase7INTMod2" Type="Str">0</Property>
					<Property Name="crio.SDCounterTimebase7INTMod3" Type="Str">0</Property>
					<Property Name="crio.SDInputFilter" Type="Str">128</Property>
					<Property Name="crio.SDPWMPeriod0" Type="Str">0</Property>
					<Property Name="crio.SDPWMPeriod1" Type="Str">0</Property>
					<Property Name="crio.SDPWMPeriod2" Type="Str">0</Property>
					<Property Name="crio.SDPWMPeriod3" Type="Str">0</Property>
					<Property Name="crio.SDPWMPeriod4" Type="Str">0</Property>
					<Property Name="crio.SDPWMPeriod5" Type="Str">0</Property>
					<Property Name="crio.SDPWMPeriod6" Type="Str">0</Property>
					<Property Name="crio.SDPWMPeriod7" Type="Str">0</Property>
					<Property Name="crio.SDQuadIndexMode0" Type="Str">0</Property>
					<Property Name="crio.SDQuadIndexMode1" Type="Str">0</Property>
					<Property Name="crio.SDQuadTimebase0" Type="Str">0</Property>
					<Property Name="crio.SDQuadTimebase1" Type="Str">0</Property>
					<Property Name="crio.SupportsDynamicRes" Type="Bool">true</Property>
					<Property Name="crio.Type" Type="Str">NI 9401</Property>
					<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
					<Property Name="cRIOModule.DIO3_0InitialDir" Type="Str">0</Property>
					<Property Name="cRIOModule.DIO7_4InitialDir" Type="Str">0</Property>
					<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
					<Property Name="cRIOModule.NumSyncRegs" Type="Str">11111111</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{FDCFB329-6094-474E-B3CB-D74F5E4C440A}</Property>
				</Item>
				<Item Name="Mod8" Type="RIO C Series Module">
					<Property Name="crio.Calibration" Type="Str">1</Property>
					<Property Name="crio.Location" Type="Str">Slot 8</Property>
					<Property Name="crio.RequiresValidation" Type="Bool">false</Property>
					<Property Name="crio.SDcounterSlaveChannelMask" Type="Str">0</Property>
					<Property Name="crio.SDCounterSlaveMasterSlot" Type="Str">0</Property>
					<Property Name="crio.SDInputFilter" Type="Str">128</Property>
					<Property Name="crio.SupportsDynamicRes" Type="Bool">false</Property>
					<Property Name="crio.Type" Type="Str">NI 9264</Property>
					<Property Name="cRIOModule.DigitalIOMode" Type="Str">0</Property>
					<Property Name="cRIOModule.EnableSpecialtyDigital" Type="Str">false</Property>
					<Property Name="cRIOModule.HotSwapMode" Type="Str">0</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}</Property>
				</Item>
				<Item Name="Module_p_control_sing_v1.vi" Type="VI" URL="../FPGA VIs/Module_p_control_sing_v1.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
				</Item>
				<Item Name="encoder_test_y.vi" Type="VI" URL="../FPGA VIs/encoder_test_y.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encodertest_7sJI72iXR3g.lvbitx</Property>
				</Item>
				<Item Name="RIO-DRAM" Type="FPGA Component Level IP">
					<Property Name="NI.LV.CLIP.DeclarationCategory" Type="Str"></Property>
					<Property Name="NI.LV.CLIP.SocketedCLIP" Type="Bool">true</Property>
					<Property Name="NI.LV.CLIP.SocketSelection" Type="Str">RIO-DRAM</Property>
					<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
					<Property Name="NI.SortType" Type="Int">3</Property>
				</Item>
				<Item Name="motor_id.vi" Type="VI" URL="../FPGA VIs/motor_id.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
				</Item>
				<Item Name="encoder_test_yaw.vi" Type="VI" URL="../FPGA VIs/encoder_test_yaw.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encodertestyaw_zEdSDGRwolw.lvbitx</Property>
				</Item>
				<Item Name="twomotor_v1.vi" Type="VI" URL="../FPGA VIs/twomotor_v1.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\FPGA Bitfiles\test0304_FPGATarget_twomotorv1_mL5xze9fSc8.lvbitx</Property>
				</Item>
				<Item Name="encoder_test_sin.vi" Type="VI" URL="../FPGA VIs/encoder_test_sin.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
				</Item>
				<Item Name="encoder_test_3mode.vi" Type="VI" URL="../FPGA VIs/encoder_test_3mode.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encodertest3mode_DwUkOhXhubc.lvbitx</Property>
				</Item>
				<Item Name="encoder_test_3mode_2motor.vi" Type="VI" URL="../FPGA VIs/encoder_test_3mode_2motor.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encodertest3mode_2vhUPJCIka8.lvbitx</Property>
				</Item>
				<Item Name="encoder_test_p.vi" Type="VI" URL="../FPGA VIs/encoder_test_p.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encodertesty_GfBXpueww2Q.lvbitx</Property>
				</Item>
				<Item Name="encoder_test_3mode_2motor_2.vi" Type="VI" URL="../FPGA VIs/encoder_test_3mode_2motor_2.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encodertest3mode_g9Ei6QpwWh8.lvbitx</Property>
				</Item>
				<Item Name="chirp_v0.vi" Type="VI" URL="../FPGA VIs/chirp_v0.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
				</Item>
				<Item Name="force_ctrl_test.vi" Type="VI" URL="../FPGA VIs/force_ctrl_test.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encodertest4mode_945Fi-yos84.lvbitx</Property>
				</Item>
				<Item Name="PositionControl_p_4mode.vi" Type="VI" URL="../FPGA VIs/PositionControl_p_4mode.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_PositionControlp_QlwJtuzaGV8.lvbitx</Property>
				</Item>
				<Item Name="PositionControl_y_4mode.vi" Type="VI" URL="../FPGA VIs/PositionControl_y_4mode.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_PositionControly_QFWQBP2SI90.lvbitx</Property>
				</Item>
				<Item Name="encoder_test_4mode.vi" Type="VI" URL="../FPGA VIs/encoder_test_4mode.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encodertest4mode_C2LMkEGWgmk.lvbitx</Property>
				</Item>
				<Item Name="strain_test_v4.vi" Type="VI" URL="../FPGA VIs/strain_test_v4.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_straintestv4_fpZoAplUV-U.lvbitx</Property>
				</Item>
				<Item Name="imp_test_v9.vi" Type="VI" URL="../FPGA VIs/imp_test_v9.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv9_CUTss2Xj2vI.lvbitx</Property>
				</Item>
				<Item Name="imp_test_v9_1.vi" Type="VI" URL="../FPGA VIs/imp_test_v9_1.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv91_snsRYWc44ZQ.lvbitx</Property>
				</Item>
				<Item Name="imp_test_v9_2.vi" Type="VI" URL="../FPGA VIs/imp_test_v9_2.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv92_c8cYo0e5ZTU.lvbitx</Property>
				</Item>
				<Item Name="imp_test_v9_3.vi" Type="VI" URL="../FPGA VIs/imp_test_v9_3.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv93_XsCD5CMrHVE.lvbitx</Property>
				</Item>
				<Item Name="MagEncoder_cal_v3.vi" Type="VI" URL="../FPGA VIs/MagEncoder_cal_v3.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_MagEncodercalv3_LI7Ll+4HIoY.lvbitx</Property>
				</Item>
				<Item Name="PositionControl_p_4mode_v2.vi" Type="VI" URL="../FPGA VIs/PositionControl_p_4mode_v2.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
				</Item>
				<Item Name="imp_test_v8_1.vi" Type="VI" URL="../FPGA VIs/imp_test_v8_1.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv81_bPnX92jCYXo.lvbitx</Property>
				</Item>
				<Item Name="imp_test_v9_4.vi" Type="VI" URL="../FPGA VIs/imp_test_v9_4.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv94_06e1mw1STJc.lvbitx</Property>
				</Item>
				<Item Name="imp_test_v9_5.vi" Type="VI" URL="../FPGA VIs/imp_test_v9_5.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_imptestv95_RQQ-vUH1u0o.lvbitx</Property>
				</Item>
				<Item Name="adm_test_v1.vi" Type="VI" URL="../FPGA VIs/adm_test_v1.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
				</Item>
				<Item Name="encoder_debug_v1.vi" Type="VI" URL="../FPGA VIs/encoder_debug_v1.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encoderdebugv1_b9s9IXtHPZA.lvbitx</Property>
				</Item>
				<Item Name="encoder2_test_v3.vi" Type="VI" URL="../FPGA VIs/encoder2_test_v3.vi">
					<Property Name="configString.guid" Type="Str">{00D47161-7DCD-4846-83B2-34CA4D13274C}resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{0660FDEE-C1AB-4A4A-A428-380B086CD838}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=bool{06EFAB69-DC11-4076-9217-59FD75B46714}resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{080EB4CF-FD7B-4CDC-B250-84C85DB8B7B7}resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{1386E21D-8D46-469A-BD2A-EA265EB46D86}resource=/System Reset;0;ReadMethodType=bool;WriteMethodType=bool{1A762EDF-F585-4537-A556-836D61913110}resource=/crio_Mod6/Start;0;WriteMethodType=bool{1F27F06B-23DA-45CD-8A4B-D6AF47B2E39B}resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{2ADE3378-0D90-4BF3-B580-AB4B1A9532AF}resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{3A742E0C-5B87-4D7A-AA5E-936872B05331}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=bool{3D695CA4-5D52-4EAC-A989-ACD25073B0F3}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=bool{3F9531C5-A398-43B9-A6B2-AE4AE3C780FA}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=bool{4B7D442E-F9A0-4A0C-A178-7A71BD4D82E8}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8{4EB2B3EB-931E-4F23-9550-11AF0CD3E67A}resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{52B9AC46-478C-4AC4-A62E-9B5DBF8BA50E}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]{5776A557-15E0-4F1F-856C-9F43415CCF80}resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{599C211A-83DC-41D6-A0AB-5C90A6BC27A7}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{6281A391-63C2-4021-9B26-D2E2A5FAF8DF}resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{643C254A-7072-4FC6-B0C3-DE5365B1148D}resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{65081853-AD49-49A8-8791-036D013D442F}resource=/Chassis Temperature;0;ReadMethodType=i16{66D44B3A-6DF4-45DF-AF7F-9050E4002224}resource=/Scan Clock;0;ReadMethodType=bool{758A1FFD-FD62-48AB-B076-0D5489C4C6A9}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]{7BAE749F-6CD0-4DF4-BE42-9FBA4D6306BE}resource=/crio_Mod6/Stop;0;WriteMethodType=bool{82C1BCCB-4617-4DEB-B4BD-3E95CED1B658}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8{86A20CA8-A88F-451B-80A8-15968B9C5C4A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=bool{873788B9-6BB8-4B47-9605-FCE3E44BBB59}resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C325F43-67CC-47A4-990A-47BFBFF4FCAA}resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{8C4C7170-231C-4CC9-A4D8-184879DE0E6B}resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8EB9F49B-4B72-4C52-A458-4EEB963B4526}resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{8ED3890A-80CA-438A-AFE1-CD1A29F2751C}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=bool{91C08D53-0A05-4B5E-B102-505C768CB7BA}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{9381E721-0FE5-4075-A004-3DF6844D704C}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=bool{99A5D400-2CF5-4EA5-80B5-CDEDB5030F18}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=bool{9B252422-6684-4BB5-B622-120FCBA4293E}resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{9CA1462C-0508-447B-B9F0-5641ECB20B19}resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A3D30FFB-B3E9-42D7-84C8-C515CD25E657}resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{A5C84721-B0CB-4373-8890-BED07C7DF768}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]{A6656A4D-8B9A-43F9-A3CA-FE0A9D882076}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{A9455A3C-C118-46E7-B84D-027F3107EEB4}resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{ABCEE02E-19F3-4A76-BF5A-A54ED0E7F1B5}NumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool{AC9AED8B-8825-48C6-AD46-6D96E1B1DD45}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=bool{B7F118E1-49CF-4114-BA2B-E62F7F76F1FA}resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{B9E1AEA9-567A-4704-8186-DDFA2A3B3F3E}resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{BE905BD0-7FF2-46C0-A1D8-077859E7E6BD}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{BF33C9BA-776A-43E1-BAD0-DC7A44EB3016}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8{C2537E69-E57D-4DF8-B133-CF8495560FDF}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=bool{C4CAAA62-9183-4E88-8335-DBFECAAE72E5}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{C9924E03-245D-433C-A356-8E7978BA083E}resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{CDB6C15A-3D09-4A20-9C6B-AF50C2EA297A}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=bool{D8F4D5EC-236C-4600-8892-29F78F523232}"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"{DF859F02-9EEF-47A6-8F3B-35F0CBFFF86A}resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctl{E1596000-1F70-4FC7-9F4B-F444038F0169}resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{E7FB0274-B462-41F2-A5CF-9F6B5DBA0F51}resource=/Sleep;0;ReadMethodType=bool;WriteMethodType=bool{EA0A3FD8-4F3C-4C18-A84F-3EC21CD7C7FE}resource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8{EA2F1DC7-A060-4FA9-9771-29FCE0C5661A}resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{EB94DBC0-669B-41CB-B380-357B7CF2EDF8}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=bool{EF7A8F43-2C79-4248-ACBA-03DBFD74F75E}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8{F11D7701-E84B-4B4C-926B-D3367DE493CC}ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=bool{F224A24B-BF54-480D-A557-BD95E93DF066}NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=bool{F514123E-B63F-4905-9389-889EC82F67F7}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]{FDA9A960-C501-4544-93FA-665F92F29D08}resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctl{FDCFB329-6094-474E-B3CB-D74F5E4C440A}[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
					<Property Name="configString.name" Type="Str">40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000.000000;MaxFreq=40000000.000000;VariableFreq=0;NomFreq=40000000.000000;PeakPeriodJitter=250.000000;MinDutyCycle=50.000000;MaxDutyCycle=50.000000;Accuracy=100.000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;Chassis Temperatureresource=/Chassis Temperature;0;ReadMethodType=i16cRIO-9039/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSCRIO_9039FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGAFIFO_v1"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1;DataType=1000800000000001003C005F03510029000000110001002900000011FFFFFF00000000000001002900000011000000FFFFFFFFFF00000001FFFFFFE9000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_p"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_p;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v1_y"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v1_y;DataType=1000800000000001003C005F0351002A000000140001002A00000014FFFFFE00000000000001002A00000014000001FFFFFFFFFF00000001FFFFFFEB000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v2"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v2;DataType=1000800000000001003C005F0351002D000000190001000100000019FFFFFFFFFFFFFFFF0000002C0000001800000FFFFFFFFFFF00000001FFFFFFED000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO_v3"ControlLogic=0;NumberOfElements=1023;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=8;Implementation=2;FIFO_v3;DataType=1000800000000001003C005F0351002E000000140001000100000014FFFFFFFFFFFFFFFF0000002D0000001300001FFFFFFFFFFF00000001FFFFFFE7000000000000000100010000000000000000000000000000;DisableOnOverflowUnderflow=FALSE"Mod3/AI0resource=/crio_Mod3/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI1resource=/crio_Mod3/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI2resource=/crio_Mod3/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3/AI3resource=/crio_Mod3/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod3[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 3,crio.Type=NI 9215,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.RsiAttributes=[crioConfig.End]Mod4/DI0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI0;0;ReadMethodType=boolMod4/DI1NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI1;0;ReadMethodType=boolMod4/DI2NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI2;0;ReadMethodType=boolMod4/DI3NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI3;0;ReadMethodType=boolMod4/DI4NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI4;0;ReadMethodType=boolMod4/DI5:0NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5:0;0;ReadMethodType=u8Mod4/DI5NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod4/DI5;0;ReadMethodType=boolMod4[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 4,crio.Type=NI 9411,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod6/AI0resource=/crio_Mod6/AI0;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI1resource=/crio_Mod6/AI1;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI2resource=/crio_Mod6/AI2;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/AI3resource=/crio_Mod6/AI3;0;ReadMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_24_neg4.ctlMod6/Startresource=/crio_Mod6/Start;0;WriteMethodType=boolMod6/Stopresource=/crio_Mod6/Stop;0;WriteMethodType=boolMod6[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 6,crio.Type=NI 9237,cRIOModule.ClockSource=0,cRIOModule.DataRate=1,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.ExcitationVoltage=1,cRIOModule.ExternalClockSource=,cRIOModule.ExtTimeBaseType=,cRIOModule.HalfBridgeEnable=0,cRIOModule.InputConfiguration=0,cRIOModule.RsiAttributes=,cRIOModule.SourceModule=false,cRIOModule.SubPanVisitedVersion=0,cRIOModule.TEDSSupport=true[crioConfig.End]Mod7/DIO0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO0;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO1ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO1;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO2ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO2;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO3:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO3ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO3;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO4;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO5ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO5;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO6ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO6;0;ReadMethodType=bool;WriteMethodType=boolMod7/DIO7:0ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:0;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7:4ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7:4;0;ReadMethodType=u8;WriteMethodType=u8Mod7/DIO7ArbitrationForOutputData=NeverArbitrate;NumberOfSyncRegistersForReadInProject=Auto;resource=/crio_Mod7/DIO7;0;ReadMethodType=bool;WriteMethodType=boolMod7[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 7,crio.Type=NI 9401,cRIOModule.DIO3_0InitialDir=0,cRIOModule.DIO7_4InitialDir=0,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.NumSyncRegs=11111111,cRIOModule.RsiAttributes=[crioConfig.End]Mod8/AO0resource=/crio_Mod8/AO0;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO10resource=/crio_Mod8/AO10;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO11resource=/crio_Mod8/AO11;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO12resource=/crio_Mod8/AO12;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO13resource=/crio_Mod8/AO13;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO14resource=/crio_Mod8/AO14;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO15resource=/crio_Mod8/AO15;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO1resource=/crio_Mod8/AO1;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO2resource=/crio_Mod8/AO2;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO3resource=/crio_Mod8/AO3;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO4resource=/crio_Mod8/AO4;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO5resource=/crio_Mod8/AO5;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO6resource=/crio_Mod8/AO6;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO7resource=/crio_Mod8/AO7;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO8resource=/crio_Mod8/AO8;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8/AO9resource=/crio_Mod8/AO9;0;WriteMethodType=vi.lib\LabVIEW Targets\FPGA\cRIO\shared\nicrio_FXP_Controls\nicrio_FXP_S_20_5.ctlMod8[crioConfig.Begin]crio.Calibration=1,crio.Location=Slot 8,crio.Type=NI 9264,cRIOModule.EnableDECoM=false,cRIOModule.EnableInputFifo=false,cRIOModule.EnableOutputFifo=false,cRIOModule.HotSwapMode=0,cRIOModule.RsiAttributes=[crioConfig.End]Scan Clockresource=/Scan Clock;0;ReadMethodType=boolSleepresource=/Sleep;0;ReadMethodType=bool;WriteMethodType=boolSystem Resetresource=/System Reset;0;ReadMethodType=bool;WriteMethodType=boolUSER FPGA LEDresource=/USER FPGA LED;0;ReadMethodType=u8;WriteMethodType=u8USER Push ButtonNumberOfSyncRegistersForReadInProject=0;resource=/USER Push Button;0;ReadMethodType=bool</Property>
					<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">D:\實驗室個人目錄\Yen-Chun\test0304\lab_20180304\FPGA Bitfiles\test0304_FPGATarget_encoder2testv3_MqVs+am9zwY.lvbitx</Property>
				</Item>
				<Item Name="Dependencies" Type="Dependencies">
					<Item Name="vi.lib" Type="Folder">
						<Item Name="FxpSim.dll" Type="Document" URL="/&lt;vilib&gt;/rvi/FXPMathLib/sim/FxpSim.dll"/>
						<Item Name="lvSimController.dll" Type="Document" URL="/&lt;vilib&gt;/rvi/Simulation/lvSimController.dll"/>
						<Item Name="niFPGA BW CU Order 1 (32-bit).vi" Type="VI" URL="/&lt;vilib&gt;/rvi/Analysis/measure/butterworth/templates/niFPGA BW CU Order 1 (32-bit).vi"/>
						<Item Name="niFPGA I32xI32 MAC - FXP.vi" Type="VI" URL="/&lt;vilib&gt;/rvi/Analysis/utilities/niFPGA I32xI32 MAC - FXP.vi"/>
						<Item Name="niFPGA BW CU Order 2 (32-bit).vi" Type="VI" URL="/&lt;vilib&gt;/rvi/Analysis/measure/butterworth/templates/niFPGA BW CU Order 2 (32-bit).vi"/>
						<Item Name="niFPGA I32xI32 Dot Product - 2 elements I64.vi" Type="VI" URL="/&lt;vilib&gt;/rvi/Analysis/utilities/niFPGA I32xI32 Dot Product - 2 elements I64.vi"/>
						<Item Name="LVFixedPointOverflowPolicyTypeDef.ctl" Type="VI" URL="/&lt;vilib&gt;/fxp/LVFixedPointOverflowPolicyTypeDef.ctl"/>
					</Item>
					<Item Name="Oriental_step_motor_PKP214.vi" Type="VI" URL="../FPGA VIs/sub VIs/Oriental_step_motor_PKP214.vi"/>
					<Item Name="pwm_transfer.vi" Type="VI" URL="../FPGA VIs/sub VIs/pwm_transfer.vi"/>
					<Item Name="step_motor_ScrwFric (SubVI).vi" Type="VI" URL="../FPGA VIs/sub VIs/step_motor_ScrwFric (SubVI).vi"/>
					<Item Name="atom_velocity (SubVI).vi" Type="VI" URL="../FPGA VIs/sub VIs/atom_velocity (SubVI).vi"/>
				</Item>
				<Item Name="Build Specifications" Type="Build">
					<Item Name="encoder_test" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder_test</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encodertest_c2+uEeDRzzE.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encodertest_7sJI72iXR3g.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encodertest_7sJI72iXR3g.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/encoder_test_y.vi</Property>
					</Item>
					<Item Name="NI9264_test" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">NI9264_test</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_NI9264test_-VhCav0Mjmc.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/FPGA Bitfiles/test0304_FPGATarget_NI9264test_-VhCav0Mjmc.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_NI9264test_-VhCav0Mjmc.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref"></Property>
					</Item>
					<Item Name="encoder_test_yaw" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder_test_yaw</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encodertestyaw_OFF-u0p8Qkc.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/FPGA Bitfiles/test0304_FPGATarget_encodertestyaw_OFF-u0p8Qkc.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encodertestyaw_OFF-u0p8Qkc.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/encoder_test_yaw.vi</Property>
					</Item>
					<Item Name="twomotor_v1" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">twomotor_v1</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_twomotorv1_mL5xze9fSc8.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/FPGA Bitfiles/test0304_FPGATarget_twomotorv1_mL5xze9fSc8.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_twomotorv1_mL5xze9fSc8.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/twomotor_v1.vi</Property>
					</Item>
					<Item Name="encoder_test_3mode" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder_test_3mode</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encodertest3mode_xq4TWtZZsdQ.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encodertest3mode_DwUkOhXhubc.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encodertest3mode_DwUkOhXhubc.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/encoder_test_3mode.vi</Property>
					</Item>
					<Item Name="encoder_test_3mode_2motor" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder_test_3mode_2motor</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encodertest3mode_2vhUPJCIka8.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encodertest3mode_2vhUPJCIka8.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encodertest3mode_2vhUPJCIka8.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/encoder_test_3mode_2motor.vi</Property>
					</Item>
					<Item Name="encoder_test_y" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder_test_y</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encodertesty_GfBXpueww2Q.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encodertesty_GfBXpueww2Q.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encodertesty_GfBXpueww2Q.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/encoder_test_p.vi</Property>
					</Item>
					<Item Name="encoder_test_3mode_2motor_2" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder_test_3mode_2motor_2</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encodertest3mode_g9Ei6QpwWh8.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encodertest3mode_g9Ei6QpwWh8.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encodertest3mode_g9Ei6QpwWh8.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/encoder_test_3mode_2motor_2.vi</Property>
					</Item>
					<Item Name="encoder_test_4mode" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder_test_4mode</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encodertest4mode_945Fi-yos84.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encodertest4mode_945Fi-yos84.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encodertest4mode_945Fi-yos84.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/force_ctrl_test.vi</Property>
					</Item>
					<Item Name="PositionControl_y_4mode" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">PositionControl_y_4mode</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_PositionControly_QFWQBP2SI90.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_PositionControly_QFWQBP2SI90.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_PositionControly_QFWQBP2SI90.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/PositionControl_y_4mode.vi</Property>
					</Item>
					<Item Name="PositionControl_p_4mode" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">PositionControl_p_4mode</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_PositionControlp_QlwJtuzaGV8.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_PositionControlp_QlwJtuzaGV8.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_PositionControlp_QlwJtuzaGV8.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/PositionControl_p_4mode.vi</Property>
					</Item>
					<Item Name="strain_test" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">strain_test</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_straintest_jSvTGNq1dtA.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_straintest_jSvTGNq1dtA.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_straintest_jSvTGNq1dtA.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/strain_test.vi</Property>
					</Item>
					<Item Name="ref_sensor_read_test" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">ref_sensor_read_test</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_refsensorreadtes_+0Aqauvi38c.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_refsensorreadtes_+0Aqauvi38c.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_refsensorreadtes_+0Aqauvi38c.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/Ref/ref_sensor_read_test.vi</Property>
					</Item>
					<Item Name="strain_test2" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">strain_test2</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_straintest2_Hxcq-6aQ7G8.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_straintest2_Hxcq-6aQ7G8.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_straintest2_Hxcq-6aQ7G8.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/strain_test2.vi</Property>
					</Item>
					<Item Name="strain_test3" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">strain_test3</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_straintest3_vH+JjhpY8M0.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_straintest3_vH+JjhpY8M0.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_straintest3_vH+JjhpY8M0.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/strain_test3.vi</Property>
					</Item>
					<Item Name="strain_test_v2" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">strain_test_v2</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_straintestv2_BJAsmDSvXEI.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_straintestv2_BJAsmDSvXEI.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_straintestv2_BJAsmDSvXEI.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/strain_test_v2.vi</Property>
					</Item>
					<Item Name="encoder_test_4mode_2" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder_test_4mode_2</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encodertest4mode_C2LMkEGWgmk.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encodertest4mode_C2LMkEGWgmk.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encodertest4mode_C2LMkEGWgmk.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/encoder_test_4mode.vi</Property>
					</Item>
					<Item Name="imp_test_v1" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v1</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv1_81unuW8WlcA.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv1_81unuW8WlcA.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv1_81unuW8WlcA.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v1.vi</Property>
					</Item>
					<Item Name="strain_test_v3" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">strain_test_v3</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_straintestv3_fvNpH6wDbd4.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_straintestv3_fvNpH6wDbd4.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_straintestv3_fvNpH6wDbd4.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/strain_test_v3.vi</Property>
					</Item>
					<Item Name="strain_test_v4" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">strain_test_v4</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_straintestv4_fpZoAplUV-U.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_straintestv4_fpZoAplUV-U.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_straintestv4_fpZoAplUV-U.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/strain_test_v4.vi</Property>
					</Item>
					<Item Name="imp_test_v2" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v2</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv2_1u7gKYPOU1M.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv2_1u7gKYPOU1M.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv2_1u7gKYPOU1M.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v2.vi</Property>
					</Item>
					<Item Name="imp_test_v3" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v3</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv3_S4g9B0kYVuk.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv3_S4g9B0kYVuk.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv3_S4g9B0kYVuk.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v3.vi</Property>
					</Item>
					<Item Name="imp_test_v4" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v4</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv4_skixW0YTJzY.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv4_skixW0YTJzY.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv4_skixW0YTJzY.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v4.vi</Property>
					</Item>
					<Item Name="imp_test_v5" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v5</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv5_Y0EOgfHiaCk.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv5_Y0EOgfHiaCk.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv5_Y0EOgfHiaCk.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v5_2.vi</Property>
					</Item>
					<Item Name="imp_test_v5_2" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v5_2</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv52_6hSeqTZk4iI.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv52_6hSeqTZk4iI.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv52_6hSeqTZk4iI.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v5.vi</Property>
					</Item>
					<Item Name="imp_test_v6" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v6</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv6_lu+KXd7CR6Y.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv6_lu+KXd7CR6Y.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv6_lu+KXd7CR6Y.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v6.vi</Property>
					</Item>
					<Item Name="strain_9215_v1" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">strain_9215_v1</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_strain9215v1_lRrpV7DmoVc.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_strain9215v1_lRrpV7DmoVc.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_strain9215v1_lRrpV7DmoVc.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/strain_9215_v1.vi</Property>
					</Item>
					<Item Name="imp_test_v7_9215" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v7_9215</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv79215_TeEMVaIS+S8.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv79215_TeEMVaIS+S8.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv79215_TeEMVaIS+S8.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v7_9215.vi</Property>
					</Item>
					<Item Name="strain_9215_v2" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">strain_9215_v2</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_strain9215v2_tBjd64kN5cY.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_strain9215v2_tBjd64kN5cY.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_strain9215v2_tBjd64kN5cY.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/strain_9215_v2.vi</Property>
					</Item>
					<Item Name="test_9215_9264" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">test_9215_9264</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_test92159264_2zD5DwEAdGw.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_test92159264_2zD5DwEAdGw.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_test92159264_2zD5DwEAdGw.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/test_9215_9264.vi</Property>
					</Item>
					<Item Name="strain_9237_filter_test" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">strain_9237_filter_test</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_strain9237filter_WXVzv8KXAvg.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_strain9237filter_WXVzv8KXAvg.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_strain9237filter_WXVzv8KXAvg.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/strain_9237_filter_test.vi</Property>
					</Item>
					<Item Name="imp_test_v7" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v7</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv7_aP11vvTZeRQ.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv7_aP11vvTZeRQ.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv7_aP11vvTZeRQ.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v7_2encoder.vi</Property>
					</Item>
					<Item Name="imp_test_v7_2" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v7_2</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv72_3pGzF+KI+Lw.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv72_3pGzF+KI+Lw.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv72_3pGzF+KI+Lw.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v7.vi</Property>
					</Item>
					<Item Name="encoder2_test_v1" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder2_test_v1</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encoder2testv1_cfiR818izWY.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encoder2testv1_cfiR818izWY.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encoder2testv1_cfiR818izWY.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/Crash/encoder2_test_v1.vi</Property>
					</Item>
					<Item Name="imp_test_v8" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v8</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv8_2Kco8iIVXGM.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv8_2Kco8iIVXGM.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv8_2Kco8iIVXGM.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/imp_test_v8.vi</Property>
					</Item>
					<Item Name="imp_test_v9" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v9</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv9_CUTss2Xj2vI.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv9_CUTss2Xj2vI.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv9_CUTss2Xj2vI.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/imp_test_v9.vi</Property>
					</Item>
					<Item Name="imp_test_v9_1" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v9_1</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv91_snsRYWc44ZQ.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv91_snsRYWc44ZQ.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv91_snsRYWc44ZQ.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/imp_test_v9_1.vi</Property>
					</Item>
					<Item Name="imp_test_v9_2" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v9_2</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv92_c8cYo0e5ZTU.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv92_c8cYo0e5ZTU.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv92_c8cYo0e5ZTU.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/imp_test_v9_2.vi</Property>
					</Item>
					<Item Name="imp_test_v9_3" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v9_3</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv93_XsCD5CMrHVE.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv93_XsCD5CMrHVE.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv93_XsCD5CMrHVE.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/imp_test_v9_3.vi</Property>
					</Item>
					<Item Name="MagEncoder_cal_v3" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">MagEncoder_cal_v3</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_MagEncodercalv3_LI7Ll+4HIoY.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_MagEncodercalv3_LI7Ll+4HIoY.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_MagEncodercalv3_LI7Ll+4HIoY.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/MagEncoder_cal_v3.vi</Property>
					</Item>
					<Item Name="imp_test_v8_1" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v8_1</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv81_bPnX92jCYXo.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv81_bPnX92jCYXo.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv81_bPnX92jCYXo.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/imp_test_v8_1.vi</Property>
					</Item>
					<Item Name="NI9401_test" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">NI9401_test</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_NI9401test_RJU1yUp5k4Q.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_NI9401test_RJU1yUp5k4Q.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_NI9401test_RJU1yUp5k4Q.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/History/NI9401_test.vi</Property>
					</Item>
					<Item Name="imp_test_v9_4" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v9_4</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv94_06e1mw1STJc.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv94_06e1mw1STJc.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv94_06e1mw1STJc.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/imp_test_v9_4.vi</Property>
					</Item>
					<Item Name="imp_test_v9_5" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">imp_test_v9_5</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_imptestv95_RQQ-vUH1u0o.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_imptestv95_RQQ-vUH1u0o.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_imptestv95_RQQ-vUH1u0o.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/imp_test_v9_5.vi</Property>
					</Item>
					<Item Name="encoder_debug_v1" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder_debug_v1</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encoderdebugv1_b9s9IXtHPZA.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encoderdebugv1_b9s9IXtHPZA.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encoderdebugv1_b9s9IXtHPZA.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/encoder_debug_v1.vi</Property>
					</Item>
					<Item Name="encoder2_test_v3" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
						<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
						<Property Name="BuildSpecDecription" Type="Str"></Property>
						<Property Name="BuildSpecName" Type="Str">encoder2_test_v3</Property>
						<Property Name="Comp.BitfileName" Type="Str">test0304_FPGATarget_encoder2testv3_MqVs+am9zwY.lvbitx</Property>
						<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
						<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
						<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
						<Property Name="Comp.Version.Build" Type="Int">0</Property>
						<Property Name="Comp.Version.Fix" Type="Int">0</Property>
						<Property Name="Comp.Version.Major" Type="Int">1</Property>
						<Property Name="Comp.Version.Minor" Type="Int">0</Property>
						<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
						<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
						<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
						<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
						<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
						<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
						<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
						<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
						<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
						<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
						<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
						<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/FPGA Bitfiles/test0304_FPGATarget_encoder2testv3_MqVs+am9zwY.lvbitx</Property>
						<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/test0304_FPGATarget_encoder2testv3_MqVs+am9zwY.lvbitx</Property>
						<Property Name="ProjectPath" Type="Path">/D/實驗室個人目錄/Yen-Chun/test0304/lab_20180304/test0304.lvproj</Property>
						<Property Name="RelativePath" Type="Bool">true</Property>
						<Property Name="RunWhenLoaded" Type="Bool">false</Property>
						<Property Name="SupportDownload" Type="Bool">true</Property>
						<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
						<Property Name="TargetName" Type="Str">FPGA Target</Property>
						<Property Name="TopLevelVI" Type="Ref">/NI-cRIO-9039-01B9417B/Chassis/FPGA Target/encoder2_test_v3.vi</Property>
					</Item>
				</Item>
			</Item>
		</Item>
		<Item Name="Current filter frequency switch.vi" Type="VI" URL="../RT VIs/Current filter frequency switch.vi"/>
		<Item Name="filter_frequency_encoder_debug_v1.vi" Type="VI" URL="../PC VIs/filter_frequency_encoder_debug_v1.vi"/>
		<Item Name="filter_frequency_imp_test_v1.vi" Type="VI" URL="../FPGA VIs/filter_frequency_imp_test_v1.vi"/>
		<Item Name="filter_frequency_imp_test_v3.vi" Type="VI" URL="../FPGA VIs/filter_frequency_imp_test_v3.vi"/>
		<Item Name="filter_frequency_imp_test_v4.vi" Type="VI" URL="../PC VIs/filter_frequency_imp_test_v4.vi"/>
		<Item Name="filter_frequency_imp_test_v5.vi" Type="VI" URL="../PC VIs/filter_frequency_imp_test_v5.vi"/>
		<Item Name="filter_frequency_imp_test_v6.vi" Type="VI" URL="../PC VIs/filter_frequency_imp_test_v6.vi"/>
		<Item Name="filter_frequency_imp_test_v7.vi" Type="VI" URL="../PC VIs/filter_frequency_imp_test_v7.vi"/>
		<Item Name="filter_frequency_imp_test_v8.vi" Type="VI" URL="../PC VIs/filter_frequency_imp_test_v8.vi"/>
		<Item Name="filter_frequency_imp_test_v9.vi" Type="VI" URL="../PC VIs/filter_frequency_imp_test_v9.vi"/>
		<Item Name="filter_frequency_strain_9215_v2.vi" Type="VI" URL="../FPGA VIs/filter_frequency_strain_9215_v2.vi"/>
		<Item Name="filter_strain_9237_test.vi" Type="VI" URL="../PC VIs/filter_strain_9237_test.vi"/>
		<Item Name="ref_Chirp cmd_DOB coeffs2.vi" Type="VI" URL="../RT VIs/ref_Chirp cmd_DOB coeffs2.vi"/>
		<Item Name="Strain_frequency_v1.vi" Type="VI" URL="../RT VIs/Strain_frequency_v1.vi"/>
		<Item Name="Dependencies" Type="Dependencies">
			<Item Name="vi.lib" Type="Folder">
				<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Cluster From Error Code.vi"/>
			</Item>
			<Item Name="NiFpgaLv.dll" Type="Document" URL="NiFpgaLv.dll">
				<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
			</Item>
		</Item>
		<Item Name="Build Specifications" Type="Build"/>
	</Item>
</Project>
