##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_GSM_IntClock
		4.3::Critical Path Report for UART_SIG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_GSM_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_SIG_IntClock:R)
		5.3::Critical Path Report for (UART_GSM_IntClock:R vs. UART_GSM_IntClock:R)
		5.4::Critical Path Report for (UART_SIG_IntClock:R vs. UART_SIG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK          | Frequency: 56.78 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_GSM_IntClock  | Frequency: 56.78 MHz  | Target: 0.46 MHz   | 
Clock: UART_SIG_IntClock  | Frequency: 57.46 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_GSM_IntClock  41666.7          24056       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_SIG_IntClock  41666.7          25219       N/A              N/A         N/A              N/A         N/A              N/A         
UART_GSM_IntClock  UART_GSM_IntClock  2.16667e+006     2149374     N/A              N/A         N/A              N/A         N/A              N/A         
UART_SIG_IntClock  UART_SIG_IntClock  1.30417e+007     13024264    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase     
-------------  ------------  -------------------  
Tx_GSM(0)_PAD  28973         UART_GSM_IntClock:R  
Tx_SIG(0)_PAD  28498         UART_SIG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.78 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24056p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14141
-------------------------------------   ----- 
End-of-path arrival time (ps)           14141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                                iocell16        2515   2515  24056  RISE       1
\UART_GSM:BUART:rx_postpoll\/main_1         macrocell14     5967   8482  24056  RISE       1
\UART_GSM:BUART:rx_postpoll\/q              macrocell14     3350  11832  24056  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  14141  24056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_GSM_IntClock
***********************************************
Clock: UART_GSM_IntClock
Frequency: 56.78 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24056p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14141
-------------------------------------   ----- 
End-of-path arrival time (ps)           14141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                                iocell16        2515   2515  24056  RISE       1
\UART_GSM:BUART:rx_postpoll\/main_1         macrocell14     5967   8482  24056  RISE       1
\UART_GSM:BUART:rx_postpoll\/q              macrocell14     3350  11832  24056  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  14141  24056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_SIG_IntClock
***********************************************
Clock: UART_SIG_IntClock
Frequency: 57.46 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024264p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11213
-------------------------------------   ----- 
End-of-path arrival time (ps)           11213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  13024264  RISE       1
\UART_SIG:BUART:counter_load_not\/main_2           macrocell2      5384   5574  13024264  RISE       1
\UART_SIG:BUART:counter_load_not\/q                macrocell2      3350   8924  13024264  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  11213  13024264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_GSM_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24056p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14141
-------------------------------------   ----- 
End-of-path arrival time (ps)           14141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                                iocell16        2515   2515  24056  RISE       1
\UART_GSM:BUART:rx_postpoll\/main_1         macrocell14     5967   8482  24056  RISE       1
\UART_GSM:BUART:rx_postpoll\/q              macrocell14     3350  11832  24056  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  14141  24056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_SIG_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12978
-------------------------------------   ----- 
End-of-path arrival time (ps)           12978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                                iocell1         2667   2667  25219  RISE       1
\UART_SIG:BUART:rx_postpoll\/main_0         macrocell6      4661   7328  25219  RISE       1
\UART_SIG:BUART:rx_postpoll\/q              macrocell6      3350  10678  25219  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2300  12978  25219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (UART_GSM_IntClock:R vs. UART_GSM_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GSM:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149374p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11933
-------------------------------------   ----- 
End-of-path arrival time (ps)           11933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_0\/q            macrocell39   1250   1250  2149374  RISE       1
\UART_GSM:BUART:rx_counter_load\/main_1  macrocell13   5023   6273  2149374  RISE       1
\UART_GSM:BUART:rx_counter_load\/q       macrocell13   3350   9623  2149374  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/load   count7cell    2310  11933  2149374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (UART_SIG_IntClock:R vs. UART_SIG_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024264p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11213
-------------------------------------   ----- 
End-of-path arrival time (ps)           11213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  13024264  RISE       1
\UART_SIG:BUART:counter_load_not\/main_2           macrocell2      5384   5574  13024264  RISE       1
\UART_SIG:BUART:counter_load_not\/q                macrocell2      3350   8924  13024264  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  11213  13024264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24056p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14141
-------------------------------------   ----- 
End-of-path arrival time (ps)           14141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                                iocell16        2515   2515  24056  RISE       1
\UART_GSM:BUART:rx_postpoll\/main_1         macrocell14     5967   8482  24056  RISE       1
\UART_GSM:BUART:rx_postpoll\/q              macrocell14     3350  11832  24056  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  14141  24056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12978
-------------------------------------   ----- 
End-of-path arrival time (ps)           12978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                                iocell1         2667   2667  25219  RISE       1
\UART_SIG:BUART:rx_postpoll\/main_0         macrocell6      4661   7328  25219  RISE       1
\UART_SIG:BUART:rx_postpoll\/q              macrocell6      3350  10678  25219  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2300  12978  25219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:rx_state_0\/main_9
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 28750p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9407
-------------------------------------   ---- 
End-of-path arrival time (ps)           9407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                        iocell16      2515   2515  24056  RISE       1
\UART_GSM:BUART:rx_state_0\/main_9  macrocell39   6892   9407  28750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:rx_status_3\/main_6
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 28750p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9407
-------------------------------------   ---- 
End-of-path arrival time (ps)           9407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                         iocell16      2515   2515  24056  RISE       1
\UART_GSM:BUART:rx_status_3\/main_6  macrocell47   6892   9407  28750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:pollcount_1\/main_3
Capture Clock  : \UART_GSM:BUART:pollcount_1\/clock_0
Path slack     : 29675p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                         iocell16      2515   2515  24056  RISE       1
\UART_GSM:BUART:pollcount_1\/main_3  macrocell45   5967   8482  29675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_1\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:pollcount_0\/main_2
Capture Clock  : \UART_GSM:BUART:pollcount_0\/clock_0
Path slack     : 29675p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                         iocell16      2515   2515  24056  RISE       1
\UART_GSM:BUART:pollcount_0\/main_2  macrocell46   5967   8482  29675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_0\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 29748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                        iocell1       2667   2667  25219  RISE       1
\UART_SIG:BUART:rx_state_2\/main_5  macrocell26   5741   8408  29748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 29748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                         iocell1       2667   2667  25219  RISE       1
\UART_SIG:BUART:rx_status_3\/main_5  macrocell31   5741   8408  29748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 29767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8390
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                        iocell1       2667   2667  25219  RISE       1
\UART_SIG:BUART:rx_state_0\/main_5  macrocell23   5723   8390  29767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:rx_state_2\/main_8
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 29827p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                        iocell16      2515   2515  24056  RISE       1
\UART_GSM:BUART:rx_state_2\/main_8  macrocell42   5814   8329  29827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : \UART_SIG:BUART:rx_last\/main_0
Capture Clock  : \UART_SIG:BUART:rx_last\/clock_0
Path slack     : 29920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb                     iocell1       2667   2667  25219  RISE       1
\UART_SIG:BUART:rx_last\/main_0  macrocell32   5569   8236  29920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GSM(0)/fb
Path End       : \UART_GSM:BUART:rx_last\/main_0
Capture Clock  : \UART_GSM:BUART:rx_last\/clock_0
Path slack     : 30571p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7586
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GSM(0)/in_clock                                          iocell16            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GSM(0)/fb                     iocell16      2515   2515  24056  RISE       1
\UART_GSM:BUART:rx_last\/main_0  macrocell48   5071   7586  30571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_last\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30828p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb     iocell1       2667   2667  25219  RISE       1
MODIN1_1/main_2  macrocell29   4661   7328  30828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SIG(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30828p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_SIG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SIG(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_SIG(0)/fb     iocell1       2667   2667  25219  RISE       1
MODIN1_0/main_2  macrocell30   4661   7328  30828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GSM:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149374p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11933
-------------------------------------   ----- 
End-of-path arrival time (ps)           11933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_0\/q            macrocell39   1250   1250  2149374  RISE       1
\UART_GSM:BUART:rx_counter_load\/main_1  macrocell13   5023   6273  2149374  RISE       1
\UART_GSM:BUART:rx_counter_load\/q       macrocell13   3350   9623  2149374  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/load   count7cell    2310  11933  2149374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149522p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10955
-------------------------------------   ----- 
End-of-path arrival time (ps)           10955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_0\/q                      macrocell35     1250   1250  2149522  RISE       1
\UART_GSM:BUART:counter_load_not\/main_1           macrocell10     4042   5292  2149522  RISE       1
\UART_GSM:BUART:counter_load_not\/q                macrocell10     3350   8642  2149522  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2313  10955  2149522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GSM:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_GSM:BUART:sRX:RxSts\/clock
Path slack     : 2152703p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13464
-------------------------------------   ----- 
End-of-path arrival time (ps)           13464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  2152703  RISE       1
\UART_GSM:BUART:rx_status_4\/main_1                 macrocell15     2896   6476  2152703  RISE       1
\UART_GSM:BUART:rx_status_4\/q                      macrocell15     3350   9826  2152703  RISE       1
\UART_GSM:BUART:sRX:RxSts\/status_4                 statusicell4    3638  13464  2152703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GSM:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_GSM:BUART:sTX:TxSts\/clock
Path slack     : 2153190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12977
-------------------------------------   ----- 
End-of-path arrival time (ps)           12977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2153190  RISE       1
\UART_GSM:BUART:tx_status_0\/main_3                 macrocell11     3739   7319  2153190  RISE       1
\UART_GSM:BUART:tx_status_0\/q                      macrocell11     3350  10669  2153190  RISE       1
\UART_GSM:BUART:sTX:TxSts\/status_0                 statusicell3    2308  12977  2153190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153821p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_0\/q                macrocell39     1250   1250  2149374  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   5586   6836  2153821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GSM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153925p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_1\/q                macrocell34     1250   1250  2150615  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5482   6732  2153925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  2150093  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4875   6125  2154531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GSM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150948  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5203   5393  2155264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_4
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2155467p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_2\/q       macrocell42   1250   1250  2150787  RISE       1
\UART_GSM:BUART:rx_state_0\/main_4  macrocell39   6440   7690  2155467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155467p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_2\/q               macrocell42   1250   1250  2150787  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/main_3  macrocell44   6440   7690  2155467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_4
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 2155467p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_2\/q        macrocell42   1250   1250  2150787  RISE       1
\UART_GSM:BUART:rx_status_3\/main_4  macrocell47   6440   7690  2155467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:pollcount_0\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_10
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2155652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_0\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:pollcount_0\/q       macrocell46   1250   1250  2152209  RISE       1
\UART_GSM:BUART:rx_state_0\/main_10  macrocell39   6255   7505  2155652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:pollcount_0\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_7
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 2155652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_0\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:pollcount_0\/q       macrocell46   1250   1250  2152209  RISE       1
\UART_GSM:BUART:rx_status_3\/main_7  macrocell47   6255   7505  2155652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155750p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  2155750  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3657   4907  2155750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GSM:BUART:tx_state_0\/main_3
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 2155837p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2153190  RISE       1
\UART_GSM:BUART:tx_state_0\/main_3                  macrocell35     3739   7319  2155837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_GSM:BUART:txn\/main_3
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 2155869p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  2155869  RISE       1
\UART_GSM:BUART:txn\/main_3                macrocell33     2917   7287  2155869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GSM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_0\/q                macrocell35     1250   1250  2149522  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   2792   4042  2156615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_2
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2156768p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  2155750  RISE       1
\UART_GSM:BUART:rx_state_0\/main_2   macrocell39   5139   6389  2156768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_2
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 2156768p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  2155750  RISE       1
\UART_GSM:BUART:rx_status_3\/main_2  macrocell47   5139   6389  2156768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2156883p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_0\/q         macrocell39   1250   1250  2149374  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_1  macrocell40   5023   6273  2156883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_1
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 2156883p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_0\/q       macrocell39   1250   1250  2149374  RISE       1
\UART_GSM:BUART:rx_state_3\/main_1  macrocell41   5023   6273  2156883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_1
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 2156883p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_0\/q       macrocell39   1250   1250  2149374  RISE       1
\UART_GSM:BUART:rx_state_2\/main_1  macrocell42   5023   6273  2156883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:tx_state_0\/main_0
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 2156974p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_1\/q       macrocell34   1250   1250  2150615  RISE       1
\UART_GSM:BUART:tx_state_0\/main_0  macrocell35   4933   6183  2156974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2157603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2150093  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_0  macrocell40   4304   5554  2157603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_0
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 2157603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2150093  RISE       1
\UART_GSM:BUART:rx_state_3\/main_0    macrocell41   4304   5554  2157603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_0
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 2157603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2150093  RISE       1
\UART_GSM:BUART:rx_state_2\/main_0    macrocell42   4304   5554  2157603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2157696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  2155750  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_2  macrocell40   4210   5460  2157696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_2
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 2157696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  2155750  RISE       1
\UART_GSM:BUART:rx_state_3\/main_2   macrocell41   4210   5460  2157696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_2
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 2157696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  2155750  RISE       1
\UART_GSM:BUART:rx_state_2\/main_2   macrocell42   4210   5460  2157696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:tx_state_0\/main_4
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 2157701p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_2\/q       macrocell36   1250   1250  2150296  RISE       1
\UART_GSM:BUART:tx_state_0\/main_4  macrocell35   4206   5456  2157701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_1
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_0\/q       macrocell39   1250   1250  2149374  RISE       1
\UART_GSM:BUART:rx_state_0\/main_1  macrocell39   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_0\/q               macrocell39   1250   1250  2149374  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/main_1  macrocell44   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_1
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_0\/q        macrocell39   1250   1250  2149374  RISE       1
\UART_GSM:BUART:rx_status_3\/main_1  macrocell47   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:tx_state_0\/main_2
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 2157770p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150948  RISE       1
\UART_GSM:BUART:tx_state_0\/main_2               macrocell35     5196   5386  2157770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GSM:BUART:rx_state_0\/main_5
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2157796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157796  RISE       1
\UART_GSM:BUART:rx_state_0\/main_5         macrocell39   3421   5361  2157796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:pollcount_0\/q
Path End       : \UART_GSM:BUART:pollcount_1\/main_4
Capture Clock  : \UART_GSM:BUART:pollcount_1\/clock_0
Path slack     : 2157828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_0\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:pollcount_0\/q       macrocell46   1250   1250  2152209  RISE       1
\UART_GSM:BUART:pollcount_1\/main_4  macrocell45   4078   5328  2157828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_1\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:pollcount_0\/q
Path End       : \UART_GSM:BUART:pollcount_0\/main_3
Capture Clock  : \UART_GSM:BUART:pollcount_0\/clock_0
Path slack     : 2157828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_0\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:pollcount_0\/q       macrocell46   1250   1250  2152209  RISE       1
\UART_GSM:BUART:pollcount_0\/main_3  macrocell46   4078   5328  2157828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_0\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:tx_state_1\/main_1
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 2157861p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_0\/q       macrocell35   1250   1250  2149522  RISE       1
\UART_GSM:BUART:tx_state_1\/main_1  macrocell34   4045   5295  2157861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:tx_state_2\/main_1
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 2157861p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_0\/q       macrocell35   1250   1250  2149522  RISE       1
\UART_GSM:BUART:tx_state_2\/main_1  macrocell36   4045   5295  2157861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_GSM:BUART:tx_bitclk\/clock_0
Path slack     : 2157865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_0\/q      macrocell35   1250   1250  2149522  RISE       1
\UART_GSM:BUART:tx_bitclk\/main_1  macrocell37   4042   5292  2157865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:txn\/main_2
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 2157880p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_0\/q  macrocell35   1250   1250  2149522  RISE       1
\UART_GSM:BUART:txn\/main_2    macrocell33   4027   5277  2157880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GSM:BUART:rx_state_0\/main_7
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2157973p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157973  RISE       1
\UART_GSM:BUART:rx_state_0\/main_7         macrocell39   3243   5183  2157973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GSM:BUART:rx_state_0\/main_6
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2157978p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157978  RISE       1
\UART_GSM:BUART:rx_state_0\/main_6         macrocell39   3239   5179  2157978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2158297p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_2\/q         macrocell42   1250   1250  2150787  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_4  macrocell40   3609   4859  2158297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_4
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 2158297p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_2\/q       macrocell42   1250   1250  2150787  RISE       1
\UART_GSM:BUART:rx_state_3\/main_4  macrocell41   3609   4859  2158297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_4
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 2158297p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_2\/q       macrocell42   1250   1250  2150787  RISE       1
\UART_GSM:BUART:rx_state_2\/main_4  macrocell42   3609   4859  2158297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_bitclk\/q
Path End       : \UART_GSM:BUART:tx_state_0\/main_5
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_bitclk\/q        macrocell37   1250   1250  2158414  RISE       1
\UART_GSM:BUART:tx_state_0\/main_5  macrocell35   3493   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_3
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2158502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_3\/q       macrocell41   1250   1250  2151767  RISE       1
\UART_GSM:BUART:rx_state_0\/main_3  macrocell39   3404   4654  2158502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_3\/q               macrocell41   1250   1250  2151767  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/main_2  macrocell44   3404   4654  2158502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_3
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 2158502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_3\/q        macrocell41   1250   1250  2151767  RISE       1
\UART_GSM:BUART:rx_status_3\/main_3  macrocell47   3404   4654  2158502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2158590p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157796  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_5       macrocell40   2627   4567  2158590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GSM:BUART:rx_state_3\/main_5
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 2158590p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157796  RISE       1
\UART_GSM:BUART:rx_state_3\/main_5         macrocell41   2627   4567  2158590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GSM:BUART:rx_state_2\/main_5
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 2158590p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157796  RISE       1
\UART_GSM:BUART:rx_state_2\/main_5         macrocell42   2627   4567  2158590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:txn\/main_4
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 2158615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_2\/q  macrocell36   1250   1250  2150296  RISE       1
\UART_GSM:BUART:txn\/main_4    macrocell33   3292   4542  2158615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:tx_state_1\/main_3
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 2158623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_2\/q       macrocell36   1250   1250  2150296  RISE       1
\UART_GSM:BUART:tx_state_1\/main_3  macrocell34   3284   4534  2158623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:tx_state_2\/main_3
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 2158623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_2\/q       macrocell36   1250   1250  2150296  RISE       1
\UART_GSM:BUART:tx_state_2\/main_3  macrocell36   3284   4534  2158623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_GSM:BUART:tx_bitclk\/clock_0
Path slack     : 2158639p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_2\/q      macrocell36   1250   1250  2150296  RISE       1
\UART_GSM:BUART:tx_bitclk\/main_3  macrocell37   3267   4517  2158639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:pollcount_1\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_8
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_1\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:pollcount_1\/q      macrocell45   1250   1250  2153990  RISE       1
\UART_GSM:BUART:rx_state_0\/main_8  macrocell39   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:pollcount_1\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_5
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_1\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:pollcount_1\/q       macrocell45   1250   1250  2153990  RISE       1
\UART_GSM:BUART:rx_status_3\/main_5  macrocell47   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:txn\/main_1
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 2158824p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_1\/q  macrocell34   1250   1250  2150615  RISE       1
\UART_GSM:BUART:txn\/main_1    macrocell33   3082   4332  2158824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:tx_state_1\/main_0
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 2158833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_1\/q       macrocell34   1250   1250  2150615  RISE       1
\UART_GSM:BUART:tx_state_1\/main_0  macrocell34   3074   4324  2158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:tx_state_2\/main_0
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 2158833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_1\/q       macrocell34   1250   1250  2150615  RISE       1
\UART_GSM:BUART:tx_state_2\/main_0  macrocell36   3074   4324  2158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_GSM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_GSM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158891p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158891  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/main_2   macrocell43   2326   4266  2158891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_GSM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_GSM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158900  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/main_1   macrocell43   2317   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_GSM:BUART:pollcount_1\/main_1
Capture Clock  : \UART_GSM:BUART:pollcount_1\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158900  RISE       1
\UART_GSM:BUART:pollcount_1\/main_1        macrocell45   2317   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_1\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_GSM:BUART:pollcount_0\/main_1
Capture Clock  : \UART_GSM:BUART:pollcount_0\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158900  RISE       1
\UART_GSM:BUART:pollcount_0\/main_1        macrocell46   2317   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_0\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_GSM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_GSM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158901p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158901  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/main_0   macrocell43   2316   4256  2158901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_GSM:BUART:pollcount_1\/main_0
Capture Clock  : \UART_GSM:BUART:pollcount_1\/clock_0
Path slack     : 2158901p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158901  RISE       1
\UART_GSM:BUART:pollcount_1\/main_0        macrocell45   2316   4256  2158901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_1\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_GSM:BUART:pollcount_0\/main_0
Capture Clock  : \UART_GSM:BUART:pollcount_0\/clock_0
Path slack     : 2158901p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158901  RISE       1
\UART_GSM:BUART:pollcount_0\/main_0        macrocell46   2316   4256  2158901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_0\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157973  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_7       macrocell40   2314   4254  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GSM:BUART:rx_state_3\/main_7
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157973  RISE       1
\UART_GSM:BUART:rx_state_3\/main_7         macrocell41   2314   4254  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GSM:BUART:rx_state_2\/main_7
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157973  RISE       1
\UART_GSM:BUART:rx_state_2\/main_7         macrocell42   2314   4254  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157978  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_6       macrocell40   2307   4247  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GSM:BUART:rx_state_3\/main_6
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157978  RISE       1
\UART_GSM:BUART:rx_state_3\/main_6         macrocell41   2307   4247  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GSM:BUART:rx_state_2\/main_6
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157978  RISE       1
\UART_GSM:BUART:rx_state_2\/main_6         macrocell42   2307   4247  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_GSM:BUART:tx_bitclk\/clock_0
Path slack     : 2158957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_1\/q      macrocell34   1250   1250  2150615  RISE       1
\UART_GSM:BUART:tx_bitclk\/main_0  macrocell37   2949   4199  2158957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_last\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_9
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 2158990p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_last\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_last\/q          macrocell48   1250   1250  2158990  RISE       1
\UART_GSM:BUART:rx_state_2\/main_9  macrocell42   2917   4167  2158990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:txn\/q
Path End       : \UART_GSM:BUART:txn\/main_0
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 2159129p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:txn\/q       macrocell33   1250   1250  2159129  RISE       1
\UART_GSM:BUART:txn\/main_0  macrocell33   2778   4028  2159129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:tx_state_0\/main_1
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_state_0\/q       macrocell35   1250   1250  2149522  RISE       1
\UART_GSM:BUART:tx_state_0\/main_1  macrocell35   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_3\/q         macrocell41   1250   1250  2151767  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_3  macrocell40   2630   3880  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_3
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_3\/q       macrocell41   1250   1250  2151767  RISE       1
\UART_GSM:BUART:rx_state_3\/main_3  macrocell41   2630   3880  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_3
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_state_3\/q       macrocell41   1250   1250  2151767  RISE       1
\UART_GSM:BUART:rx_state_2\/main_3  macrocell42   2630   3880  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_0
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 2159289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2150093  RISE       1
\UART_GSM:BUART:rx_state_0\/main_0    macrocell39   2617   3867  2159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  2150093  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/main_0  macrocell44   2617   3867  2159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_0
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 2159289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  2150093  RISE       1
\UART_GSM:BUART:rx_status_3\/main_0   macrocell47   2617   3867  2159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_GSM:BUART:tx_bitclk\/clock_0
Path slack     : 2159291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150948  RISE       1
\UART_GSM:BUART:tx_bitclk\/main_2                macrocell37     3676   3866  2159291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_bitclk\/q
Path End       : \UART_GSM:BUART:tx_state_1\/main_5
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 2159325p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_bitclk\/q        macrocell37   1250   1250  2158414  RISE       1
\UART_GSM:BUART:tx_state_1\/main_5  macrocell34   2582   3832  2159325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_bitclk\/q
Path End       : \UART_GSM:BUART:tx_state_2\/main_5
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 2159325p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_bitclk\/q        macrocell37   1250   1250  2158414  RISE       1
\UART_GSM:BUART:tx_state_2\/main_5  macrocell36   2582   3832  2159325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_bitclk\/q
Path End       : \UART_GSM:BUART:txn\/main_6
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 2159329p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:tx_bitclk\/q  macrocell37   1250   1250  2158414  RISE       1
\UART_GSM:BUART:txn\/main_6   macrocell33   2578   3828  2159329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:pollcount_1\/q
Path End       : \UART_GSM:BUART:pollcount_1\/main_2
Capture Clock  : \UART_GSM:BUART:pollcount_1\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_1\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_GSM:BUART:pollcount_1\/q       macrocell45   1250   1250  2153990  RISE       1
\UART_GSM:BUART:pollcount_1\/main_2  macrocell45   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:pollcount_1\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_load_fifo\/q
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_load_fifo\/q            macrocell40     1250   1250  2154567  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2626   3876  2159660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:tx_state_1\/main_2
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 2159842p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3315
-------------------------------------   ---- 
End-of-path arrival time (ps)           3315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150948  RISE       1
\UART_GSM:BUART:tx_state_1\/main_2               macrocell34     3125   3315  2159842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:tx_state_2\/main_2
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 2159842p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3315
-------------------------------------   ---- 
End-of-path arrival time (ps)           3315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2150948  RISE       1
\UART_GSM:BUART:tx_state_2\/main_2               macrocell36     3125   3315  2159842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GSM:BUART:tx_state_1\/main_4
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 2160348p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2809
-------------------------------------   ---- 
End-of-path arrival time (ps)           2809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160348  RISE       1
\UART_GSM:BUART:tx_state_1\/main_4               macrocell34     2619   2809  2160348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GSM:BUART:tx_state_2\/main_4
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 2160348p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2809
-------------------------------------   ---- 
End-of-path arrival time (ps)           2809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160348  RISE       1
\UART_GSM:BUART:tx_state_2\/main_4               macrocell36     2619   2809  2160348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GSM:BUART:txn\/main_5
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 2160359p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2797
-------------------------------------   ---- 
End-of-path arrival time (ps)           2797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160348  RISE       1
\UART_GSM:BUART:txn\/main_5                      macrocell33     2607   2797  2160359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_status_3\/q
Path End       : \UART_GSM:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_GSM:BUART:sRX:RxSts\/clock
Path slack     : 2160696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_GSM:BUART:rx_status_3\/q       macrocell47    1250   1250  2160696  RISE       1
\UART_GSM:BUART:sRX:RxSts\/status_3  statusicell4   4221   5471  2160696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024264p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11213
-------------------------------------   ----- 
End-of-path arrival time (ps)           11213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  13024264  RISE       1
\UART_SIG:BUART:counter_load_not\/main_2           macrocell2      5384   5574  13024264  RISE       1
\UART_SIG:BUART:counter_load_not\/q                macrocell2      3350   8924  13024264  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  11213  13024264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SIG:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024909p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11398
-------------------------------------   ----- 
End-of-path arrival time (ps)           11398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  13024909  RISE       1
\UART_SIG:BUART:rx_counter_load\/main_0  macrocell5    4485   5735  13024909  RISE       1
\UART_SIG:BUART:rx_counter_load\/q       macrocell5    3350   9085  13024909  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/load   count7cell    2313  11398  13024909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SIG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_SIG:BUART:sTX:TxSts\/clock
Path slack     : 13026733p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14433
-------------------------------------   ----- 
End-of-path arrival time (ps)           14433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13026733  RISE       1
\UART_SIG:BUART:tx_status_0\/main_3                 macrocell3      5173   8753  13026733  RISE       1
\UART_SIG:BUART:tx_status_0\/q                      macrocell3      3350  12103  13026733  RISE       1
\UART_SIG:BUART:sTX:TxSts\/status_0                 statusicell1    2330  14433  13026733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028573p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  13024909  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5834   7084  13028573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SIG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029424p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q                macrocell18     1250   1250  13024571  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4983   6233  13029424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029505p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024264  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5962   6152  13029505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SIG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SIG:BUART:sRX:RxSts\/clock
Path slack     : 13029618p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11549
-------------------------------------   ----- 
End-of-path arrival time (ps)           11549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13029618  RISE       1
\UART_SIG:BUART:rx_status_4\/main_1                 macrocell7      2302   5882  13029618  RISE       1
\UART_SIG:BUART:rx_status_4\/q                      macrocell7      3350   9232  13029618  RISE       1
\UART_SIG:BUART:sRX:RxSts\/status_4                 statusicell2    2317  11549  13029618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SIG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13030488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13026733  RISE       1
\UART_SIG:BUART:tx_state_0\/main_3                  macrocell19     4089   7669  13030488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q                macrocell23     1250   1250  13026629  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3681   4931  13030726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13030887p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030887  RISE       1
\UART_SIG:BUART:rx_state_0\/main_2   macrocell23   6020   7270  13030887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13030887p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  13030887  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_2  macrocell24   6020   7270  13030887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13030887p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030887  RISE       1
\UART_SIG:BUART:rx_state_3\/main_2   macrocell25   6020   7270  13030887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_SIG:BUART:txn\/main_3
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13030900p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7257
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13030900  RISE       1
\UART_SIG:BUART:txn\/main_3                macrocell17     2887   7257  13030900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SIG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031172p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q                macrocell19     1250   1250  13025365  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3235   4485  13031172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  13030887  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3193   4443  13031214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13031440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030887  RISE       1
\UART_SIG:BUART:rx_state_2\/main_2   macrocell26   5467   6717  13031440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_bitclk_enable\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13031440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030887  RISE       1
\UART_SIG:BUART:rx_status_3\/main_2  macrocell31   5467   6717  13031440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13031838p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024909  RISE       1
\UART_SIG:BUART:rx_state_2\/main_0    macrocell26   5069   6319  13031838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031838p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  13024909  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_0  macrocell28   5069   6319  13031838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13031838p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024909  RISE       1
\UART_SIG:BUART:rx_status_3\/main_0   macrocell31   5069   6319  13031838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13032023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024264  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_2                macrocell21     5943   6133  13032023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13032421p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024909  RISE       1
\UART_SIG:BUART:rx_state_0\/main_0    macrocell23   4485   5735  13032421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13032421p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024909  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_0  macrocell24   4485   5735  13032421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13032421p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024909  RISE       1
\UART_SIG:BUART:rx_state_3\/main_0    macrocell25   4485   5735  13032421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13032479p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q      macrocell18   1250   1250  13024571  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_0  macrocell21   4428   5678  13032479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:txn\/main_1
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13032596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q  macrocell18   1250   1250  13024571  RISE       1
\UART_SIG:BUART:txn\/main_1    macrocell17   4310   5560  13032596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:txn\/main_2
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13032780p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q  macrocell19   1250   1250  13025365  RISE       1
\UART_SIG:BUART:txn\/main_2    macrocell17   4127   5377  13032780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_load_fifo\/q
Path End       : \UART_SIG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SIG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032829p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_load_fifo\/q            macrocell24     1250   1250  13030375  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4457   5707  13032829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:txn\/main_4
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13033043p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q  macrocell20   1250   1250  13025477  RISE       1
\UART_SIG:BUART:txn\/main_4    macrocell17   3864   5114  13033043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_last\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033248p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_last\/q          macrocell32   1250   1250  13033248  RISE       1
\UART_SIG:BUART:rx_state_2\/main_6  macrocell26   3659   4909  13033248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SIG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SIG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033281p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033281  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/main_2   macrocell27   2936   4876  13033281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SIG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SIG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033292  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/main_1   macrocell27   2925   4865  13033292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033292  RISE       1
MODIN1_1/main_1                            macrocell29   2925   4865  13033292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033292  RISE       1
MODIN1_0/main_1                            macrocell30   2925   4865  13033292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SIG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SIG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033294  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/main_0   macrocell27   2923   4863  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033294  RISE       1
MODIN1_1/main_0                            macrocell29   2923   4863  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033294  RISE       1
MODIN1_0/main_0                            macrocell30   2923   4863  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_SIG:BUART:rx_state_0\/main_10        macrocell23   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_7       macrocell24   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_SIG:BUART:rx_state_3\/main_7         macrocell25   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SIG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_SIG:BUART:rx_state_2\/main_9         macrocell26   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_SIG:BUART:rx_state_0\/main_9         macrocell23   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_6       macrocell24   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_SIG:BUART:rx_state_3\/main_6         macrocell25   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_SIG:BUART:rx_state_0\/main_8         macrocell23   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_5       macrocell24   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_SIG:BUART:rx_state_3\/main_5         macrocell25   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SIG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_SIG:BUART:rx_state_2\/main_8         macrocell26   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SIG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_SIG:BUART:rx_state_2\/main_7         macrocell26   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13033495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q       macrocell18   1250   1250  13024571  RISE       1
\UART_SIG:BUART:tx_state_1\/main_0  macrocell18   3412   4662  13033495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13033495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q       macrocell18   1250   1250  13024571  RISE       1
\UART_SIG:BUART:tx_state_0\/main_0  macrocell19   3412   4662  13033495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_1\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13033495p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_1\/q       macrocell18   1250   1250  13024571  RISE       1
\UART_SIG:BUART:tx_state_2\/main_0  macrocell20   3412   4662  13033495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13033522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                           macrocell29   1250   1250  13028989  RISE       1
\UART_SIG:BUART:rx_status_3\/main_6  macrocell31   3385   4635  13033522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13033523p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                           macrocell30   1250   1250  13028992  RISE       1
\UART_SIG:BUART:rx_status_3\/main_7  macrocell31   3383   4633  13033523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033538p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                          macrocell29   1250   1250  13028989  RISE       1
\UART_SIG:BUART:rx_state_0\/main_6  macrocell23   3368   4618  13033538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13033540p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                          macrocell30   1250   1250  13028992  RISE       1
\UART_SIG:BUART:rx_state_0\/main_7  macrocell23   3367   4617  13033540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13033678p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q      macrocell19   1250   1250  13025365  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_1  macrocell21   3229   4479  13033678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13033687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q       macrocell19   1250   1250  13025365  RISE       1
\UART_SIG:BUART:tx_state_1\/main_1  macrocell18   3220   4470  13033687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13033687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q       macrocell19   1250   1250  13025365  RISE       1
\UART_SIG:BUART:tx_state_0\/main_1  macrocell19   3220   4470  13033687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_0\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13033687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_0\/q       macrocell19   1250   1250  13025365  RISE       1
\UART_SIG:BUART:tx_state_2\/main_1  macrocell20   3220   4470  13033687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:txn\/main_6
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13033696p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q  macrocell21   1250   1250  13033696  RISE       1
\UART_SIG:BUART:txn\/main_6   macrocell17   3210   4460  13033696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_SIG:BUART:tx_bitclk\/clock_0
Path slack     : 13033794p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q      macrocell20   1250   1250  13025477  RISE       1
\UART_SIG:BUART:tx_bitclk\/main_3  macrocell21   3113   4363  13033794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13033943p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q       macrocell20   1250   1250  13025477  RISE       1
\UART_SIG:BUART:tx_state_1\/main_3  macrocell18   2963   4213  13033943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13033943p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q       macrocell20   1250   1250  13025477  RISE       1
\UART_SIG:BUART:tx_state_0\/main_4  macrocell19   2963   4213  13033943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_state_2\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13033943p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_state_2\/q       macrocell20   1250   1250  13025477  RISE       1
\UART_SIG:BUART:tx_state_2\/main_3  macrocell20   2963   4213  13033943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13034105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q       macrocell26   1250   1250  13026592  RISE       1
\UART_SIG:BUART:rx_state_0\/main_4  macrocell23   2802   4052  13034105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q         macrocell26   1250   1250  13026592  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_4  macrocell24   2802   4052  13034105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13034105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q       macrocell26   1250   1250  13026592  RISE       1
\UART_SIG:BUART:rx_state_3\/main_4  macrocell25   2802   4052  13034105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q       macrocell26   1250   1250  13026592  RISE       1
\UART_SIG:BUART:rx_state_2\/main_4  macrocell26   2793   4043  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q               macrocell26   1250   1250  13026592  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_3  macrocell28   2793   4043  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_2\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_2\/q        macrocell26   1250   1250  13026592  RISE       1
\UART_SIG:BUART:rx_status_3\/main_4  macrocell31   2793   4043  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034130p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q       macrocell23   1250   1250  13026629  RISE       1
\UART_SIG:BUART:rx_state_2\/main_1  macrocell26   2777   4027  13034130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034130p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q               macrocell23   1250   1250  13026629  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_1  macrocell28   2777   4027  13034130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13034130p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q        macrocell23   1250   1250  13026629  RISE       1
\UART_SIG:BUART:rx_status_3\/main_1  macrocell31   2777   4027  13034130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13034142p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q       macrocell23   1250   1250  13026629  RISE       1
\UART_SIG:BUART:rx_state_0\/main_1  macrocell23   2765   4015  13034142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034142p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q         macrocell23   1250   1250  13026629  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_1  macrocell24   2765   4015  13034142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_0\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13034142p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_0\/q       macrocell23   1250   1250  13026629  RISE       1
\UART_SIG:BUART:rx_state_3\/main_1  macrocell25   2765   4015  13034142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13034214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024264  RISE       1
\UART_SIG:BUART:tx_state_1\/main_2               macrocell18     3753   3943  13034214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13034214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024264  RISE       1
\UART_SIG:BUART:tx_state_0\/main_2               macrocell19     3753   3943  13034214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_SIG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13034214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13024264  RISE       1
\UART_SIG:BUART:tx_state_2\/main_2               macrocell20     3753   3943  13034214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_0\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q       macrocell25   1250   1250  13026796  RISE       1
\UART_SIG:BUART:rx_state_0\/main_3  macrocell23   2598   3848  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SIG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q         macrocell25   1250   1250  13026796  RISE       1
\UART_SIG:BUART:rx_load_fifo\/main_3  macrocell24   2598   3848  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_3\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q       macrocell25   1250   1250  13026796  RISE       1
\UART_SIG:BUART:rx_state_3\/main_3  macrocell25   2598   3848  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SIG:BUART:rx_state_2\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q       macrocell25   1250   1250  13026796  RISE       1
\UART_SIG:BUART:rx_state_2\/main_3  macrocell26   2596   3846  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SIG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q               macrocell25   1250   1250  13026796  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/main_2  macrocell28   2596   3846  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_state_3\/q
Path End       : \UART_SIG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SIG:BUART:rx_status_3\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_state_3\/q        macrocell25   1250   1250  13026796  RISE       1
\UART_SIG:BUART:rx_status_3\/main_3  macrocell31   2596   3846  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13034594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q        macrocell21   1250   1250  13033696  RISE       1
\UART_SIG:BUART:tx_state_1\/main_5  macrocell18   2313   3563  13034594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_SIG:BUART:tx_state_0\/clock_0
Path slack     : 13034594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q        macrocell21   1250   1250  13033696  RISE       1
\UART_SIG:BUART:tx_state_0\/main_5  macrocell19   2313   3563  13034594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:tx_bitclk\/q
Path End       : \UART_SIG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13034594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:tx_bitclk\/q        macrocell21   1250   1250  13033696  RISE       1
\UART_SIG:BUART:tx_state_2\/main_5  macrocell20   2313   3563  13034594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  13028989  RISE       1
MODIN1_1/main_3  macrocell29   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  13028992  RISE       1
MODIN1_1/main_4  macrocell29   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  13028992  RISE       1
MODIN1_0/main_3  macrocell30   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:txn\/q
Path End       : \UART_SIG:BUART:txn\/main_0
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13034619p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_SIG:BUART:txn\/q       macrocell17   1250   1250  13034619  RISE       1
\UART_SIG:BUART:txn\/main_0  macrocell17   2288   3538  13034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_SIG:BUART:txn\/main_5
Capture Clock  : \UART_SIG:BUART:txn\/clock_0
Path slack     : 13034763p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3394
-------------------------------------   ---- 
End-of-path arrival time (ps)           3394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034763  RISE       1
\UART_SIG:BUART:txn\/main_5                      macrocell17     3204   3394  13034763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_SIG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_SIG:BUART:tx_state_1\/clock_0
Path slack     : 13035640p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2517
-------------------------------------   ---- 
End-of-path arrival time (ps)           2517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034763  RISE       1
\UART_SIG:BUART:tx_state_1\/main_4               macrocell18     2327   2517  13035640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_SIG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_SIG:BUART:tx_state_2\/clock_0
Path slack     : 13035640p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2517
-------------------------------------   ---- 
End-of-path arrival time (ps)           2517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034763  RISE       1
\UART_SIG:BUART:tx_state_2\/main_4               macrocell20     2327   2517  13035640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SIG:BUART:rx_status_3\/q
Path End       : \UART_SIG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SIG:BUART:sRX:RxSts\/clock
Path slack     : 13037014p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_SIG_IntClock:R#1 vs. UART_SIG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_SIG:BUART:rx_status_3\/q       macrocell31    1250   1250  13037014  RISE       1
\UART_SIG:BUART:sRX:RxSts\/status_3  statusicell2   2902   4152  13037014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SIG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

