Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 15 20:39:50 2021
| Host         : DESKTOP-S0HONA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file votingMachine_timing_summary_routed.rpt -pb votingMachine_timing_summary_routed.pb -rpx votingMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : votingMachine
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.170        0.000                      0                  334        0.083        0.000                      0                  334        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.170        0.000                      0                  334        0.083        0.000                      0                  334        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 14.603 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.726     9.466    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y42        FDRE                                         r  nolabel_line101/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.698    14.603    nolabel_line101/CLK
    SLICE_X111Y42        FDRE                                         r  nolabel_line101/counter_reg[10]/C
                         clock pessimism              0.497    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429    14.636    nolabel_line101/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 14.603 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.726     9.466    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y42        FDRE                                         r  nolabel_line101/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.698    14.603    nolabel_line101/CLK
    SLICE_X111Y42        FDRE                                         r  nolabel_line101/counter_reg[11]/C
                         clock pessimism              0.497    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429    14.636    nolabel_line101/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 14.603 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.726     9.466    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y42        FDRE                                         r  nolabel_line101/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.698    14.603    nolabel_line101/CLK
    SLICE_X111Y42        FDRE                                         r  nolabel_line101/counter_reg[8]/C
                         clock pessimism              0.497    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429    14.636    nolabel_line101/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 14.603 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.726     9.466    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y42        FDRE                                         r  nolabel_line101/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.698    14.603    nolabel_line101/CLK
    SLICE_X111Y42        FDRE                                         r  nolabel_line101/counter_reg[9]/C
                         clock pessimism              0.497    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429    14.636    nolabel_line101/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.828ns (19.297%)  route 3.463ns (80.703%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.677     9.417    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y43        FDRE                                         r  nolabel_line101/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.699    14.604    nolabel_line101/CLK
    SLICE_X111Y43        FDRE                                         r  nolabel_line101/counter_reg[12]/C
                         clock pessimism              0.497    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429    14.637    nolabel_line101/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.828ns (19.297%)  route 3.463ns (80.703%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.677     9.417    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y43        FDRE                                         r  nolabel_line101/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.699    14.604    nolabel_line101/CLK
    SLICE_X111Y43        FDRE                                         r  nolabel_line101/counter_reg[13]/C
                         clock pessimism              0.497    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429    14.637    nolabel_line101/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.828ns (19.297%)  route 3.463ns (80.703%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.677     9.417    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y43        FDRE                                         r  nolabel_line101/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.699    14.604    nolabel_line101/CLK
    SLICE_X111Y43        FDRE                                         r  nolabel_line101/counter_reg[14]/C
                         clock pessimism              0.497    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429    14.637    nolabel_line101/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.828ns (19.297%)  route 3.463ns (80.703%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.677     9.417    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y43        FDRE                                         r  nolabel_line101/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.699    14.604    nolabel_line101/CLK
    SLICE_X111Y43        FDRE                                         r  nolabel_line101/counter_reg[15]/C
                         clock pessimism              0.497    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429    14.637    nolabel_line101/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.828ns (19.305%)  route 3.461ns (80.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.675     9.415    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y46        FDRE                                         r  nolabel_line101/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.699    14.604    nolabel_line101/CLK
    SLICE_X111Y46        FDRE                                         r  nolabel_line101/counter_reg[24]/C
                         clock pessimism              0.497    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X111Y46        FDRE (Setup_fdre_C_R)       -0.429    14.637    nolabel_line101/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 nolabel_line101/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.828ns (19.305%)  route 3.461ns (80.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.126    nolabel_line101/CLK
    SLICE_X111Y45        FDRE                                         r  nolabel_line101/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     5.582 f  nolabel_line101/counter_reg[20]/Q
                         net (fo=3, routed)           0.836     6.419    nolabel_line101/counter_reg[20]
    SLICE_X110Y44        LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  nolabel_line101/leds[7]_i_5/O
                         net (fo=1, routed)           0.986     7.529    nolabel_line101/leds[7]_i_5_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.653 f  nolabel_line101/leds[7]_i_3/O
                         net (fo=3, routed)           0.963     8.616    nolabel_line101/leds[7]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I0_O)        0.124     8.740 r  nolabel_line101/counter[0]_i_1__0/O
                         net (fo=31, routed)          0.675     9.415    nolabel_line101/counter[0]_i_1__0_n_0
    SLICE_X111Y46        FDRE                                         r  nolabel_line101/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.699    14.604    nolabel_line101/CLK
    SLICE_X111Y46        FDRE                                         r  nolabel_line101/counter_reg[25]/C
                         clock pessimism              0.497    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X111Y46        FDRE (Setup_fdre_C_R)       -0.429    14.637    nolabel_line101/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bc4/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc4/valid_vote_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.254ns (56.800%)  route 0.193ns (43.200%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.638     1.531    bc4/CLK
    SLICE_X108Y50        FDRE                                         r  bc4/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.164     1.695 f  bc4/counter_reg[25]/Q
                         net (fo=4, routed)           0.142     1.837    bc4/counter_reg[25]
    SLICE_X109Y48        LUT6 (Prop_lut6_I4_O)        0.045     1.882 r  bc4/valid_vote_i_4__2/O
                         net (fo=1, routed)           0.051     1.933    bc4/valid_vote_i_4__2_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I2_O)        0.045     1.978 r  bc4/valid_vote_i_1__2/O
                         net (fo=1, routed)           0.000     1.978    bc4/valid_vote
    SLICE_X109Y48        FDRE                                         r  bc4/valid_vote_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.911     2.052    bc4/CLK
    SLICE_X109Y48        FDRE                                         r  bc4/valid_vote_reg/C
                         clock pessimism             -0.248     1.804    
    SLICE_X109Y48        FDRE (Hold_fdre_C_D)         0.091     1.895    bc4/valid_vote_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bc2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.534    bc2/CLK
    SLICE_X112Y49        FDRE                                         r  bc2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.698 r  bc2/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.824    bc2/counter_reg[18]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.980 r  bc2/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.981    bc2/counter_reg[16]_i_1__1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.034 r  bc2/counter_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.034    bc2/counter_reg[20]_i_1__1_n_7
    SLICE_X112Y50        FDRE                                         r  bc2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.911     2.052    bc2/CLK
    SLICE_X112Y50        FDRE                                         r  bc2/counter_reg[20]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134     1.938    bc2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bc4/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc4/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.640     1.533    bc4/CLK
    SLICE_X108Y49        FDRE                                         r  bc4/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     1.697 r  bc4/counter_reg[22]/Q
                         net (fo=2, routed)           0.126     1.823    bc4/counter_reg[22]
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.979 r  bc4/counter_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.979    bc4/counter_reg[20]_i_1__2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.032 r  bc4/counter_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.032    bc4/counter_reg[24]_i_1__2_n_7
    SLICE_X108Y50        FDRE                                         r  bc4/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.908     2.049    bc4/CLK
    SLICE_X108Y50        FDRE                                         r  bc4/counter_reg[24]/C
                         clock pessimism             -0.248     1.801    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     1.935    bc4/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bc3/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc3/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.640     1.533    bc3/CLK
    SLICE_X107Y49        FDRE                                         r  bc3/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  bc3/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.793    bc3/counter_reg[23]
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.953 r  bc3/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    bc3/counter_reg[20]_i_1__0_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.008 r  bc3/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.008    bc3/counter_reg[24]_i_1__0_n_7
    SLICE_X107Y50        FDRE                                         r  bc3/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.908     2.049    bc3/CLK
    SLICE_X107Y50        FDRE                                         r  bc3/counter_reg[24]/C
                         clock pessimism             -0.248     1.801    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105     1.906    bc3/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bc2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.534    bc2/CLK
    SLICE_X112Y49        FDRE                                         r  bc2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.698 r  bc2/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.824    bc2/counter_reg[18]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.980 r  bc2/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.981    bc2/counter_reg[16]_i_1__1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.047 r  bc2/counter_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.047    bc2/counter_reg[20]_i_1__1_n_5
    SLICE_X112Y50        FDRE                                         r  bc2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.911     2.052    bc2/CLK
    SLICE_X112Y50        FDRE                                         r  bc2/counter_reg[22]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134     1.938    bc2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bc4/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc4/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.640     1.533    bc4/CLK
    SLICE_X108Y49        FDRE                                         r  bc4/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     1.697 r  bc4/counter_reg[22]/Q
                         net (fo=2, routed)           0.126     1.823    bc4/counter_reg[22]
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.979 r  bc4/counter_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.979    bc4/counter_reg[20]_i_1__2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.045 r  bc4/counter_reg[24]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.045    bc4/counter_reg[24]_i_1__2_n_5
    SLICE_X108Y50        FDRE                                         r  bc4/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.908     2.049    bc4/CLK
    SLICE_X108Y50        FDRE                                         r  bc4/counter_reg[26]/C
                         clock pessimism             -0.248     1.801    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     1.935    bc4/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bc3/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc3/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.640     1.533    bc3/CLK
    SLICE_X107Y49        FDRE                                         r  bc3/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  bc3/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.793    bc3/counter_reg[23]
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.953 r  bc3/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    bc3/counter_reg[20]_i_1__0_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.019 r  bc3/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.019    bc3/counter_reg[24]_i_1__0_n_5
    SLICE_X107Y50        FDRE                                         r  bc3/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.908     2.049    bc3/CLK
    SLICE_X107Y50        FDRE                                         r  bc3/counter_reg[26]/C
                         clock pessimism             -0.248     1.801    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105     1.906    bc3/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bc1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc1/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.355ns (72.395%)  route 0.135ns (27.605%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.534    bc1/CLK
    SLICE_X113Y49        FDRE                                         r  bc1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bc1/counter_reg[19]/Q
                         net (fo=4, routed)           0.135     1.810    bc1/counter_reg[19]
    SLICE_X113Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.970 r  bc1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    bc1/counter_reg[16]_i_1_n_0
    SLICE_X113Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.024 r  bc1/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    bc1/counter_reg[20]_i_1_n_7
    SLICE_X113Y50        FDRE                                         r  bc1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.911     2.052    bc1/CLK
    SLICE_X113Y50        FDRE                                         r  bc1/counter_reg[20]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.105     1.909    bc1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bc1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.366ns (73.001%)  route 0.135ns (26.999%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.534    bc1/CLK
    SLICE_X113Y49        FDRE                                         r  bc1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bc1/counter_reg[19]/Q
                         net (fo=4, routed)           0.135     1.810    bc1/counter_reg[19]
    SLICE_X113Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.970 r  bc1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    bc1/counter_reg[16]_i_1_n_0
    SLICE_X113Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.035 r  bc1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.035    bc1/counter_reg[20]_i_1_n_5
    SLICE_X113Y50        FDRE                                         r  bc1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.911     2.052    bc1/CLK
    SLICE_X113Y50        FDRE                                         r  bc1/counter_reg[22]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.105     1.909    bc1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bc2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc2/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.534    bc2/CLK
    SLICE_X112Y49        FDRE                                         r  bc2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.698 r  bc2/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.824    bc2/counter_reg[18]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.980 r  bc2/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.981    bc2/counter_reg[16]_i_1__1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.070 r  bc2/counter_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.070    bc2/counter_reg[20]_i_1__1_n_6
    SLICE_X112Y50        FDRE                                         r  bc2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.911     2.052    bc2/CLK
    SLICE_X112Y50        FDRE                                         r  bc2/counter_reg[21]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134     1.938    bc2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y49  VL/cand1_vote_rcvd_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y49  VL/cand2_vote_rcvd_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y48  VL/cand3_vote_rcvd_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y48  VL/cand4_vote_rcvd_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y48  bc1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y48  bc1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y49  bc1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y49  bc1/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y49  bc1/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  VL/cand1_vote_rcvd_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y49  VL/cand2_vote_rcvd_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y48  VL/cand3_vote_rcvd_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y48  VL/cand4_vote_rcvd_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y48  bc1/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y48  bc1/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  bc1/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  bc1/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  bc1/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  bc1/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  bc1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  bc1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  bc1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  bc1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  bc1/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  bc1/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  bc1/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  bc2/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  bc2/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  bc2/counter_reg[3]/C



