0.6
2019.2
Nov  6 2019
21:42:20
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_in_r.v,1640092624,systemVerilog,,,,AESL_axi_s_in_r,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_out_r.v,1640092624,systemVerilog,,,,AESL_axi_s_out_r,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_fifo.v,1640092624,systemVerilog,,,,fifo,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.v,1640092603,systemVerilog,,,,dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/ip/xil_defaultlib/myproject_axi_ap_fpext_1_no_dsp_32.vhd,1640092636,vhdl,,,,myproject_axi_ap_fpext_1_no_dsp_32,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.v,1640092604,systemVerilog,,,,myproject,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v,1640092624,systemVerilog,,,,apatb_myproject_axi_top,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.v,1640092604,systemVerilog,,,,myproject_axi,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v,1640092605,systemVerilog,,,,myproject_axi_ashr_54ns_32ns_54_2_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_fpext_32ns_64_3_1.v,1640092605,systemVerilog,,,,myproject_axi_fpext_32ns_64_3_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v,1640092605,systemVerilog,,,,myproject_axi_lshr_32ns_32ns_32_2_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_10ns_16s_26_2_0.v,1640092605,systemVerilog,,,,myproject_axi_mul_10ns_16s_26_2_0;myproject_axi_mul_10ns_16s_26_2_0_MulnS_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_10s_16s_26_2_0.v,1640092605,systemVerilog,,,,myproject_axi_mul_10s_16s_26_2_0;myproject_axi_mul_10s_16s_26_2_0_MulnS_3,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_11ns_16s_26_2_0.v,1640092605,systemVerilog,,,,myproject_axi_mul_11ns_16s_26_2_0;myproject_axi_mul_11ns_16s_26_2_0_MulnS_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_7ns_16s_23_2_0.v,1640092605,systemVerilog,,,,myproject_axi_mul_7ns_16s_23_2_0;myproject_axi_mul_7ns_16s_23_2_0_MulnS_4,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_8ns_16s_24_2_0.v,1640092605,systemVerilog,,,,myproject_axi_mul_8ns_16s_24_2_0;myproject_axi_mul_8ns_16s_24_2_0_MulnS_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_8s_16s_24_2_0.v,1640092605,systemVerilog,,,,myproject_axi_mul_8s_16s_24_2_0;myproject_axi_mul_8s_16s_24_2_0_MulnS_7,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_9ns_16s_25_2_0.v,1640092605,systemVerilog,,,,myproject_axi_mul_9ns_16s_25_2_0;myproject_axi_mul_9ns_16s_25_2_0_MulnS_5,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_9s_16s_25_2_0.v,1640092605,systemVerilog,,,,myproject_axi_mul_9s_16s_25_2_0;myproject_axi_mul_9s_16s_25_2_0_MulnS_6,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mux_42_16_1_1.v,1640092605,systemVerilog,,,,myproject_axi_mux_42_16_1_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v,1640092605,systemVerilog,,,,myproject_axi_shl_64ns_32ns_64_2_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/regslice_core.v,1640092605,systemVerilog,,,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
