// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Softmax_Softmax,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcv80-lsva4737-2MHP-e-S,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.649000,HLS_SYN_LAT=28759,HLS_SYN_TPT=16450,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1068,HLS_SYN_LUT=3743,HLS_VERSION=2025_1_1}" *)

module Softmax (
        s_axi_CTRL_BUS_AWVALID,
        s_axi_CTRL_BUS_AWREADY,
        s_axi_CTRL_BUS_AWADDR,
        s_axi_CTRL_BUS_WVALID,
        s_axi_CTRL_BUS_WREADY,
        s_axi_CTRL_BUS_WDATA,
        s_axi_CTRL_BUS_WSTRB,
        s_axi_CTRL_BUS_ARVALID,
        s_axi_CTRL_BUS_ARREADY,
        s_axi_CTRL_BUS_ARADDR,
        s_axi_CTRL_BUS_RVALID,
        s_axi_CTRL_BUS_RREADY,
        s_axi_CTRL_BUS_RDATA,
        s_axi_CTRL_BUS_RRESP,
        s_axi_CTRL_BUS_BVALID,
        s_axi_CTRL_BUS_BREADY,
        s_axi_CTRL_BUS_BRESP,
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        out_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        ap_start,
        out_stream_TVALID,
        out_stream_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);

parameter    C_S_AXI_CTRL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_BUS_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_CTRL_BUS_AWVALID;
output   s_axi_CTRL_BUS_AWREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_CTRL_BUS_AWADDR;
input   s_axi_CTRL_BUS_WVALID;
output   s_axi_CTRL_BUS_WREADY;
input  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_CTRL_BUS_WDATA;
input  [C_S_AXI_CTRL_BUS_WSTRB_WIDTH - 1:0] s_axi_CTRL_BUS_WSTRB;
input   s_axi_CTRL_BUS_ARVALID;
output   s_axi_CTRL_BUS_ARREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_CTRL_BUS_ARADDR;
output   s_axi_CTRL_BUS_RVALID;
input   s_axi_CTRL_BUS_RREADY;
output  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_CTRL_BUS_RDATA;
output  [1:0] s_axi_CTRL_BUS_RRESP;
output   s_axi_CTRL_BUS_BVALID;
input   s_axi_CTRL_BUS_BREADY;
output  [1:0] s_axi_CTRL_BUS_BRESP;
input   ap_clk;
input   ap_rst_n;
input  [15:0] in_stream_TDATA;
output  [15:0] out_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input   ap_start;
output   out_stream_TVALID;
input   out_stream_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire   [31:0] seq_len;
wire    Loop_max_value_proc_U0_ap_start;
wire    Loop_max_value_proc_U0_ap_done;
wire    Loop_max_value_proc_U0_ap_continue;
wire    Loop_max_value_proc_U0_ap_idle;
wire    Loop_max_value_proc_U0_ap_ready;
wire    Loop_max_value_proc_U0_start_out;
wire    Loop_max_value_proc_U0_start_write;
wire   [15:0] Loop_max_value_proc_U0_max_value_stream_din;
wire    Loop_max_value_proc_U0_max_value_stream_write;
wire    Loop_max_value_proc_U0_in_stream_TREADY;
wire   [15:0] Loop_max_value_proc_U0_max_bypass_stream_din;
wire    Loop_max_value_proc_U0_max_bypass_stream_write;
wire   [31:0] Loop_max_value_proc_U0_seq_len_c1_din;
wire    Loop_max_value_proc_U0_seq_len_c1_write;
wire    Loop_sub_max_proc_U0_ap_start;
wire    Loop_sub_max_proc_U0_start_full_n;
wire    Loop_sub_max_proc_U0_ap_done;
wire    Loop_sub_max_proc_U0_ap_continue;
wire    Loop_sub_max_proc_U0_ap_idle;
wire    Loop_sub_max_proc_U0_ap_ready;
wire    Loop_sub_max_proc_U0_start_out;
wire    Loop_sub_max_proc_U0_start_write;
wire    Loop_sub_max_proc_U0_max_value_stream_read;
wire    Loop_sub_max_proc_U0_seq_len_read;
wire   [15:0] Loop_sub_max_proc_U0_sum_exp_stream_din;
wire    Loop_sub_max_proc_U0_sum_exp_stream_write;
wire    Loop_sub_max_proc_U0_max_bypass_stream_read;
wire   [15:0] Loop_sub_max_proc_U0_exp_bypass_stream_din;
wire    Loop_sub_max_proc_U0_exp_bypass_stream_write;
wire   [31:0] Loop_sub_max_proc_U0_exp_bypass_stream_num_data_valid;
wire   [31:0] Loop_sub_max_proc_U0_exp_bypass_stream_fifo_cap;
wire   [31:0] Loop_sub_max_proc_U0_seq_len_c_din;
wire    Loop_sub_max_proc_U0_seq_len_c_write;
wire    Loop_divide_proc_U0_ap_start;
wire    Loop_divide_proc_U0_ap_done;
wire    Loop_divide_proc_U0_ap_continue;
wire    Loop_divide_proc_U0_ap_idle;
wire    Loop_divide_proc_U0_ap_ready;
wire    Loop_divide_proc_U0_sum_exp_stream_read;
wire   [15:0] Loop_divide_proc_U0_inv_sum_exp_stream_din;
wire    Loop_divide_proc_U0_inv_sum_exp_stream_write;
wire   [31:0] Loop_divide_proc_U0_inv_sum_exp_stream_num_data_valid;
wire   [31:0] Loop_divide_proc_U0_inv_sum_exp_stream_fifo_cap;
wire    Loop_softmax_output_proc_U0_ap_start;
wire    Loop_softmax_output_proc_U0_ap_done;
wire    Loop_softmax_output_proc_U0_ap_continue;
wire    Loop_softmax_output_proc_U0_ap_idle;
wire    Loop_softmax_output_proc_U0_ap_ready;
wire    Loop_softmax_output_proc_U0_inv_sum_exp_stream_read;
wire    Loop_softmax_output_proc_U0_seq_len_read;
wire    Loop_softmax_output_proc_U0_exp_bypass_stream_read;
wire   [15:0] Loop_softmax_output_proc_U0_out_stream_TDATA;
wire    Loop_softmax_output_proc_U0_out_stream_TVALID;
wire    max_value_stream_full_n;
wire   [15:0] max_value_stream_dout;
wire    max_value_stream_empty_n;
wire   [7:0] max_value_stream_num_data_valid;
wire   [7:0] max_value_stream_fifo_cap;
wire    max_bypass_stream_full_n;
wire   [15:0] max_bypass_stream_dout;
wire    max_bypass_stream_empty_n;
wire   [14:0] max_bypass_stream_num_data_valid;
wire   [14:0] max_bypass_stream_fifo_cap;
wire    seq_len_c1_full_n;
wire   [31:0] seq_len_c1_dout;
wire    seq_len_c1_empty_n;
wire   [2:0] seq_len_c1_num_data_valid;
wire   [2:0] seq_len_c1_fifo_cap;
wire    sum_exp_stream_full_n;
wire   [15:0] sum_exp_stream_dout;
wire    sum_exp_stream_empty_n;
wire   [7:0] sum_exp_stream_num_data_valid;
wire   [7:0] sum_exp_stream_fifo_cap;
wire    exp_bypass_stream_full_n;
wire   [15:0] exp_bypass_stream_dout;
wire    exp_bypass_stream_empty_n;
wire   [14:0] exp_bypass_stream_num_data_valid;
wire   [14:0] exp_bypass_stream_fifo_cap;
wire    seq_len_c_full_n;
wire   [31:0] seq_len_c_dout;
wire    seq_len_c_empty_n;
wire   [2:0] seq_len_c_num_data_valid;
wire   [2:0] seq_len_c_fifo_cap;
wire    inv_sum_exp_stream_full_n;
wire   [15:0] inv_sum_exp_stream_dout;
wire    inv_sum_exp_stream_empty_n;
wire   [7:0] inv_sum_exp_stream_num_data_valid;
wire   [7:0] inv_sum_exp_stream_fifo_cap;
wire   [0:0] start_for_Loop_sub_max_proc_U0_din;
wire    start_for_Loop_sub_max_proc_U0_full_n;
wire   [0:0] start_for_Loop_sub_max_proc_U0_dout;
wire    start_for_Loop_sub_max_proc_U0_empty_n;
wire   [0:0] start_for_Loop_divide_proc_U0_din;
wire    start_for_Loop_divide_proc_U0_full_n;
wire   [0:0] start_for_Loop_divide_proc_U0_dout;
wire    start_for_Loop_divide_proc_U0_empty_n;
wire   [0:0] start_for_Loop_softmax_output_proc_U0_din;
wire    start_for_Loop_softmax_output_proc_U0_full_n;
wire   [0:0] start_for_Loop_softmax_output_proc_U0_dout;
wire    start_for_Loop_softmax_output_proc_U0_empty_n;

Softmax_CTRL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_BUS_DATA_WIDTH ))
CTRL_BUS_s_axi_U(
    .AWVALID(s_axi_CTRL_BUS_AWVALID),
    .AWREADY(s_axi_CTRL_BUS_AWREADY),
    .AWADDR(s_axi_CTRL_BUS_AWADDR),
    .WVALID(s_axi_CTRL_BUS_WVALID),
    .WREADY(s_axi_CTRL_BUS_WREADY),
    .WDATA(s_axi_CTRL_BUS_WDATA),
    .WSTRB(s_axi_CTRL_BUS_WSTRB),
    .ARVALID(s_axi_CTRL_BUS_ARVALID),
    .ARREADY(s_axi_CTRL_BUS_ARREADY),
    .ARADDR(s_axi_CTRL_BUS_ARADDR),
    .RVALID(s_axi_CTRL_BUS_RVALID),
    .RREADY(s_axi_CTRL_BUS_RREADY),
    .RDATA(s_axi_CTRL_BUS_RDATA),
    .RRESP(s_axi_CTRL_BUS_RRESP),
    .BVALID(s_axi_CTRL_BUS_BVALID),
    .BREADY(s_axi_CTRL_BUS_BREADY),
    .BRESP(s_axi_CTRL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .seq_len(seq_len)
);

Softmax_Loop_max_value_proc Loop_max_value_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_max_value_proc_U0_ap_start),
    .start_full_n(start_for_Loop_sub_max_proc_U0_full_n),
    .ap_done(Loop_max_value_proc_U0_ap_done),
    .ap_continue(Loop_max_value_proc_U0_ap_continue),
    .ap_idle(Loop_max_value_proc_U0_ap_idle),
    .ap_ready(Loop_max_value_proc_U0_ap_ready),
    .start_out(Loop_max_value_proc_U0_start_out),
    .start_write(Loop_max_value_proc_U0_start_write),
    .seq_len(seq_len),
    .max_value_stream_din(Loop_max_value_proc_U0_max_value_stream_din),
    .max_value_stream_full_n(max_value_stream_full_n),
    .max_value_stream_write(Loop_max_value_proc_U0_max_value_stream_write),
    .max_value_stream_num_data_valid(max_value_stream_num_data_valid),
    .max_value_stream_fifo_cap(max_value_stream_fifo_cap),
    .in_stream_TDATA(in_stream_TDATA),
    .in_stream_TVALID(in_stream_TVALID),
    .in_stream_TREADY(Loop_max_value_proc_U0_in_stream_TREADY),
    .max_bypass_stream_din(Loop_max_value_proc_U0_max_bypass_stream_din),
    .max_bypass_stream_full_n(max_bypass_stream_full_n),
    .max_bypass_stream_write(Loop_max_value_proc_U0_max_bypass_stream_write),
    .max_bypass_stream_num_data_valid(max_bypass_stream_num_data_valid),
    .max_bypass_stream_fifo_cap(max_bypass_stream_fifo_cap),
    .seq_len_c1_din(Loop_max_value_proc_U0_seq_len_c1_din),
    .seq_len_c1_full_n(seq_len_c1_full_n),
    .seq_len_c1_write(Loop_max_value_proc_U0_seq_len_c1_write),
    .seq_len_c1_num_data_valid(seq_len_c1_num_data_valid),
    .seq_len_c1_fifo_cap(seq_len_c1_fifo_cap)
);

Softmax_Loop_sub_max_proc Loop_sub_max_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_sub_max_proc_U0_ap_start),
    .start_full_n(Loop_sub_max_proc_U0_start_full_n),
    .ap_done(Loop_sub_max_proc_U0_ap_done),
    .ap_continue(Loop_sub_max_proc_U0_ap_continue),
    .ap_idle(Loop_sub_max_proc_U0_ap_idle),
    .ap_ready(Loop_sub_max_proc_U0_ap_ready),
    .start_out(Loop_sub_max_proc_U0_start_out),
    .start_write(Loop_sub_max_proc_U0_start_write),
    .max_value_stream_dout(max_value_stream_dout),
    .max_value_stream_empty_n(max_value_stream_empty_n),
    .max_value_stream_read(Loop_sub_max_proc_U0_max_value_stream_read),
    .max_value_stream_num_data_valid(max_value_stream_num_data_valid),
    .max_value_stream_fifo_cap(max_value_stream_fifo_cap),
    .seq_len_dout(seq_len_c1_dout),
    .seq_len_empty_n(seq_len_c1_empty_n),
    .seq_len_read(Loop_sub_max_proc_U0_seq_len_read),
    .seq_len_num_data_valid(seq_len_c1_num_data_valid),
    .seq_len_fifo_cap(seq_len_c1_fifo_cap),
    .sum_exp_stream_din(Loop_sub_max_proc_U0_sum_exp_stream_din),
    .sum_exp_stream_full_n(sum_exp_stream_full_n),
    .sum_exp_stream_write(Loop_sub_max_proc_U0_sum_exp_stream_write),
    .sum_exp_stream_num_data_valid(sum_exp_stream_num_data_valid),
    .sum_exp_stream_fifo_cap(sum_exp_stream_fifo_cap),
    .max_bypass_stream_dout(max_bypass_stream_dout),
    .max_bypass_stream_empty_n(max_bypass_stream_empty_n),
    .max_bypass_stream_read(Loop_sub_max_proc_U0_max_bypass_stream_read),
    .max_bypass_stream_num_data_valid(max_bypass_stream_num_data_valid),
    .max_bypass_stream_fifo_cap(max_bypass_stream_fifo_cap),
    .exp_bypass_stream_din(Loop_sub_max_proc_U0_exp_bypass_stream_din),
    .exp_bypass_stream_full_n(exp_bypass_stream_full_n),
    .exp_bypass_stream_write(Loop_sub_max_proc_U0_exp_bypass_stream_write),
    .exp_bypass_stream_num_data_valid(Loop_sub_max_proc_U0_exp_bypass_stream_num_data_valid),
    .exp_bypass_stream_fifo_cap(Loop_sub_max_proc_U0_exp_bypass_stream_fifo_cap),
    .seq_len_c_din(Loop_sub_max_proc_U0_seq_len_c_din),
    .seq_len_c_full_n(seq_len_c_full_n),
    .seq_len_c_write(Loop_sub_max_proc_U0_seq_len_c_write),
    .seq_len_c_num_data_valid(seq_len_c_num_data_valid),
    .seq_len_c_fifo_cap(seq_len_c_fifo_cap)
);

Softmax_Loop_divide_proc Loop_divide_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_divide_proc_U0_ap_start),
    .ap_done(Loop_divide_proc_U0_ap_done),
    .ap_continue(Loop_divide_proc_U0_ap_continue),
    .ap_idle(Loop_divide_proc_U0_ap_idle),
    .ap_ready(Loop_divide_proc_U0_ap_ready),
    .sum_exp_stream_dout(sum_exp_stream_dout),
    .sum_exp_stream_empty_n(sum_exp_stream_empty_n),
    .sum_exp_stream_read(Loop_divide_proc_U0_sum_exp_stream_read),
    .sum_exp_stream_num_data_valid(sum_exp_stream_num_data_valid),
    .sum_exp_stream_fifo_cap(sum_exp_stream_fifo_cap),
    .inv_sum_exp_stream_din(Loop_divide_proc_U0_inv_sum_exp_stream_din),
    .inv_sum_exp_stream_full_n(inv_sum_exp_stream_full_n),
    .inv_sum_exp_stream_write(Loop_divide_proc_U0_inv_sum_exp_stream_write),
    .inv_sum_exp_stream_num_data_valid(Loop_divide_proc_U0_inv_sum_exp_stream_num_data_valid),
    .inv_sum_exp_stream_fifo_cap(Loop_divide_proc_U0_inv_sum_exp_stream_fifo_cap)
);

Softmax_Loop_softmax_output_proc Loop_softmax_output_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_softmax_output_proc_U0_ap_start),
    .ap_done(Loop_softmax_output_proc_U0_ap_done),
    .ap_continue(Loop_softmax_output_proc_U0_ap_continue),
    .ap_idle(Loop_softmax_output_proc_U0_ap_idle),
    .ap_ready(Loop_softmax_output_proc_U0_ap_ready),
    .inv_sum_exp_stream_dout(inv_sum_exp_stream_dout),
    .inv_sum_exp_stream_empty_n(inv_sum_exp_stream_empty_n),
    .inv_sum_exp_stream_read(Loop_softmax_output_proc_U0_inv_sum_exp_stream_read),
    .inv_sum_exp_stream_num_data_valid(inv_sum_exp_stream_num_data_valid),
    .inv_sum_exp_stream_fifo_cap(inv_sum_exp_stream_fifo_cap),
    .seq_len_dout(seq_len_c_dout),
    .seq_len_empty_n(seq_len_c_empty_n),
    .seq_len_read(Loop_softmax_output_proc_U0_seq_len_read),
    .seq_len_num_data_valid(seq_len_c_num_data_valid),
    .seq_len_fifo_cap(seq_len_c_fifo_cap),
    .exp_bypass_stream_dout(exp_bypass_stream_dout),
    .exp_bypass_stream_empty_n(exp_bypass_stream_empty_n),
    .exp_bypass_stream_read(Loop_softmax_output_proc_U0_exp_bypass_stream_read),
    .exp_bypass_stream_num_data_valid(exp_bypass_stream_num_data_valid),
    .exp_bypass_stream_fifo_cap(exp_bypass_stream_fifo_cap),
    .out_stream_TDATA(Loop_softmax_output_proc_U0_out_stream_TDATA),
    .out_stream_TVALID(Loop_softmax_output_proc_U0_out_stream_TVALID),
    .out_stream_TREADY(out_stream_TREADY)
);

Softmax_fifo_w16_d128_S max_value_stream_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_max_value_proc_U0_max_value_stream_din),
    .if_full_n(max_value_stream_full_n),
    .if_write(Loop_max_value_proc_U0_max_value_stream_write),
    .if_dout(max_value_stream_dout),
    .if_empty_n(max_value_stream_empty_n),
    .if_read(Loop_sub_max_proc_U0_max_value_stream_read),
    .if_num_data_valid(max_value_stream_num_data_valid),
    .if_fifo_cap(max_value_stream_fifo_cap)
);

Softmax_fifo_w16_d16384_U max_bypass_stream_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_max_value_proc_U0_max_bypass_stream_din),
    .if_full_n(max_bypass_stream_full_n),
    .if_write(Loop_max_value_proc_U0_max_bypass_stream_write),
    .if_dout(max_bypass_stream_dout),
    .if_empty_n(max_bypass_stream_empty_n),
    .if_read(Loop_sub_max_proc_U0_max_bypass_stream_read),
    .if_num_data_valid(max_bypass_stream_num_data_valid),
    .if_fifo_cap(max_bypass_stream_fifo_cap)
);

Softmax_fifo_w32_d2_S seq_len_c1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_max_value_proc_U0_seq_len_c1_din),
    .if_full_n(seq_len_c1_full_n),
    .if_write(Loop_max_value_proc_U0_seq_len_c1_write),
    .if_dout(seq_len_c1_dout),
    .if_empty_n(seq_len_c1_empty_n),
    .if_read(Loop_sub_max_proc_U0_seq_len_read),
    .if_num_data_valid(seq_len_c1_num_data_valid),
    .if_fifo_cap(seq_len_c1_fifo_cap)
);

Softmax_fifo_w16_d128_S sum_exp_stream_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_sub_max_proc_U0_sum_exp_stream_din),
    .if_full_n(sum_exp_stream_full_n),
    .if_write(Loop_sub_max_proc_U0_sum_exp_stream_write),
    .if_dout(sum_exp_stream_dout),
    .if_empty_n(sum_exp_stream_empty_n),
    .if_read(Loop_divide_proc_U0_sum_exp_stream_read),
    .if_num_data_valid(sum_exp_stream_num_data_valid),
    .if_fifo_cap(sum_exp_stream_fifo_cap)
);

Softmax_fifo_w16_d16384_U exp_bypass_stream_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_sub_max_proc_U0_exp_bypass_stream_din),
    .if_full_n(exp_bypass_stream_full_n),
    .if_write(Loop_sub_max_proc_U0_exp_bypass_stream_write),
    .if_dout(exp_bypass_stream_dout),
    .if_empty_n(exp_bypass_stream_empty_n),
    .if_read(Loop_softmax_output_proc_U0_exp_bypass_stream_read),
    .if_num_data_valid(exp_bypass_stream_num_data_valid),
    .if_fifo_cap(exp_bypass_stream_fifo_cap)
);

Softmax_fifo_w32_d3_S seq_len_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_sub_max_proc_U0_seq_len_c_din),
    .if_full_n(seq_len_c_full_n),
    .if_write(Loop_sub_max_proc_U0_seq_len_c_write),
    .if_dout(seq_len_c_dout),
    .if_empty_n(seq_len_c_empty_n),
    .if_read(Loop_softmax_output_proc_U0_seq_len_read),
    .if_num_data_valid(seq_len_c_num_data_valid),
    .if_fifo_cap(seq_len_c_fifo_cap)
);

Softmax_fifo_w16_d128_S inv_sum_exp_stream_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_divide_proc_U0_inv_sum_exp_stream_din),
    .if_full_n(inv_sum_exp_stream_full_n),
    .if_write(Loop_divide_proc_U0_inv_sum_exp_stream_write),
    .if_dout(inv_sum_exp_stream_dout),
    .if_empty_n(inv_sum_exp_stream_empty_n),
    .if_read(Loop_softmax_output_proc_U0_inv_sum_exp_stream_read),
    .if_num_data_valid(inv_sum_exp_stream_num_data_valid),
    .if_fifo_cap(inv_sum_exp_stream_fifo_cap)
);

Softmax_start_for_Loop_sub_max_proc_U0 start_for_Loop_sub_max_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_sub_max_proc_U0_din),
    .if_full_n(start_for_Loop_sub_max_proc_U0_full_n),
    .if_write(Loop_max_value_proc_U0_start_write),
    .if_dout(start_for_Loop_sub_max_proc_U0_dout),
    .if_empty_n(start_for_Loop_sub_max_proc_U0_empty_n),
    .if_read(Loop_sub_max_proc_U0_ap_ready)
);

Softmax_start_for_Loop_divide_proc_U0 start_for_Loop_divide_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_divide_proc_U0_din),
    .if_full_n(start_for_Loop_divide_proc_U0_full_n),
    .if_write(Loop_sub_max_proc_U0_start_write),
    .if_dout(start_for_Loop_divide_proc_U0_dout),
    .if_empty_n(start_for_Loop_divide_proc_U0_empty_n),
    .if_read(Loop_divide_proc_U0_ap_ready)
);

Softmax_start_for_Loop_softmax_output_proc_U0 start_for_Loop_softmax_output_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_softmax_output_proc_U0_din),
    .if_full_n(start_for_Loop_softmax_output_proc_U0_full_n),
    .if_write(Loop_sub_max_proc_U0_start_write),
    .if_dout(start_for_Loop_softmax_output_proc_U0_dout),
    .if_empty_n(start_for_Loop_softmax_output_proc_U0_empty_n),
    .if_read(Loop_softmax_output_proc_U0_ap_ready)
);

assign Loop_divide_proc_U0_ap_continue = 1'b1;

assign Loop_divide_proc_U0_ap_start = start_for_Loop_divide_proc_U0_empty_n;

assign Loop_divide_proc_U0_inv_sum_exp_stream_fifo_cap = inv_sum_exp_stream_fifo_cap;

assign Loop_divide_proc_U0_inv_sum_exp_stream_num_data_valid = inv_sum_exp_stream_num_data_valid;

assign Loop_max_value_proc_U0_ap_continue = 1'b1;

assign Loop_max_value_proc_U0_ap_start = ap_start;

assign Loop_softmax_output_proc_U0_ap_continue = 1'b1;

assign Loop_softmax_output_proc_U0_ap_start = start_for_Loop_softmax_output_proc_U0_empty_n;

assign Loop_sub_max_proc_U0_ap_continue = 1'b1;

assign Loop_sub_max_proc_U0_ap_start = start_for_Loop_sub_max_proc_U0_empty_n;

assign Loop_sub_max_proc_U0_exp_bypass_stream_fifo_cap = exp_bypass_stream_fifo_cap;

assign Loop_sub_max_proc_U0_exp_bypass_stream_num_data_valid = exp_bypass_stream_num_data_valid;

assign Loop_sub_max_proc_U0_start_full_n = (start_for_Loop_softmax_output_proc_U0_full_n & start_for_Loop_divide_proc_U0_full_n);

assign ap_done = Loop_softmax_output_proc_U0_ap_done;

assign ap_idle = (Loop_sub_max_proc_U0_ap_idle & Loop_softmax_output_proc_U0_ap_idle & Loop_max_value_proc_U0_ap_idle & Loop_divide_proc_U0_ap_idle);

assign ap_ready = Loop_max_value_proc_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign in_stream_TREADY = Loop_max_value_proc_U0_in_stream_TREADY;

assign out_stream_TDATA = Loop_softmax_output_proc_U0_out_stream_TDATA;

assign out_stream_TVALID = Loop_softmax_output_proc_U0_out_stream_TVALID;

assign start_for_Loop_divide_proc_U0_din = 1'b1;

assign start_for_Loop_softmax_output_proc_U0_din = 1'b1;

assign start_for_Loop_sub_max_proc_U0_din = 1'b1;

endmodule //Softmax
