
Prototipo_2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004abc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  08004c44  08004c44  00014c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004e74  08004e74  00014e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004e78  08004e78  00014e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000278  20000000  08004e7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020278  2**0
                  CONTENTS
  7 .bss          000003c0  20000278  20000278  00020278  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20000638  20000638  00020278  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000bb7f  00000000  00000000  000202a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001d76  00000000  00000000  0002be27  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e10  00000000  00000000  0002dba0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d08  00000000  00000000  0002e9b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004c50  00000000  00000000  0002f6b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000046e8  00000000  00000000  00034308  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000389f0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003fc0  00000000  00000000  00038a6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003ca2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000278 	.word	0x20000278
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004c2c 	.word	0x08004c2c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000027c 	.word	0x2000027c
 80001c4:	08004c2c 	.word	0x08004c2c

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f092 0f00 	teq	r2, #0
 80004d6:	bf14      	ite	ne
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	e720      	b.n	8000330 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_ul2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f04f 0500 	mov.w	r5, #0
 80004fe:	e00a      	b.n	8000516 <__aeabi_l2d+0x16>

08000500 <__aeabi_l2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050e:	d502      	bpl.n	8000516 <__aeabi_l2d+0x16>
 8000510:	4240      	negs	r0, r0
 8000512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000516:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000522:	f43f aedc 	beq.w	80002de <__adddf3+0xe6>
 8000526:	f04f 0203 	mov.w	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053e:	f1c2 0320 	rsb	r3, r2, #32
 8000542:	fa00 fc03 	lsl.w	ip, r0, r3
 8000546:	fa20 f002 	lsr.w	r0, r0, r2
 800054a:	fa01 fe03 	lsl.w	lr, r1, r3
 800054e:	ea40 000e 	orr.w	r0, r0, lr
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	4414      	add	r4, r2
 8000558:	e6c1      	b.n	80002de <__adddf3+0xe6>
 800055a:	bf00      	nop

0800055c <__aeabi_dmul>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056a:	bf1d      	ittte	ne
 800056c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000570:	ea94 0f0c 	teqne	r4, ip
 8000574:	ea95 0f0c 	teqne	r5, ip
 8000578:	f000 f8de 	bleq	8000738 <__aeabi_dmul+0x1dc>
 800057c:	442c      	add	r4, r5
 800057e:	ea81 0603 	eor.w	r6, r1, r3
 8000582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058e:	bf18      	it	ne
 8000590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800059c:	d038      	beq.n	8000610 <__aeabi_dmul+0xb4>
 800059e:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a2:	f04f 0500 	mov.w	r5, #0
 80005a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b2:	f04f 0600 	mov.w	r6, #0
 80005b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ba:	f09c 0f00 	teq	ip, #0
 80005be:	bf18      	it	ne
 80005c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d0:	d204      	bcs.n	80005dc <__aeabi_dmul+0x80>
 80005d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d6:	416d      	adcs	r5, r5
 80005d8:	eb46 0606 	adc.w	r6, r6, r6
 80005dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f4:	bf88      	it	hi
 80005f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fa:	d81e      	bhi.n	800063a <__aeabi_dmul+0xde>
 80005fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000614:	ea46 0101 	orr.w	r1, r6, r1
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	ea81 0103 	eor.w	r1, r1, r3
 8000620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000624:	bfc2      	ittt	gt
 8000626:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062e:	bd70      	popgt	{r4, r5, r6, pc}
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f04f 0e00 	mov.w	lr, #0
 8000638:	3c01      	subs	r4, #1
 800063a:	f300 80ab 	bgt.w	8000794 <__aeabi_dmul+0x238>
 800063e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000642:	bfde      	ittt	le
 8000644:	2000      	movle	r0, #0
 8000646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064a:	bd70      	pople	{r4, r5, r6, pc}
 800064c:	f1c4 0400 	rsb	r4, r4, #0
 8000650:	3c20      	subs	r4, #32
 8000652:	da35      	bge.n	80006c0 <__aeabi_dmul+0x164>
 8000654:	340c      	adds	r4, #12
 8000656:	dc1b      	bgt.n	8000690 <__aeabi_dmul+0x134>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f305 	lsl.w	r3, r0, r5
 8000664:	fa20 f004 	lsr.w	r0, r0, r4
 8000668:	fa01 f205 	lsl.w	r2, r1, r5
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	fa21 f604 	lsr.w	r6, r1, r4
 8000680:	eb42 0106 	adc.w	r1, r2, r6
 8000684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000688:	bf08      	it	eq
 800068a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f1c4 040c 	rsb	r4, r4, #12
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f304 	lsl.w	r3, r0, r4
 800069c:	fa20 f005 	lsr.w	r0, r0, r5
 80006a0:	fa01 f204 	lsl.w	r2, r1, r4
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	f141 0100 	adc.w	r1, r1, #0
 80006b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b8:	bf08      	it	eq
 80006ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f205 	lsl.w	r2, r0, r5
 80006c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006cc:	fa20 f304 	lsr.w	r3, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea43 0302 	orr.w	r3, r3, r2
 80006d8:	fa21 f004 	lsr.w	r0, r1, r4
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	fa21 f204 	lsr.w	r2, r1, r4
 80006e4:	ea20 0002 	bic.w	r0, r0, r2
 80006e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f094 0f00 	teq	r4, #0
 80006fc:	d10f      	bne.n	800071e <__aeabi_dmul+0x1c2>
 80006fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000702:	0040      	lsls	r0, r0, #1
 8000704:	eb41 0101 	adc.w	r1, r1, r1
 8000708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3c01      	subeq	r4, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1a6>
 8000712:	ea41 0106 	orr.w	r1, r1, r6
 8000716:	f095 0f00 	teq	r5, #0
 800071a:	bf18      	it	ne
 800071c:	4770      	bxne	lr
 800071e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	eb43 0303 	adc.w	r3, r3, r3
 8000728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3d01      	subeq	r5, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1c6>
 8000732:	ea43 0306 	orr.w	r3, r3, r6
 8000736:	4770      	bx	lr
 8000738:	ea94 0f0c 	teq	r4, ip
 800073c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000740:	bf18      	it	ne
 8000742:	ea95 0f0c 	teqne	r5, ip
 8000746:	d00c      	beq.n	8000762 <__aeabi_dmul+0x206>
 8000748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074c:	bf18      	it	ne
 800074e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000752:	d1d1      	bne.n	80006f8 <__aeabi_dmul+0x19c>
 8000754:	ea81 0103 	eor.w	r1, r1, r3
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	bd70      	pop	{r4, r5, r6, pc}
 8000762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000766:	bf06      	itte	eq
 8000768:	4610      	moveq	r0, r2
 800076a:	4619      	moveq	r1, r3
 800076c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000770:	d019      	beq.n	80007a6 <__aeabi_dmul+0x24a>
 8000772:	ea94 0f0c 	teq	r4, ip
 8000776:	d102      	bne.n	800077e <__aeabi_dmul+0x222>
 8000778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800077c:	d113      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 800077e:	ea95 0f0c 	teq	r5, ip
 8000782:	d105      	bne.n	8000790 <__aeabi_dmul+0x234>
 8000784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000788:	bf1c      	itt	ne
 800078a:	4610      	movne	r0, r2
 800078c:	4619      	movne	r1, r3
 800078e:	d10a      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ae:	bd70      	pop	{r4, r5, r6, pc}

080007b0 <__aeabi_ddiv>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007be:	bf1d      	ittte	ne
 80007c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c4:	ea94 0f0c 	teqne	r4, ip
 80007c8:	ea95 0f0c 	teqne	r5, ip
 80007cc:	f000 f8a7 	bleq	800091e <__aeabi_ddiv+0x16e>
 80007d0:	eba4 0405 	sub.w	r4, r4, r5
 80007d4:	ea81 0e03 	eor.w	lr, r1, r3
 80007d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e0:	f000 8088 	beq.w	80008f4 <__aeabi_ddiv+0x144>
 80007e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000800:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000808:	429d      	cmp	r5, r3
 800080a:	bf08      	it	eq
 800080c:	4296      	cmpeq	r6, r2
 800080e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000812:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000816:	d202      	bcs.n	800081e <__aeabi_ddiv+0x6e>
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	1ab6      	subs	r6, r6, r2
 8000820:	eb65 0503 	sbc.w	r5, r5, r3
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000832:	ebb6 0e02 	subs.w	lr, r6, r2
 8000836:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083a:	bf22      	ittt	cs
 800083c:	1ab6      	subcs	r6, r6, r2
 800083e:	4675      	movcs	r5, lr
 8000840:	ea40 000c 	orrcs.w	r0, r0, ip
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800088c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000890:	d018      	beq.n	80008c4 <__aeabi_ddiv+0x114>
 8000892:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ae:	d1c0      	bne.n	8000832 <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	d10b      	bne.n	80008ce <__aeabi_ddiv+0x11e>
 80008b6:	ea41 0100 	orr.w	r1, r1, r0
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c2:	e7b6      	b.n	8000832 <__aeabi_ddiv+0x82>
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf04      	itt	eq
 80008ca:	4301      	orreq	r1, r0
 80008cc:	2000      	moveq	r0, #0
 80008ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d2:	bf88      	it	hi
 80008d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d8:	f63f aeaf 	bhi.w	800063a <__aeabi_dmul+0xde>
 80008dc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e0:	bf04      	itt	eq
 80008e2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000900:	bfc2      	ittt	gt
 8000902:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090a:	bd70      	popgt	{r4, r5, r6, pc}
 800090c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000910:	f04f 0e00 	mov.w	lr, #0
 8000914:	3c01      	subs	r4, #1
 8000916:	e690      	b.n	800063a <__aeabi_dmul+0xde>
 8000918:	ea45 0e06 	orr.w	lr, r5, r6
 800091c:	e68d      	b.n	800063a <__aeabi_dmul+0xde>
 800091e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000922:	ea94 0f0c 	teq	r4, ip
 8000926:	bf08      	it	eq
 8000928:	ea95 0f0c 	teqeq	r5, ip
 800092c:	f43f af3b 	beq.w	80007a6 <__aeabi_dmul+0x24a>
 8000930:	ea94 0f0c 	teq	r4, ip
 8000934:	d10a      	bne.n	800094c <__aeabi_ddiv+0x19c>
 8000936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093a:	f47f af34 	bne.w	80007a6 <__aeabi_dmul+0x24a>
 800093e:	ea95 0f0c 	teq	r5, ip
 8000942:	f47f af25 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e72c      	b.n	80007a6 <__aeabi_dmul+0x24a>
 800094c:	ea95 0f0c 	teq	r5, ip
 8000950:	d106      	bne.n	8000960 <__aeabi_ddiv+0x1b0>
 8000952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000956:	f43f aefd 	beq.w	8000754 <__aeabi_dmul+0x1f8>
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	e722      	b.n	80007a6 <__aeabi_dmul+0x24a>
 8000960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096a:	f47f aec5 	bne.w	80006f8 <__aeabi_dmul+0x19c>
 800096e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000972:	f47f af0d 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097a:	f47f aeeb 	bne.w	8000754 <__aeabi_dmul+0x1f8>
 800097e:	e712      	b.n	80007a6 <__aeabi_dmul+0x24a>

08000980 <__aeabi_d2uiz>:
 8000980:	004a      	lsls	r2, r1, #1
 8000982:	d211      	bcs.n	80009a8 <__aeabi_d2uiz+0x28>
 8000984:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000988:	d211      	bcs.n	80009ae <__aeabi_d2uiz+0x2e>
 800098a:	d50d      	bpl.n	80009a8 <__aeabi_d2uiz+0x28>
 800098c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000990:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000994:	d40e      	bmi.n	80009b4 <__aeabi_d2uiz+0x34>
 8000996:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800099a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800099e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009a2:	fa23 f002 	lsr.w	r0, r3, r2
 80009a6:	4770      	bx	lr
 80009a8:	f04f 0000 	mov.w	r0, #0
 80009ac:	4770      	bx	lr
 80009ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009b2:	d102      	bne.n	80009ba <__aeabi_d2uiz+0x3a>
 80009b4:	f04f 30ff 	mov.w	r0, #4294967295
 80009b8:	4770      	bx	lr
 80009ba:	f04f 0000 	mov.w	r0, #0
 80009be:	4770      	bx	lr

080009c0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80009c8:	2300      	movs	r3, #0
 80009ca:	73fb      	strb	r3, [r7, #15]
 80009cc:	2300      	movs	r3, #0
 80009ce:	73bb      	strb	r3, [r7, #14]
 80009d0:	230f      	movs	r3, #15
 80009d2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	78db      	ldrb	r3, [r3, #3]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d039      	beq.n	8000a50 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80009dc:	4b27      	ldr	r3, [pc, #156]	; (8000a7c <NVIC_Init+0xbc>)
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	43db      	mvns	r3, r3
 80009e2:	0a1b      	lsrs	r3, r3, #8
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	f003 0307 	and.w	r3, r3, #7
 80009ea:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	f1c3 0304 	rsb	r3, r3, #4
 80009f2:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80009f4:	7b7a      	ldrb	r2, [r7, #13]
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	fa42 f303 	asr.w	r3, r2, r3
 80009fc:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	785b      	ldrb	r3, [r3, #1]
 8000a02:	461a      	mov	r2, r3
 8000a04:	7bbb      	ldrb	r3, [r7, #14]
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	789a      	ldrb	r2, [r3, #2]
 8000a10:	7b7b      	ldrb	r3, [r7, #13]
 8000a12:	4013      	ands	r3, r2
 8000a14:	b2da      	uxtb	r2, r3
 8000a16:	7bfb      	ldrb	r3, [r7, #15]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000a1c:	7bfb      	ldrb	r3, [r7, #15]
 8000a1e:	011b      	lsls	r3, r3, #4
 8000a20:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000a22:	4a17      	ldr	r2, [pc, #92]	; (8000a80 <NVIC_Init+0xc0>)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	4413      	add	r3, r2
 8000a2a:	7bfa      	ldrb	r2, [r7, #15]
 8000a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a30:	4a13      	ldr	r2, [pc, #76]	; (8000a80 <NVIC_Init+0xc0>)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	095b      	lsrs	r3, r3, #5
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	f003 031f 	and.w	r3, r3, #31
 8000a44:	2101      	movs	r1, #1
 8000a46:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a4a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000a4e:	e00f      	b.n	8000a70 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a50:	490b      	ldr	r1, [pc, #44]	; (8000a80 <NVIC_Init+0xc0>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	095b      	lsrs	r3, r3, #5
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	f003 031f 	and.w	r3, r3, #31
 8000a64:	2201      	movs	r2, #1
 8000a66:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a68:	f100 0320 	add.w	r3, r0, #32
 8000a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a70:	bf00      	nop
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	e000ed00 	.word	0xe000ed00
 8000a80:	e000e100 	.word	0xe000e100

08000a84 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000aa2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000aa6:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	791b      	ldrb	r3, [r3, #4]
 8000aac:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	68fa      	ldr	r2, [r7, #12]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	68fa      	ldr	r2, [r7, #12]
 8000abe:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	689b      	ldr	r3, [r3, #8]
 8000ac4:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000ac6:	68fa      	ldr	r2, [r7, #12]
 8000ac8:	4b18      	ldr	r3, [pc, #96]	; (8000b2c <ADC_Init+0xa8>)
 8000aca:	4013      	ands	r3, r2
 8000acc:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000ad6:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000adc:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	795b      	ldrb	r3, [r3, #5]
 8000ae2:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000af6:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000afe:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	7d1b      	ldrb	r3, [r3, #20]
 8000b04:	3b01      	subs	r3, #1
 8000b06:	b2da      	uxtb	r2, r3
 8000b08:	7afb      	ldrb	r3, [r7, #11]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000b0e:	7afb      	ldrb	r3, [r7, #11]
 8000b10:	051b      	lsls	r3, r3, #20
 8000b12:	68fa      	ldr	r2, [r7, #12]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	68fa      	ldr	r2, [r7, #12]
 8000b1c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000b1e:	bf00      	nop
 8000b20:	3714      	adds	r7, #20
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	c0fff7fd 	.word	0xc0fff7fd

08000b30 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2200      	movs	r2, #0
 8000b42:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2200      	movs	r2, #0
 8000b48:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2201      	movs	r2, #1
 8000b60:	751a      	strb	r2, [r3, #20]
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
	...

08000b70 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000b7c:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <ADC_CommonInit+0x48>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000b82:	68fa      	ldr	r2, [r7, #12]
 8000b84:	4b0d      	ldr	r3, [pc, #52]	; (8000bbc <ADC_CommonInit+0x4c>)
 8000b86:	4013      	ands	r3, r2
 8000b88:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000b92:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000b98:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000b9e:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000ba0:	68fa      	ldr	r2, [r7, #12]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000ba6:	4a04      	ldr	r2, [pc, #16]	; (8000bb8 <ADC_CommonInit+0x48>)
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	6053      	str	r3, [r2, #4]
}
 8000bac:	bf00      	nop
 8000bae:	3714      	adds	r7, #20
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	40012300 	.word	0x40012300
 8000bbc:	fffc30e0 	.word	0xfffc30e0

08000bc0 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	60da      	str	r2, [r3, #12]
}
 8000be0:	bf00      	nop
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000bf8:	78fb      	ldrb	r3, [r7, #3]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d006      	beq.n	8000c0c <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	689b      	ldr	r3, [r3, #8]
 8000c02:	f043 0201 	orr.w	r2, r3, #1
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000c0a:	e005      	b.n	8000c18 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	689b      	ldr	r3, [r3, #8]
 8000c10:	f023 0201 	bic.w	r2, r3, #1
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	609a      	str	r2, [r3, #8]
}
 8000c18:	bf00      	nop
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b087      	sub	sp, #28
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	4608      	mov	r0, r1
 8000c2e:	4611      	mov	r1, r2
 8000c30:	461a      	mov	r2, r3
 8000c32:	4603      	mov	r3, r0
 8000c34:	70fb      	strb	r3, [r7, #3]
 8000c36:	460b      	mov	r3, r1
 8000c38:	70bb      	strb	r3, [r7, #2]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	617b      	str	r3, [r7, #20]
 8000c42:	2300      	movs	r3, #0
 8000c44:	613b      	str	r3, [r7, #16]
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000c4a:	78fb      	ldrb	r3, [r7, #3]
 8000c4c:	2b09      	cmp	r3, #9
 8000c4e:	d923      	bls.n	8000c98 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8000c56:	78fb      	ldrb	r3, [r7, #3]
 8000c58:	f1a3 020a 	sub.w	r2, r3, #10
 8000c5c:	4613      	mov	r3, r2
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	4413      	add	r3, r2
 8000c62:	2207      	movs	r2, #7
 8000c64:	fa02 f303 	lsl.w	r3, r2, r3
 8000c68:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	4013      	ands	r3, r2
 8000c72:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8000c74:	7879      	ldrb	r1, [r7, #1]
 8000c76:	78fb      	ldrb	r3, [r7, #3]
 8000c78:	f1a3 020a 	sub.w	r2, r3, #10
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	4413      	add	r3, r2
 8000c82:	fa01 f303 	lsl.w	r3, r1, r3
 8000c86:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000c88:	697a      	ldr	r2, [r7, #20]
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	697a      	ldr	r2, [r7, #20]
 8000c94:	60da      	str	r2, [r3, #12]
 8000c96:	e01e      	b.n	8000cd6 <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	691b      	ldr	r3, [r3, #16]
 8000c9c:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000c9e:	78fa      	ldrb	r2, [r7, #3]
 8000ca0:	4613      	mov	r3, r2
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	4413      	add	r3, r2
 8000ca6:	2207      	movs	r2, #7
 8000ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cac:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	697a      	ldr	r2, [r7, #20]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000cb8:	7879      	ldrb	r1, [r7, #1]
 8000cba:	78fa      	ldrb	r2, [r7, #3]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	4413      	add	r3, r2
 8000cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc6:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000cc8:	697a      	ldr	r2, [r7, #20]
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cda:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	0d1b      	lsrs	r3, r3, #20
 8000ce0:	f003 0303 	and.w	r3, r3, #3
 8000ce4:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	78ba      	ldrb	r2, [r7, #2]
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	3302      	adds	r3, #2
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	4413      	add	r3, r2
 8000cfc:	221f      	movs	r2, #31
 8000cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000d02:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	43db      	mvns	r3, r3
 8000d08:	697a      	ldr	r2, [r7, #20]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000d0e:	78fa      	ldrb	r2, [r7, #3]
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	78b9      	ldrb	r1, [r7, #2]
 8000d16:	1acb      	subs	r3, r1, r3
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	3302      	adds	r3, #2
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	4619      	mov	r1, r3
 8000d20:	460b      	mov	r3, r1
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	440b      	add	r3, r1
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8000d2c:	697a      	ldr	r2, [r7, #20]
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	697a      	ldr	r2, [r7, #20]
 8000d38:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000d3a:	bf00      	nop
 8000d3c:	371c      	adds	r7, #28
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b085      	sub	sp, #20
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
 8000d4e:	460b      	mov	r3, r1
 8000d50:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000d66:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8000d68:	78fb      	ldrb	r3, [r7, #3]
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	051b      	lsls	r3, r3, #20
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	68fa      	ldr	r2, [r7, #12]
 8000d7c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000d7e:	bf00      	nop
 8000d80:	3714      	adds	r7, #20
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b085      	sub	sp, #20
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
 8000d92:	460b      	mov	r3, r1
 8000d94:	70fb      	strb	r3, [r7, #3]
 8000d96:	4613      	mov	r3, r2
 8000d98:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8000da2:	78fa      	ldrb	r2, [r7, #3]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	4413      	add	r3, r2
 8000da8:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	461a      	mov	r2, r3
 8000dae:	883b      	ldrh	r3, [r7, #0]
 8000db0:	6013      	str	r3, [r2, #0]
}
 8000db2:	bf00      	nop
 8000db4:	3714      	adds	r7, #20
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	b083      	sub	sp, #12
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr

08000dde <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b085      	sub	sp, #20
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
 8000de6:	460b      	mov	r3, r1
 8000de8:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8000df2:	78fa      	ldrb	r2, [r7, #3]
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	4413      	add	r3, r2
 8000df8:	3328      	adds	r3, #40	; 0x28
 8000dfa:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	b29b      	uxth	r3, r3
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr

08000e0e <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	b085      	sub	sp, #20
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
 8000e16:	460b      	mov	r3, r1
 8000e18:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	78fb      	ldrb	r3, [r7, #3]
 8000e24:	4013      	ands	r3, r2
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d002      	beq.n	8000e30 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	73fb      	strb	r3, [r7, #15]
 8000e2e:	e001      	b.n	8000e34 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000e30:	2300      	movs	r3, #0
 8000e32:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b083      	sub	sp, #12
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000e4e:	78fb      	ldrb	r3, [r7, #3]
 8000e50:	43da      	mvns	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	601a      	str	r2, [r3, #0]
}
 8000e56:	bf00      	nop
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000e70:	4b34      	ldr	r3, [pc, #208]	; (8000f44 <EXTI_Init+0xe0>)
 8000e72:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	799b      	ldrb	r3, [r3, #6]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d04f      	beq.n	8000f1c <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000e7c:	4931      	ldr	r1, [pc, #196]	; (8000f44 <EXTI_Init+0xe0>)
 8000e7e:	4b31      	ldr	r3, [pc, #196]	; (8000f44 <EXTI_Init+0xe0>)
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	43db      	mvns	r3, r3
 8000e88:	4013      	ands	r3, r2
 8000e8a:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000e8c:	492d      	ldr	r1, [pc, #180]	; (8000f44 <EXTI_Init+0xe0>)
 8000e8e:	4b2d      	ldr	r3, [pc, #180]	; (8000f44 <EXTI_Init+0xe0>)
 8000e90:	685a      	ldr	r2, [r3, #4]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	43db      	mvns	r3, r3
 8000e98:	4013      	ands	r3, r2
 8000e9a:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	791b      	ldrb	r3, [r3, #4]
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	68fa      	ldr	r2, [r7, #12]
 8000eac:	6811      	ldr	r1, [r2, #0]
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	6812      	ldr	r2, [r2, #0]
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000eb6:	4923      	ldr	r1, [pc, #140]	; (8000f44 <EXTI_Init+0xe0>)
 8000eb8:	4b22      	ldr	r3, [pc, #136]	; (8000f44 <EXTI_Init+0xe0>)
 8000eba:	689a      	ldr	r2, [r3, #8]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	43db      	mvns	r3, r3
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000ec6:	491f      	ldr	r1, [pc, #124]	; (8000f44 <EXTI_Init+0xe0>)
 8000ec8:	4b1e      	ldr	r3, [pc, #120]	; (8000f44 <EXTI_Init+0xe0>)
 8000eca:	68da      	ldr	r2, [r3, #12]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	795b      	ldrb	r3, [r3, #5]
 8000eda:	2b10      	cmp	r3, #16
 8000edc:	d10e      	bne.n	8000efc <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000ede:	4919      	ldr	r1, [pc, #100]	; (8000f44 <EXTI_Init+0xe0>)
 8000ee0:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <EXTI_Init+0xe0>)
 8000ee2:	689a      	ldr	r2, [r3, #8]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000eec:	4915      	ldr	r1, [pc, #84]	; (8000f44 <EXTI_Init+0xe0>)
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <EXTI_Init+0xe0>)
 8000ef0:	68da      	ldr	r2, [r3, #12]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000efa:	e01d      	b.n	8000f38 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000efc:	4b11      	ldr	r3, [pc, #68]	; (8000f44 <EXTI_Init+0xe0>)
 8000efe:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	795b      	ldrb	r3, [r3, #5]
 8000f04:	461a      	mov	r2, r3
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4413      	add	r3, r2
 8000f0a:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	68fa      	ldr	r2, [r7, #12]
 8000f10:	6811      	ldr	r1, [r2, #0]
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	6812      	ldr	r2, [r2, #0]
 8000f16:	430a      	orrs	r2, r1
 8000f18:	601a      	str	r2, [r3, #0]
}
 8000f1a:	e00d      	b.n	8000f38 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	791b      	ldrb	r3, [r3, #4]
 8000f20:	461a      	mov	r2, r3
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	4413      	add	r3, r2
 8000f26:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	6811      	ldr	r1, [r2, #0]
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	43d2      	mvns	r2, r2
 8000f34:	400a      	ands	r2, r1
 8000f36:	601a      	str	r2, [r3, #0]
}
 8000f38:	bf00      	nop
 8000f3a:	3714      	adds	r7, #20
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	40013c00 	.word	0x40013c00

08000f48 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b087      	sub	sp, #28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
 8000f56:	2300      	movs	r3, #0
 8000f58:	613b      	str	r3, [r7, #16]
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	e076      	b.n	8001052 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000f64:	2201      	movs	r2, #1
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000f78:	68fa      	ldr	r2, [r7, #12]
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d165      	bne.n	800104c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	2103      	movs	r1, #3
 8000f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	401a      	ands	r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	791b      	ldrb	r3, [r3, #4]
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	791b      	ldrb	r3, [r3, #4]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d003      	beq.n	8000fbe <GPIO_Init+0x76>
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	791b      	ldrb	r3, [r3, #4]
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d12e      	bne.n	800101c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	689a      	ldr	r2, [r3, #8]
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	2103      	movs	r1, #3
 8000fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	401a      	ands	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	689a      	ldr	r2, [r3, #8]
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	795b      	ldrb	r3, [r3, #5]
 8000fdc:	4619      	mov	r1, r3
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe6:	431a      	orrs	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	685a      	ldr	r2, [r3, #4]
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	408b      	lsls	r3, r1
 8000ffa:	43db      	mvns	r3, r3
 8000ffc:	401a      	ands	r2, r3
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	683a      	ldr	r2, [r7, #0]
 8001008:	7992      	ldrb	r2, [r2, #6]
 800100a:	4611      	mov	r1, r2
 800100c:	697a      	ldr	r2, [r7, #20]
 800100e:	b292      	uxth	r2, r2
 8001010:	fa01 f202 	lsl.w	r2, r1, r2
 8001014:	b292      	uxth	r2, r2
 8001016:	431a      	orrs	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	68da      	ldr	r2, [r3, #12]
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	b29b      	uxth	r3, r3
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	2103      	movs	r1, #3
 8001028:	fa01 f303 	lsl.w	r3, r1, r3
 800102c:	43db      	mvns	r3, r3
 800102e:	401a      	ands	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	68da      	ldr	r2, [r3, #12]
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	79db      	ldrb	r3, [r3, #7]
 800103c:	4619      	mov	r1, r3
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	fa01 f303 	lsl.w	r3, r1, r3
 8001046:	431a      	orrs	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	3301      	adds	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	2b0f      	cmp	r3, #15
 8001056:	d985      	bls.n	8000f64 <GPIO_Init+0x1c>
    }
  }
}
 8001058:	bf00      	nop
 800105a:	371c      	adds	r7, #28
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001072:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	71da      	strb	r2, [r3, #7]
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	460b      	mov	r3, r1
 80010a2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	691a      	ldr	r2, [r3, #16]
 80010ac:	887b      	ldrh	r3, [r7, #2]
 80010ae:	4013      	ands	r3, r2
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d002      	beq.n	80010ba <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80010b4:	2301      	movs	r3, #1
 80010b6:	73fb      	strb	r3, [r7, #15]
 80010b8:	e001      	b.n	80010be <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80010ba:	2300      	movs	r3, #0
 80010bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010be:	7bfb      	ldrb	r3, [r7, #15]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3714      	adds	r7, #20
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	887a      	ldrh	r2, [r7, #2]
 80010dc:	831a      	strh	r2, [r3, #24]
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
 80010f2:	460b      	mov	r3, r1
 80010f4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	887a      	ldrh	r2, [r7, #2]
 80010fa:	835a      	strh	r2, [r3, #26]
}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	460b      	mov	r3, r1
 8001112:	807b      	strh	r3, [r7, #2]
 8001114:	4613      	mov	r3, r2
 8001116:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8001118:	787b      	ldrb	r3, [r7, #1]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	887a      	ldrh	r2, [r7, #2]
 8001122:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8001124:	e002      	b.n	800112c <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	887a      	ldrh	r2, [r7, #2]
 800112a:	835a      	strh	r2, [r3, #26]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	695a      	ldr	r2, [r3, #20]
 8001148:	887b      	ldrh	r3, [r7, #2]
 800114a:	405a      	eors	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	615a      	str	r2, [r3, #20]
}
 8001150:	bf00      	nop
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	807b      	strh	r3, [r7, #2]
 8001168:	4613      	mov	r3, r2
 800116a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800116c:	2300      	movs	r3, #0
 800116e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001170:	2300      	movs	r3, #0
 8001172:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001174:	787a      	ldrb	r2, [r7, #1]
 8001176:	887b      	ldrh	r3, [r7, #2]
 8001178:	f003 0307 	and.w	r3, r3, #7
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001184:	887b      	ldrh	r3, [r7, #2]
 8001186:	08db      	lsrs	r3, r3, #3
 8001188:	b29b      	uxth	r3, r3
 800118a:	4618      	mov	r0, r3
 800118c:	887b      	ldrh	r3, [r7, #2]
 800118e:	08db      	lsrs	r3, r3, #3
 8001190:	b29b      	uxth	r3, r3
 8001192:	461a      	mov	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3208      	adds	r2, #8
 8001198:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800119c:	887b      	ldrh	r3, [r7, #2]
 800119e:	f003 0307 	and.w	r3, r3, #7
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	210f      	movs	r1, #15
 80011a6:	fa01 f303 	lsl.w	r3, r1, r3
 80011aa:	43db      	mvns	r3, r3
 80011ac:	ea02 0103 	and.w	r1, r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f100 0208 	add.w	r2, r0, #8
 80011b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80011ba:	887b      	ldrh	r3, [r7, #2]
 80011bc:	08db      	lsrs	r3, r3, #3
 80011be:	b29b      	uxth	r3, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3208      	adds	r2, #8
 80011c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80011d0:	887b      	ldrh	r3, [r7, #2]
 80011d2:	08db      	lsrs	r3, r3, #3
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	461a      	mov	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3208      	adds	r2, #8
 80011dc:	68b9      	ldr	r1, [r7, #8]
 80011de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80011e2:	bf00      	nop
 80011e4:	3714      	adds	r7, #20
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the backup domain.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80011fa:	4a04      	ldr	r2, [pc, #16]	; (800120c <PWR_BackupAccessCmd+0x1c>)
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	6013      	str	r3, [r2, #0]
}
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	420e0020 	.word	0x420e0020

08001210 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <RCC_LSEConfig+0x40>)
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <RCC_LSEConfig+0x40>)
 8001222:	2200      	movs	r2, #0
 8001224:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d002      	beq.n	8001232 <RCC_LSEConfig+0x22>
 800122c:	2b04      	cmp	r3, #4
 800122e:	d004      	beq.n	800123a <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 8001230:	e007      	b.n	8001242 <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8001232:	4b07      	ldr	r3, [pc, #28]	; (8001250 <RCC_LSEConfig+0x40>)
 8001234:	2201      	movs	r2, #1
 8001236:	701a      	strb	r2, [r3, #0]
      break;
 8001238:	e003      	b.n	8001242 <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 800123a:	4b05      	ldr	r3, [pc, #20]	; (8001250 <RCC_LSEConfig+0x40>)
 800123c:	2205      	movs	r2, #5
 800123e:	701a      	strb	r2, [r3, #0]
      break;
 8001240:	bf00      	nop
  }
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40023870 	.word	0x40023870

08001254 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 800125e:	4a04      	ldr	r2, [pc, #16]	; (8001270 <RCC_LSICmd+0x1c>)
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	6013      	str	r3, [r2, #0]
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	42470e80 	.word	0x42470e80

08001274 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001274:	b480      	push	{r7}
 8001276:	b089      	sub	sp, #36	; 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800127c:	2300      	movs	r3, #0
 800127e:	61bb      	str	r3, [r7, #24]
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
 8001288:	2302      	movs	r3, #2
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	2300      	movs	r3, #0
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	2302      	movs	r3, #2
 8001292:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001294:	4b47      	ldr	r3, [pc, #284]	; (80013b4 <RCC_GetClocksFreq+0x140>)
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f003 030c 	and.w	r3, r3, #12
 800129c:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	2b04      	cmp	r3, #4
 80012a2:	d007      	beq.n	80012b4 <RCC_GetClocksFreq+0x40>
 80012a4:	2b08      	cmp	r3, #8
 80012a6:	d009      	beq.n	80012bc <RCC_GetClocksFreq+0x48>
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d13d      	bne.n	8001328 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a42      	ldr	r2, [pc, #264]	; (80013b8 <RCC_GetClocksFreq+0x144>)
 80012b0:	601a      	str	r2, [r3, #0]
      break;
 80012b2:	e03d      	b.n	8001330 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a41      	ldr	r2, [pc, #260]	; (80013bc <RCC_GetClocksFreq+0x148>)
 80012b8:	601a      	str	r2, [r3, #0]
      break;
 80012ba:	e039      	b.n	8001330 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80012bc:	4b3d      	ldr	r3, [pc, #244]	; (80013b4 <RCC_GetClocksFreq+0x140>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	0d9b      	lsrs	r3, r3, #22
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012c8:	4b3a      	ldr	r3, [pc, #232]	; (80013b4 <RCC_GetClocksFreq+0x140>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80012d0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d00c      	beq.n	80012f2 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80012d8:	4a38      	ldr	r2, [pc, #224]	; (80013bc <RCC_GetClocksFreq+0x148>)
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e0:	4a34      	ldr	r2, [pc, #208]	; (80013b4 <RCC_GetClocksFreq+0x140>)
 80012e2:	6852      	ldr	r2, [r2, #4]
 80012e4:	0992      	lsrs	r2, r2, #6
 80012e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80012ea:	fb02 f303 	mul.w	r3, r2, r3
 80012ee:	61fb      	str	r3, [r7, #28]
 80012f0:	e00b      	b.n	800130a <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80012f2:	4a31      	ldr	r2, [pc, #196]	; (80013b8 <RCC_GetClocksFreq+0x144>)
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012fa:	4a2e      	ldr	r2, [pc, #184]	; (80013b4 <RCC_GetClocksFreq+0x140>)
 80012fc:	6852      	ldr	r2, [r2, #4]
 80012fe:	0992      	lsrs	r2, r2, #6
 8001300:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001304:	fb02 f303 	mul.w	r3, r2, r3
 8001308:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800130a:	4b2a      	ldr	r3, [pc, #168]	; (80013b4 <RCC_GetClocksFreq+0x140>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	0c1b      	lsrs	r3, r3, #16
 8001310:	f003 0303 	and.w	r3, r3, #3
 8001314:	3301      	adds	r3, #1
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800131a:	69fa      	ldr	r2, [r7, #28]
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	601a      	str	r2, [r3, #0]
      break;
 8001326:	e003      	b.n	8001330 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4a23      	ldr	r2, [pc, #140]	; (80013b8 <RCC_GetClocksFreq+0x144>)
 800132c:	601a      	str	r2, [r3, #0]
      break;
 800132e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001330:	4b20      	ldr	r3, [pc, #128]	; (80013b4 <RCC_GetClocksFreq+0x140>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001338:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	091b      	lsrs	r3, r3, #4
 800133e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001340:	4a1f      	ldr	r2, [pc, #124]	; (80013c0 <RCC_GetClocksFreq+0x14c>)
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	4413      	add	r3, r2
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	40da      	lsrs	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001358:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <RCC_GetClocksFreq+0x140>)
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001360:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	0a9b      	lsrs	r3, r3, #10
 8001366:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001368:	4a15      	ldr	r2, [pc, #84]	; (80013c0 <RCC_GetClocksFreq+0x14c>)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	4413      	add	r3, r2
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	40da      	lsrs	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001380:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <RCC_GetClocksFreq+0x140>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001388:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	0b5b      	lsrs	r3, r3, #13
 800138e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001390:	4a0b      	ldr	r2, [pc, #44]	; (80013c0 <RCC_GetClocksFreq+0x14c>)
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	4413      	add	r3, r2
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685a      	ldr	r2, [r3, #4]
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	40da      	lsrs	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	60da      	str	r2, [r3, #12]
}
 80013a8:	bf00      	nop
 80013aa:	3724      	adds	r7, #36	; 0x24
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	40023800 	.word	0x40023800
 80013b8:	00f42400 	.word	0x00f42400
 80013bc:	007a1200 	.word	0x007a1200
 80013c0:	20000000 	.word	0x20000000

080013c4 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b085      	sub	sp, #20
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80013d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80013da:	d111      	bne.n	8001400 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	; (800141c <RCC_RTCCLKConfig+0x58>)
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80013e8:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80013f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80013fa:	4a08      	ldr	r2, [pc, #32]	; (800141c <RCC_RTCCLKConfig+0x58>)
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8001400:	4906      	ldr	r1, [pc, #24]	; (800141c <RCC_RTCCLKConfig+0x58>)
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <RCC_RTCCLKConfig+0x58>)
 8001404:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800140c:	4313      	orrs	r3, r2
 800140e:	670b      	str	r3, [r1, #112]	; 0x70
}
 8001410:	bf00      	nop
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	40023800 	.word	0x40023800

08001420 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 800142a:	4a04      	ldr	r2, [pc, #16]	; (800143c <RCC_RTCCLKCmd+0x1c>)
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	6013      	str	r3, [r2, #0]
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	42470e3c 	.word	0x42470e3c

08001440 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800144c:	78fb      	ldrb	r3, [r7, #3]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d006      	beq.n	8001460 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001452:	490a      	ldr	r1, [pc, #40]	; (800147c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001454:	4b09      	ldr	r3, [pc, #36]	; (800147c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001456:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4313      	orrs	r3, r2
 800145c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800145e:	e006      	b.n	800146e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001460:	4906      	ldr	r1, [pc, #24]	; (800147c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001462:	4b06      	ldr	r3, [pc, #24]	; (800147c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001464:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	43db      	mvns	r3, r3
 800146a:	4013      	ands	r3, r2
 800146c:	630b      	str	r3, [r1, #48]	; 0x30
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800

08001480 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	460b      	mov	r3, r1
 800148a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800148c:	78fb      	ldrb	r3, [r7, #3]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d006      	beq.n	80014a0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001492:	490a      	ldr	r1, [pc, #40]	; (80014bc <RCC_APB1PeriphClockCmd+0x3c>)
 8001494:	4b09      	ldr	r3, [pc, #36]	; (80014bc <RCC_APB1PeriphClockCmd+0x3c>)
 8001496:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4313      	orrs	r3, r2
 800149c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800149e:	e006      	b.n	80014ae <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80014a0:	4906      	ldr	r1, [pc, #24]	; (80014bc <RCC_APB1PeriphClockCmd+0x3c>)
 80014a2:	4b06      	ldr	r3, [pc, #24]	; (80014bc <RCC_APB1PeriphClockCmd+0x3c>)
 80014a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	43db      	mvns	r3, r3
 80014aa:	4013      	ands	r3, r2
 80014ac:	640b      	str	r3, [r1, #64]	; 0x40
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	40023800 	.word	0x40023800

080014c0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80014cc:	78fb      	ldrb	r3, [r7, #3]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d006      	beq.n	80014e0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80014d2:	490a      	ldr	r1, [pc, #40]	; (80014fc <RCC_APB2PeriphClockCmd+0x3c>)
 80014d4:	4b09      	ldr	r3, [pc, #36]	; (80014fc <RCC_APB2PeriphClockCmd+0x3c>)
 80014d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4313      	orrs	r3, r2
 80014dc:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80014de:	e006      	b.n	80014ee <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80014e0:	4906      	ldr	r1, [pc, #24]	; (80014fc <RCC_APB2PeriphClockCmd+0x3c>)
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <RCC_APB2PeriphClockCmd+0x3c>)
 80014e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	43db      	mvns	r3, r3
 80014ea:	4013      	ands	r3, r2
 80014ec:	644b      	str	r3, [r1, #68]	; 0x44
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40023800 	.word	0x40023800

08001500 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001500:	b480      	push	{r7}
 8001502:	b087      	sub	sp, #28
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001512:	2300      	movs	r3, #0
 8001514:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	095b      	lsrs	r3, r3, #5
 800151a:	b2db      	uxtb	r3, r3
 800151c:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d103      	bne.n	800152c <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001524:	4b12      	ldr	r3, [pc, #72]	; (8001570 <RCC_GetFlagStatus+0x70>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	617b      	str	r3, [r7, #20]
 800152a:	e009      	b.n	8001540 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d103      	bne.n	800153a <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8001532:	4b0f      	ldr	r3, [pc, #60]	; (8001570 <RCC_GetFlagStatus+0x70>)
 8001534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001536:	617b      	str	r3, [r7, #20]
 8001538:	e002      	b.n	8001540 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800153a:	4b0d      	ldr	r3, [pc, #52]	; (8001570 <RCC_GetFlagStatus+0x70>)
 800153c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800153e:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	f003 031f 	and.w	r3, r3, #31
 8001546:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	fa22 f303 	lsr.w	r3, r2, r3
 8001550:	f003 0301 	and.w	r3, r3, #1
 8001554:	2b00      	cmp	r3, #0
 8001556:	d002      	beq.n	800155e <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001558:	2301      	movs	r3, #1
 800155a:	74fb      	strb	r3, [r7, #19]
 800155c:	e001      	b.n	8001562 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800155e:	2300      	movs	r3, #0
 8001560:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001562:	7cfb      	ldrb	r3, [r7, #19]
}
 8001564:	4618      	mov	r0, r3
 8001566:	371c      	adds	r7, #28
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	40023800 	.word	0x40023800

08001574 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 800157c:	2300      	movs	r3, #0
 800157e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001580:	4b19      	ldr	r3, [pc, #100]	; (80015e8 <RTC_Init+0x74>)
 8001582:	22ca      	movs	r2, #202	; 0xca
 8001584:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001586:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <RTC_Init+0x74>)
 8001588:	2253      	movs	r2, #83	; 0x53
 800158a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 800158c:	f000 f848 	bl	8001620 <RTC_EnterInitMode>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d102      	bne.n	800159c <RTC_Init+0x28>
  {
    status = ERROR;
 8001596:	2300      	movs	r3, #0
 8001598:	73fb      	strb	r3, [r7, #15]
 800159a:	e01c      	b.n	80015d6 <RTC_Init+0x62>
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 800159c:	4a12      	ldr	r2, [pc, #72]	; (80015e8 <RTC_Init+0x74>)
 800159e:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <RTC_Init+0x74>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80015a6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 80015a8:	490f      	ldr	r1, [pc, #60]	; (80015e8 <RTC_Init+0x74>)
 80015aa:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <RTC_Init+0x74>)
 80015ac:	689a      	ldr	r2, [r3, #8]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	608b      	str	r3, [r1, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 80015b6:	4a0c      	ldr	r2, [pc, #48]	; (80015e8 <RTC_Init+0x74>)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	6113      	str	r3, [r2, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 80015be:	490a      	ldr	r1, [pc, #40]	; (80015e8 <RTC_Init+0x74>)
 80015c0:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <RTC_Init+0x74>)
 80015c2:	691a      	ldr	r2, [r3, #16]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	041b      	lsls	r3, r3, #16
 80015ca:	4313      	orrs	r3, r2
 80015cc:	610b      	str	r3, [r1, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 80015ce:	f000 f861 	bl	8001694 <RTC_ExitInitMode>

    status = SUCCESS;    
 80015d2:	2301      	movs	r3, #1
 80015d4:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80015d6:	4b04      	ldr	r3, [pc, #16]	; (80015e8 <RTC_Init+0x74>)
 80015d8:	22ff      	movs	r2, #255	; 0xff
 80015da:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3710      	adds	r7, #16
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40002800 	.word	0x40002800

080015ec <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d003      	beq.n	8001604 <RTC_WriteProtectionCmd+0x18>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 80015fc:	4b07      	ldr	r3, [pc, #28]	; (800161c <RTC_WriteProtectionCmd+0x30>)
 80015fe:	22ff      	movs	r2, #255	; 0xff
 8001600:	625a      	str	r2, [r3, #36]	; 0x24
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
    RTC->WPR = 0x53;    
  }
}
 8001602:	e005      	b.n	8001610 <RTC_WriteProtectionCmd+0x24>
    RTC->WPR = 0xCA;
 8001604:	4b05      	ldr	r3, [pc, #20]	; (800161c <RTC_WriteProtectionCmd+0x30>)
 8001606:	22ca      	movs	r2, #202	; 0xca
 8001608:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 800160a:	4b04      	ldr	r3, [pc, #16]	; (800161c <RTC_WriteProtectionCmd+0x30>)
 800160c:	2253      	movs	r2, #83	; 0x53
 800160e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	40002800 	.word	0x40002800

08001620 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
  __IO uint32_t initcounter = 0x00;
 8001626:	2300      	movs	r3, #0
 8001628:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 800162a:	2300      	movs	r3, #0
 800162c:	73fb      	strb	r3, [r7, #15]
  uint32_t initstatus = 0x00;
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001632:	4b17      	ldr	r3, [pc, #92]	; (8001690 <RTC_EnterInitMode+0x70>)
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800163a:	2b00      	cmp	r3, #0
 800163c:	d11e      	bne.n	800167c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 800163e:	4b14      	ldr	r3, [pc, #80]	; (8001690 <RTC_EnterInitMode+0x70>)
 8001640:	f04f 32ff 	mov.w	r2, #4294967295
 8001644:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8001646:	4b12      	ldr	r3, [pc, #72]	; (8001690 <RTC_EnterInitMode+0x70>)
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800164e:	60bb      	str	r3, [r7, #8]
      initcounter++;  
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	3301      	adds	r3, #1
 8001654:	607b      	str	r3, [r7, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800165c:	d002      	beq.n	8001664 <RTC_EnterInitMode+0x44>
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0f0      	beq.n	8001646 <RTC_EnterInitMode+0x26>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8001664:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <RTC_EnterInitMode+0x70>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800166c:	2b00      	cmp	r3, #0
 800166e:	d002      	beq.n	8001676 <RTC_EnterInitMode+0x56>
    {
      status = SUCCESS;
 8001670:	2301      	movs	r3, #1
 8001672:	73fb      	strb	r3, [r7, #15]
 8001674:	e004      	b.n	8001680 <RTC_EnterInitMode+0x60>
    }
    else
    {
      status = ERROR;
 8001676:	2300      	movs	r3, #0
 8001678:	73fb      	strb	r3, [r7, #15]
 800167a:	e001      	b.n	8001680 <RTC_EnterInitMode+0x60>
    }        
  }
  else
  {
    status = SUCCESS;  
 800167c:	2301      	movs	r3, #1
 800167e:	73fb      	strb	r3, [r7, #15]
  } 
    
  return (status);  
 8001680:	7bfb      	ldrb	r3, [r7, #15]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40002800 	.word	0x40002800

08001694 <RTC_ExitInitMode>:
  *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
  * @param  None
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8001698:	4a05      	ldr	r2, [pc, #20]	; (80016b0 <RTC_ExitInitMode+0x1c>)
 800169a:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <RTC_ExitInitMode+0x1c>)
 800169c:	68db      	ldr	r3, [r3, #12]
 800169e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80016a2:	60d3      	str	r3, [r2, #12]
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	40002800 	.word	0x40002800

080016b4 <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
  __IO uint32_t synchrocounter = 0;
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 80016be:	2300      	movs	r3, #0
 80016c0:	73fb      	strb	r3, [r7, #15]
  uint32_t synchrostatus = 0x00;
 80016c2:	2300      	movs	r3, #0
 80016c4:	60bb      	str	r3, [r7, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80016c6:	4b18      	ldr	r3, [pc, #96]	; (8001728 <RTC_WaitForSynchro+0x74>)
 80016c8:	22ca      	movs	r2, #202	; 0xca
 80016ca:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80016cc:	4b16      	ldr	r3, [pc, #88]	; (8001728 <RTC_WaitForSynchro+0x74>)
 80016ce:	2253      	movs	r2, #83	; 0x53
 80016d0:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 80016d2:	4a15      	ldr	r2, [pc, #84]	; (8001728 <RTC_WaitForSynchro+0x74>)
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <RTC_WaitForSynchro+0x74>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80016dc:	60d3      	str	r3, [r2, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 80016de:	4b12      	ldr	r3, [pc, #72]	; (8001728 <RTC_WaitForSynchro+0x74>)
 80016e0:	68db      	ldr	r3, [r3, #12]
 80016e2:	f003 0320 	and.w	r3, r3, #32
 80016e6:	60bb      	str	r3, [r7, #8]
    synchrocounter++;  
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3301      	adds	r3, #1
 80016ec:	607b      	str	r3, [r7, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80016f4:	d002      	beq.n	80016fc <RTC_WaitForSynchro+0x48>
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0f0      	beq.n	80016de <RTC_WaitForSynchro+0x2a>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 80016fc:	4b0a      	ldr	r3, [pc, #40]	; (8001728 <RTC_WaitForSynchro+0x74>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	f003 0320 	and.w	r3, r3, #32
 8001704:	2b00      	cmp	r3, #0
 8001706:	d002      	beq.n	800170e <RTC_WaitForSynchro+0x5a>
  {
    status = SUCCESS;
 8001708:	2301      	movs	r3, #1
 800170a:	73fb      	strb	r3, [r7, #15]
 800170c:	e001      	b.n	8001712 <RTC_WaitForSynchro+0x5e>
  }
  else
  {
    status = ERROR;
 800170e:	2300      	movs	r3, #0
 8001710:	73fb      	strb	r3, [r7, #15]
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001712:	4b05      	ldr	r3, [pc, #20]	; (8001728 <RTC_WaitForSynchro+0x74>)
 8001714:	22ff      	movs	r2, #255	; 0xff
 8001716:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
 8001718:	7bfb      	ldrb	r3, [r7, #15]
}
 800171a:	4618      	mov	r0, r3
 800171c:	3714      	adds	r7, #20
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	40002800 	.word	0x40002800

0800172c <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 800172c:	b590      	push	{r4, r7, lr}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 800173a:	2300      	movs	r3, #0
 800173c:	72fb      	strb	r3, [r7, #11]
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d109      	bne.n	8001758 <RTC_SetTime+0x2c>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001744:	4b3d      	ldr	r3, [pc, #244]	; (800183c <RTC_SetTime+0x110>)
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800174c:	2b00      	cmp	r3, #0
 800174e:	d114      	bne.n	800177a <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	2200      	movs	r2, #0
 8001754:	70da      	strb	r2, [r3, #3]
 8001756:	e010      	b.n	800177a <RTC_SetTime+0x4e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001758:	4b38      	ldr	r3, [pc, #224]	; (800183c <RTC_SetTime+0x110>)
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001760:	2b00      	cmp	r3, #0
 8001762:	d007      	beq.n	8001774 <RTC_SetTime+0x48>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	4618      	mov	r0, r3
 800176a:	f000 fafc 	bl	8001d66 <RTC_Bcd2ToByte>
 800176e:	4603      	mov	r3, r0
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	e002      	b.n	800177a <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	2200      	movs	r2, #0
 8001778:	70da      	strb	r2, [r3, #3]
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d00f      	beq.n	80017a0 <RTC_SetTime+0x74>
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	041a      	lsls	r2, r3, #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	785b      	ldrb	r3, [r3, #1]
 800178a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 800178c:	4313      	orrs	r3, r2
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	7892      	ldrb	r2, [r2, #2]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001792:	431a      	orrs	r2, r3
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	78db      	ldrb	r3, [r3, #3]
 8001798:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 800179a:	4313      	orrs	r3, r2
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	e01b      	b.n	80017d8 <RTC_SetTime+0xac>
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f000 fac1 	bl	8001d2c <RTC_ByteToBcd2>
 80017aa:	4603      	mov	r3, r0
 80017ac:	041c      	lsls	r4, r3, #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	785b      	ldrb	r3, [r3, #1]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f000 faba 	bl	8001d2c <RTC_ByteToBcd2>
 80017b8:	4603      	mov	r3, r0
 80017ba:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 80017bc:	431c      	orrs	r4, r3
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	789b      	ldrb	r3, [r3, #2]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 fab2 	bl	8001d2c <RTC_ByteToBcd2>
 80017c8:	4603      	mov	r3, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 80017ca:	ea44 0203 	orr.w	r2, r4, r3
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	78db      	ldrb	r3, [r3, #3]
 80017d2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 80017d4:	4313      	orrs	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80017d8:	4b18      	ldr	r3, [pc, #96]	; (800183c <RTC_SetTime+0x110>)
 80017da:	22ca      	movs	r2, #202	; 0xca
 80017dc:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80017de:	4b17      	ldr	r3, [pc, #92]	; (800183c <RTC_SetTime+0x110>)
 80017e0:	2253      	movs	r2, #83	; 0x53
 80017e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80017e4:	f7ff ff1c 	bl	8001620 <RTC_EnterInitMode>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d102      	bne.n	80017f4 <RTC_SetTime+0xc8>
  {
    status = ERROR;
 80017ee:	2300      	movs	r3, #0
 80017f0:	72fb      	strb	r3, [r7, #11]
 80017f2:	e01b      	b.n	800182c <RTC_SetTime+0x100>
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80017f4:	4a11      	ldr	r2, [pc, #68]	; (800183c <RTC_SetTime+0x110>)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80017fc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001800:	6013      	str	r3, [r2, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8001802:	f7ff ff47 	bl	8001694 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8001806:	4b0d      	ldr	r3, [pc, #52]	; (800183c <RTC_SetTime+0x110>)
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f003 0320 	and.w	r3, r3, #32
 800180e:	2b00      	cmp	r3, #0
 8001810:	d10a      	bne.n	8001828 <RTC_SetTime+0xfc>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001812:	f7ff ff4f 	bl	80016b4 <RTC_WaitForSynchro>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d102      	bne.n	8001822 <RTC_SetTime+0xf6>
    {
      status = ERROR;
 800181c:	2300      	movs	r3, #0
 800181e:	72fb      	strb	r3, [r7, #11]
 8001820:	e004      	b.n	800182c <RTC_SetTime+0x100>
    }
    else
    {
      status = SUCCESS;
 8001822:	2301      	movs	r3, #1
 8001824:	72fb      	strb	r3, [r7, #11]
 8001826:	e001      	b.n	800182c <RTC_SetTime+0x100>
    }
  }
    else
    {
      status = SUCCESS;
 8001828:	2301      	movs	r3, #1
 800182a:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800182c:	4b03      	ldr	r3, [pc, #12]	; (800183c <RTC_SetTime+0x110>)
 800182e:	22ff      	movs	r2, #255	; 0xff
 8001830:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
 8001832:	7afb      	ldrb	r3, [r7, #11]
}
 8001834:	4618      	mov	r0, r3
 8001836:	3714      	adds	r7, #20
 8001838:	46bd      	mov	sp, r7
 800183a:	bd90      	pop	{r4, r7, pc}
 800183c:	40002800 	.word	0x40002800

08001840 <RTC_GetTime>:
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 800184e:	4b24      	ldr	r3, [pc, #144]	; (80018e0 <RTC_GetTime+0xa0>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001856:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800185a:	60fb      	str	r3, [r7, #12]
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	0c1b      	lsrs	r3, r3, #16
 8001860:	b2db      	uxtb	r3, r3
 8001862:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001866:	b2da      	uxtb	r2, r3
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	0a1b      	lsrs	r3, r3, #8
 8001870:	b2db      	uxtb	r3, r3
 8001872:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001876:	b2da      	uxtb	r2, r3
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	705a      	strb	r2, [r3, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001884:	b2da      	uxtb	r2, r3
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	b2db      	uxtb	r3, r3
 8001890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001894:	b2da      	uxtb	r2, r3
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d11a      	bne.n	80018d6 <RTC_GetTime+0x96>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f000 fa5e 	bl	8001d66 <RTC_Bcd2ToByte>
 80018aa:	4603      	mov	r3, r0
 80018ac:	461a      	mov	r2, r3
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	701a      	strb	r2, [r3, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	785b      	ldrb	r3, [r3, #1]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f000 fa55 	bl	8001d66 <RTC_Bcd2ToByte>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	705a      	strb	r2, [r3, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	789b      	ldrb	r3, [r3, #2]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f000 fa4c 	bl	8001d66 <RTC_Bcd2ToByte>
 80018ce:	4603      	mov	r3, r0
 80018d0:	461a      	mov	r2, r3
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	709a      	strb	r2, [r3, #2]
  }
}
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40002800 	.word	0x40002800

080018e4 <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 80018f2:	2300      	movs	r3, #0
 80018f4:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d10e      	bne.n	800191a <RTC_SetDate+0x36>
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	785b      	ldrb	r3, [r3, #1]
 8001900:	f003 0310 	and.w	r3, r3, #16
 8001904:	2b00      	cmp	r3, #0
 8001906:	d008      	beq.n	800191a <RTC_SetDate+0x36>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	785b      	ldrb	r3, [r3, #1]
 800190c:	f023 0310 	bic.w	r3, r3, #16
 8001910:	b2db      	uxtb	r3, r3
 8001912:	330a      	adds	r3, #10
 8001914:	b2da      	uxtb	r2, r3
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	705a      	strb	r2, [r3, #1]
  }  
  if (RTC_Format == RTC_Format_BIN)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d00d      	beq.n	800193c <RTC_SetDate+0x58>
    assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	785b      	ldrb	r3, [r3, #1]
 8001924:	4618      	mov	r0, r3
 8001926:	f000 fa1e 	bl	8001d66 <RTC_Bcd2ToByte>
 800192a:	4603      	mov	r3, r0
 800192c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_MONTH(tmpreg));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	789b      	ldrb	r3, [r3, #2]
 8001932:	4618      	mov	r0, r3
 8001934:	f000 fa17 	bl	8001d66 <RTC_Bcd2ToByte>
 8001938:	4603      	mov	r3, r0
 800193a:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_DATE(tmpreg));
  }
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00f      	beq.n	8001962 <RTC_SetDate+0x7e>
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	78db      	ldrb	r3, [r3, #3]
 8001946:	041a      	lsls	r2, r3, #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	785b      	ldrb	r3, [r3, #1]
 800194c:	021b      	lsls	r3, r3, #8
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 800194e:	4313      	orrs	r3, r2
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	7892      	ldrb	r2, [r2, #2]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8001954:	431a      	orrs	r2, r3
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	035b      	lsls	r3, r3, #13
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 800195c:	4313      	orrs	r3, r2
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	e01b      	b.n	800199a <RTC_SetDate+0xb6>
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	78db      	ldrb	r3, [r3, #3]
 8001966:	4618      	mov	r0, r3
 8001968:	f000 f9e0 	bl	8001d2c <RTC_ByteToBcd2>
 800196c:	4603      	mov	r3, r0
 800196e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	785b      	ldrb	r3, [r3, #1]
 8001974:	4618      	mov	r0, r3
 8001976:	f000 f9d9 	bl	8001d2c <RTC_ByteToBcd2>
 800197a:	4603      	mov	r3, r0
 800197c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 800197e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	789b      	ldrb	r3, [r3, #2]
 8001984:	4618      	mov	r0, r3
 8001986:	f000 f9d1 	bl	8001d2c <RTC_ByteToBcd2>
 800198a:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 800198c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	035b      	lsls	r3, r3, #13
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001996:	4313      	orrs	r3, r2
 8001998:	60fb      	str	r3, [r7, #12]
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800199a:	4b19      	ldr	r3, [pc, #100]	; (8001a00 <RTC_SetDate+0x11c>)
 800199c:	22ca      	movs	r2, #202	; 0xca
 800199e:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80019a0:	4b17      	ldr	r3, [pc, #92]	; (8001a00 <RTC_SetDate+0x11c>)
 80019a2:	2253      	movs	r2, #83	; 0x53
 80019a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80019a6:	f7ff fe3b 	bl	8001620 <RTC_EnterInitMode>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d102      	bne.n	80019b6 <RTC_SetDate+0xd2>
  {
    status = ERROR;
 80019b0:	2300      	movs	r3, #0
 80019b2:	72fb      	strb	r3, [r7, #11]
 80019b4:	e01b      	b.n	80019ee <RTC_SetDate+0x10a>
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 80019b6:	4a12      	ldr	r2, [pc, #72]	; (8001a00 <RTC_SetDate+0x11c>)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80019be:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80019c2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 80019c4:	f7ff fe66 	bl	8001694 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 80019c8:	4b0d      	ldr	r3, [pc, #52]	; (8001a00 <RTC_SetDate+0x11c>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 0320 	and.w	r3, r3, #32
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d10a      	bne.n	80019ea <RTC_SetDate+0x106>
    {
    if(RTC_WaitForSynchro() == ERROR)
 80019d4:	f7ff fe6e 	bl	80016b4 <RTC_WaitForSynchro>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d102      	bne.n	80019e4 <RTC_SetDate+0x100>
    {
      status = ERROR;
 80019de:	2300      	movs	r3, #0
 80019e0:	72fb      	strb	r3, [r7, #11]
 80019e2:	e004      	b.n	80019ee <RTC_SetDate+0x10a>
    }
    else
    {
      status = SUCCESS;
 80019e4:	2301      	movs	r3, #1
 80019e6:	72fb      	strb	r3, [r7, #11]
 80019e8:	e001      	b.n	80019ee <RTC_SetDate+0x10a>
    }
  }
    else
    {
      status = SUCCESS;
 80019ea:	2301      	movs	r3, #1
 80019ec:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 80019ee:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <RTC_SetDate+0x11c>)
 80019f0:	22ff      	movs	r2, #255	; 0xff
 80019f2:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 80019f4:	7afb      	ldrb	r3, [r7, #11]
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd90      	pop	{r4, r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40002800 	.word	0x40002800

08001a04 <RTC_GetDate>:
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 8001a12:	4b22      	ldr	r3, [pc, #136]	; (8001a9c <RTC_GetDate+0x98>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001a1a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001a1e:	60fb      	str	r3, [r7, #12]

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	0c1b      	lsrs	r3, r3, #16
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	0a1b      	lsrs	r3, r3, #8
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	f003 031f 	and.w	r3, r3, #31
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	0b5b      	lsrs	r3, r3, #13
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	f003 0307 	and.w	r3, r3, #7
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d11a      	bne.n	8001a94 <RTC_GetDate+0x90>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	78db      	ldrb	r3, [r3, #3]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f000 f97f 	bl	8001d66 <RTC_Bcd2ToByte>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	70da      	strb	r2, [r3, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	785b      	ldrb	r3, [r3, #1]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f000 f976 	bl	8001d66 <RTC_Bcd2ToByte>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	705a      	strb	r2, [r3, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	789b      	ldrb	r3, [r3, #2]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f000 f96d 	bl	8001d66 <RTC_Bcd2ToByte>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	461a      	mov	r2, r3
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	709a      	strb	r2, [r3, #2]
  }
}
 8001a94:	bf00      	nop
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40002800 	.word	0x40002800

08001aa0 <RTC_WakeUpClockConfig>:
  *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
  *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
  * @retval None
  */
void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001aa8:	4b0d      	ldr	r3, [pc, #52]	; (8001ae0 <RTC_WakeUpClockConfig+0x40>)
 8001aaa:	22ca      	movs	r2, #202	; 0xca
 8001aac:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001aae:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <RTC_WakeUpClockConfig+0x40>)
 8001ab0:	2253      	movs	r2, #83	; 0x53
 8001ab2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8001ab4:	4a0a      	ldr	r2, [pc, #40]	; (8001ae0 <RTC_WakeUpClockConfig+0x40>)
 8001ab6:	4b0a      	ldr	r3, [pc, #40]	; (8001ae0 <RTC_WakeUpClockConfig+0x40>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f023 0307 	bic.w	r3, r3, #7
 8001abe:	6093      	str	r3, [r2, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 8001ac0:	4907      	ldr	r1, [pc, #28]	; (8001ae0 <RTC_WakeUpClockConfig+0x40>)
 8001ac2:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <RTC_WakeUpClockConfig+0x40>)
 8001ac4:	689a      	ldr	r2, [r3, #8]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	608b      	str	r3, [r1, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001acc:	4b04      	ldr	r3, [pc, #16]	; (8001ae0 <RTC_WakeUpClockConfig+0x40>)
 8001ace:	22ff      	movs	r2, #255	; 0xff
 8001ad0:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001ad2:	bf00      	nop
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	40002800 	.word	0x40002800

08001ae4 <RTC_SetWakeUpCounter>:
  * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
  *          This parameter can be a value from 0x0000 to 0xFFFF. 
  * @retval None
  */
void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001aec:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <RTC_SetWakeUpCounter+0x2c>)
 8001aee:	22ca      	movs	r2, #202	; 0xca
 8001af0:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001af2:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <RTC_SetWakeUpCounter+0x2c>)
 8001af4:	2253      	movs	r2, #83	; 0x53
 8001af6:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 8001af8:	4a05      	ldr	r2, [pc, #20]	; (8001b10 <RTC_SetWakeUpCounter+0x2c>)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6153      	str	r3, [r2, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001afe:	4b04      	ldr	r3, [pc, #16]	; (8001b10 <RTC_SetWakeUpCounter+0x2c>)
 8001b00:	22ff      	movs	r2, #255	; 0xff
 8001b02:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	40002800 	.word	0x40002800

08001b14 <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b087      	sub	sp, #28
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t wutcounter = 0x00;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
  uint32_t wutwfstatus = 0x00;
 8001b22:	2300      	movs	r3, #0
 8001b24:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 8001b26:	2300      	movs	r3, #0
 8001b28:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001b2a:	4b1e      	ldr	r3, [pc, #120]	; (8001ba4 <RTC_WakeUpCmd+0x90>)
 8001b2c:	22ca      	movs	r2, #202	; 0xca
 8001b2e:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001b30:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <RTC_WakeUpCmd+0x90>)
 8001b32:	2253      	movs	r2, #83	; 0x53
 8001b34:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d008      	beq.n	8001b4e <RTC_WakeUpCmd+0x3a>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8001b3c:	4a19      	ldr	r2, [pc, #100]	; (8001ba4 <RTC_WakeUpCmd+0x90>)
 8001b3e:	4b19      	ldr	r3, [pc, #100]	; (8001ba4 <RTC_WakeUpCmd+0x90>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b46:	6093      	str	r3, [r2, #8]
    status = SUCCESS;    
 8001b48:	2301      	movs	r3, #1
 8001b4a:	75fb      	strb	r3, [r7, #23]
 8001b4c:	e01f      	b.n	8001b8e <RTC_WakeUpCmd+0x7a>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 8001b4e:	4a15      	ldr	r2, [pc, #84]	; (8001ba4 <RTC_WakeUpCmd+0x90>)
 8001b50:	4b14      	ldr	r3, [pc, #80]	; (8001ba4 <RTC_WakeUpCmd+0x90>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001b58:	6093      	str	r3, [r2, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8001b5a:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <RTC_WakeUpCmd+0x90>)
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	613b      	str	r3, [r7, #16]
      wutcounter++;  
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	3301      	adds	r3, #1
 8001b68:	60fb      	str	r3, [r7, #12]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b70:	d002      	beq.n	8001b78 <RTC_WakeUpCmd+0x64>
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0f0      	beq.n	8001b5a <RTC_WakeUpCmd+0x46>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8001b78:	4b0a      	ldr	r3, [pc, #40]	; (8001ba4 <RTC_WakeUpCmd+0x90>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d102      	bne.n	8001b8a <RTC_WakeUpCmd+0x76>
    {
      status = ERROR;
 8001b84:	2300      	movs	r3, #0
 8001b86:	75fb      	strb	r3, [r7, #23]
 8001b88:	e001      	b.n	8001b8e <RTC_WakeUpCmd+0x7a>
    }
    else
    {
      status = SUCCESS;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	75fb      	strb	r3, [r7, #23]
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001b8e:	4b05      	ldr	r3, [pc, #20]	; (8001ba4 <RTC_WakeUpCmd+0x90>)
 8001b90:	22ff      	movs	r2, #255	; 0xff
 8001b92:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	371c      	adds	r7, #28
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	40002800 	.word	0x40002800

08001ba8 <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8001bb6:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <RTC_WriteBackupRegister+0x30>)
 8001bb8:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	009a      	lsls	r2, r3, #2
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	60fb      	str	r3, [r7, #12]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	6013      	str	r3, [r2, #0]
}
 8001bcc:	bf00      	nop
 8001bce:	3714      	adds	r7, #20
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	40002850 	.word	0x40002850

08001bdc <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b085      	sub	sp, #20
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8001be8:	4b07      	ldr	r3, [pc, #28]	; (8001c08 <RTC_ReadBackupRegister+0x2c>)
 8001bea:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	009a      	lsls	r2, r3, #2
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3714      	adds	r7, #20
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	40002850 	.word	0x40002850

08001c0c <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	460b      	mov	r3, r1
 8001c16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001c18:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c1a:	22ca      	movs	r2, #202	; 0xca
 8001c1c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001c1e:	4b19      	ldr	r3, [pc, #100]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c20:	2253      	movs	r2, #83	; 0x53
 8001c22:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8001c24:	78fb      	ldrb	r3, [r7, #3]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d010      	beq.n	8001c4c <RTC_ITConfig+0x40>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 8001c2a:	4916      	ldr	r1, [pc, #88]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c2c:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c2e:	689a      	ldr	r2, [r3, #8]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f023 0304 	bic.w	r3, r3, #4
 8001c36:	4313      	orrs	r3, r2
 8001c38:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 8001c3a:	4912      	ldr	r1, [pc, #72]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c3c:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f003 0304 	and.w	r3, r3, #4
 8001c46:	4313      	orrs	r3, r2
 8001c48:	640b      	str	r3, [r1, #64]	; 0x40
 8001c4a:	e011      	b.n	8001c70 <RTC_ITConfig+0x64>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 8001c4c:	490d      	ldr	r1, [pc, #52]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c4e:	4b0d      	ldr	r3, [pc, #52]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c50:	689a      	ldr	r2, [r3, #8]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f023 0304 	bic.w	r3, r3, #4
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 8001c5e:	4909      	ldr	r1, [pc, #36]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c60:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f003 0304 	and.w	r3, r3, #4
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	640b      	str	r3, [r1, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001c70:	4b04      	ldr	r3, [pc, #16]	; (8001c84 <RTC_ITConfig+0x78>)
 8001c72:	22ff      	movs	r2, #255	; 0xff
 8001c74:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40002800 	.word	0x40002800

08001c88 <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b087      	sub	sp, #28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001c90:	2300      	movs	r3, #0
 8001c92:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8001c94:	2300      	movs	r3, #0
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8001c9c:	4b13      	ldr	r3, [pc, #76]	; (8001cec <RTC_GetITStatus+0x64>)
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca0:	f003 0304 	and.w	r3, r3, #4
 8001ca4:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8001ca6:	4b11      	ldr	r3, [pc, #68]	; (8001cec <RTC_GetITStatus+0x64>)
 8001ca8:	689a      	ldr	r2, [r3, #8]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	401a      	ands	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	0bd9      	lsrs	r1, r3, #15
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	400b      	ands	r3, r1
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8001cba:	4b0c      	ldr	r3, [pc, #48]	; (8001cec <RTC_GetITStatus+0x64>)
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	091b      	lsrs	r3, r3, #4
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d006      	beq.n	8001cda <RTC_GetITStatus+0x52>
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d002      	beq.n	8001cda <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	75fb      	strb	r3, [r7, #23]
 8001cd8:	e001      	b.n	8001cde <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 8001cde:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	371c      	adds	r7, #28
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	40002800 	.word	0x40002800

08001cf0 <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	091b      	lsrs	r3, r3, #4
 8001d00:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8001d02:	4909      	ldr	r1, [pc, #36]	; (8001d28 <RTC_ClearITPendingBit+0x38>)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d0c:	43da      	mvns	r2, r3
 8001d0e:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <RTC_ClearITPendingBit+0x38>)
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d16:	4313      	orrs	r3, r2
 8001d18:	60cb      	str	r3, [r1, #12]
}
 8001d1a:	bf00      	nop
 8001d1c:	3714      	adds	r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	40002800 	.word	0x40002800

08001d2c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	73fb      	strb	r3, [r7, #15]
  
  while (Value >= 10)
 8001d3a:	e005      	b.n	8001d48 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	73fb      	strb	r3, [r7, #15]
    Value -= 10;
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	3b0a      	subs	r3, #10
 8001d46:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10)
 8001d48:	79fb      	ldrb	r3, [r7, #7]
 8001d4a:	2b09      	cmp	r3, #9
 8001d4c:	d8f6      	bhi.n	8001d3c <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
 8001d50:	011b      	lsls	r3, r3, #4
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	b2db      	uxtb	r3, r3
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3714      	adds	r7, #20
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted.
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b085      	sub	sp, #20
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	091b      	lsrs	r3, r3, #4
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	0092      	lsls	r2, r2, #2
 8001d7e:	4413      	add	r3, r2
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & (uint8_t)0x0F));
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	f003 030f 	and.w	r3, r3, #15
 8001d8a:	b2da      	uxtb	r2, r3
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
 8001d8e:	4413      	add	r3, r2
 8001d90:	b2db      	uxtb	r3, r3
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
	...

08001da0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	881b      	ldrh	r3, [r3, #0]
 8001db2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4a29      	ldr	r2, [pc, #164]	; (8001e5c <TIM_TimeBaseInit+0xbc>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d013      	beq.n	8001de4 <TIM_TimeBaseInit+0x44>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4a28      	ldr	r2, [pc, #160]	; (8001e60 <TIM_TimeBaseInit+0xc0>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d00f      	beq.n	8001de4 <TIM_TimeBaseInit+0x44>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dca:	d00b      	beq.n	8001de4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4a25      	ldr	r2, [pc, #148]	; (8001e64 <TIM_TimeBaseInit+0xc4>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d007      	beq.n	8001de4 <TIM_TimeBaseInit+0x44>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a24      	ldr	r2, [pc, #144]	; (8001e68 <TIM_TimeBaseInit+0xc8>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d003      	beq.n	8001de4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a23      	ldr	r2, [pc, #140]	; (8001e6c <TIM_TimeBaseInit+0xcc>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d108      	bne.n	8001df6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001de4:	89fb      	ldrh	r3, [r7, #14]
 8001de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dea:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	885a      	ldrh	r2, [r3, #2]
 8001df0:	89fb      	ldrh	r3, [r7, #14]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a1d      	ldr	r2, [pc, #116]	; (8001e70 <TIM_TimeBaseInit+0xd0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d00c      	beq.n	8001e18 <TIM_TimeBaseInit+0x78>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a1c      	ldr	r2, [pc, #112]	; (8001e74 <TIM_TimeBaseInit+0xd4>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d008      	beq.n	8001e18 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001e06:	89fb      	ldrh	r3, [r7, #14]
 8001e08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e0c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	891a      	ldrh	r2, [r3, #8]
 8001e12:	89fb      	ldrh	r3, [r7, #14]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	89fa      	ldrh	r2, [r7, #14]
 8001e1c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685a      	ldr	r2, [r3, #4]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	881a      	ldrh	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a0a      	ldr	r2, [pc, #40]	; (8001e5c <TIM_TimeBaseInit+0xbc>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d003      	beq.n	8001e3e <TIM_TimeBaseInit+0x9e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a09      	ldr	r2, [pc, #36]	; (8001e60 <TIM_TimeBaseInit+0xc0>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d104      	bne.n	8001e48 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	7a9b      	ldrb	r3, [r3, #10]
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	829a      	strh	r2, [r3, #20]
}
 8001e4e:	bf00      	nop
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	40010000 	.word	0x40010000
 8001e60:	40010400 	.word	0x40010400
 8001e64:	40000400 	.word	0x40000400
 8001e68:	40000800 	.word	0x40000800
 8001e6c:	40000c00 	.word	0x40000c00
 8001e70:	40001000 	.word	0x40001000
 8001e74:	40001400 	.word	0x40001400

08001e78 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	460b      	mov	r3, r1
 8001e82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001e84:	78fb      	ldrb	r3, [r7, #3]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d008      	beq.n	8001e9c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	881b      	ldrh	r3, [r3, #0]
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001e9a:	e007      	b.n	8001eac <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	881b      	ldrh	r3, [r3, #0]
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	f023 0301 	bic.w	r3, r3, #1
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	801a      	strh	r2, [r3, #0]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	807b      	strh	r3, [r7, #2]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001ec8:	787b      	ldrb	r3, [r7, #1]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d008      	beq.n	8001ee0 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	899b      	ldrh	r3, [r3, #12]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	887b      	ldrh	r3, [r7, #2]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001ede:	e009      	b.n	8001ef4 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	899b      	ldrh	r3, [r3, #12]
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	887b      	ldrh	r3, [r7, #2]
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	4013      	ands	r3, r2
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	819a      	strh	r2, [r3, #12]
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	81bb      	strh	r3, [r7, #12]
 8001f14:	2300      	movs	r3, #0
 8001f16:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	8a1b      	ldrh	r3, [r3, #16]
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	887b      	ldrh	r3, [r7, #2]
 8001f20:	4013      	ands	r3, r2
 8001f22:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	899b      	ldrh	r3, [r3, #12]
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	887b      	ldrh	r3, [r7, #2]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001f30:	89bb      	ldrh	r3, [r7, #12]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d005      	beq.n	8001f42 <TIM_GetITStatus+0x42>
 8001f36:	897b      	ldrh	r3, [r7, #10]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d002      	beq.n	8001f42 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	73fb      	strb	r3, [r7, #15]
 8001f40:	e001      	b.n	8001f46 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001f42:	2300      	movs	r3, #0
 8001f44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3714      	adds	r7, #20
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001f60:	887b      	ldrh	r3, [r7, #2]
 8001f62:	43db      	mvns	r3, r3
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	821a      	strh	r2, [r3, #16]
}
 8001f6a:	bf00      	nop
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
	...

08001f78 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001f82:	2300      	movs	r3, #0
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24
 8001f86:	2300      	movs	r3, #0
 8001f88:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	8a1b      	ldrh	r3, [r3, #16]
 8001f96:	b29b      	uxth	r3, r3
 8001f98:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fa0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	88db      	ldrh	r3, [r3, #6]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001faa:	4313      	orrs	r3, r2
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb0:	b29a      	uxth	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	899b      	ldrh	r3, [r3, #12]
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc0:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001fc4:	f023 030c 	bic.w	r3, r3, #12
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	889a      	ldrh	r2, [r3, #4]
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	891b      	ldrh	r3, [r3, #8]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	461a      	mov	r2, r3
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	8a9b      	ldrh	r3, [r3, #20]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ffc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	899b      	ldrh	r3, [r3, #12]
 8002002:	461a      	mov	r2, r3
 8002004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002006:	4313      	orrs	r3, r2
 8002008:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800200a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200c:	b29a      	uxth	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002012:	f107 0308 	add.w	r3, r7, #8
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff f92c 	bl	8001274 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a30      	ldr	r2, [pc, #192]	; (80020e0 <USART_Init+0x168>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d003      	beq.n	800202c <USART_Init+0xb4>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a2f      	ldr	r2, [pc, #188]	; (80020e4 <USART_Init+0x16c>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d102      	bne.n	8002032 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	623b      	str	r3, [r7, #32]
 8002030:	e001      	b.n	8002036 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	899b      	ldrh	r3, [r3, #12]
 800203a:	b29b      	uxth	r3, r3
 800203c:	b21b      	sxth	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	da0c      	bge.n	800205c <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002042:	6a3a      	ldr	r2, [r7, #32]
 8002044:	4613      	mov	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	009a      	lsls	r2, r3, #2
 800204c:	441a      	add	r2, r3
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	fbb2 f3f3 	udiv	r3, r2, r3
 8002058:	61fb      	str	r3, [r7, #28]
 800205a:	e00b      	b.n	8002074 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800205c:	6a3a      	ldr	r2, [r7, #32]
 800205e:	4613      	mov	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	009a      	lsls	r2, r3, #2
 8002066:	441a      	add	r2, r3
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002072:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	4a1c      	ldr	r2, [pc, #112]	; (80020e8 <USART_Init+0x170>)
 8002078:	fba2 2303 	umull	r2, r3, r2, r3
 800207c:	095b      	lsrs	r3, r3, #5
 800207e:	011b      	lsls	r3, r3, #4
 8002080:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	091b      	lsrs	r3, r3, #4
 8002086:	2264      	movs	r2, #100	; 0x64
 8002088:	fb02 f303 	mul.w	r3, r2, r3
 800208c:	69fa      	ldr	r2, [r7, #28]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	899b      	ldrh	r3, [r3, #12]
 8002096:	b29b      	uxth	r3, r3
 8002098:	b21b      	sxth	r3, r3
 800209a:	2b00      	cmp	r3, #0
 800209c:	da0c      	bge.n	80020b8 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	3332      	adds	r3, #50	; 0x32
 80020a4:	4a10      	ldr	r2, [pc, #64]	; (80020e8 <USART_Init+0x170>)
 80020a6:	fba2 2303 	umull	r2, r3, r2, r3
 80020aa:	095b      	lsrs	r3, r3, #5
 80020ac:	f003 0307 	and.w	r3, r3, #7
 80020b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020b2:	4313      	orrs	r3, r2
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
 80020b6:	e00b      	b.n	80020d0 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	011b      	lsls	r3, r3, #4
 80020bc:	3332      	adds	r3, #50	; 0x32
 80020be:	4a0a      	ldr	r2, [pc, #40]	; (80020e8 <USART_Init+0x170>)
 80020c0:	fba2 2303 	umull	r2, r3, r2, r3
 80020c4:	095b      	lsrs	r3, r3, #5
 80020c6:	f003 030f 	and.w	r3, r3, #15
 80020ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020cc:	4313      	orrs	r3, r2
 80020ce:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80020d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	811a      	strh	r2, [r3, #8]
}
 80020d8:	bf00      	nop
 80020da:	3728      	adds	r7, #40	; 0x28
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40011000 	.word	0x40011000
 80020e4:	40011400 	.word	0x40011400
 80020e8:	51eb851f 	.word	0x51eb851f

080020ec <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	460b      	mov	r3, r1
 80020f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80020f8:	78fb      	ldrb	r3, [r7, #3]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d008      	beq.n	8002110 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	899b      	ldrh	r3, [r3, #12]
 8002102:	b29b      	uxth	r3, r3
 8002104:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002108:	b29a      	uxth	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 800210e:	e007      	b.n	8002120 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	899b      	ldrh	r3, [r3, #12]
 8002114:	b29b      	uxth	r3, r3
 8002116:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800211a:	b29a      	uxth	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	819a      	strh	r2, [r3, #12]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	460b      	mov	r3, r1
 8002136:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8002138:	887b      	ldrh	r3, [r7, #2]
 800213a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800213e:	b29a      	uxth	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	809a      	strh	r2, [r3, #4]
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	889b      	ldrh	r3, [r3, #4]
 800215c:	b29b      	uxth	r3, r3
 800215e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002162:	b29b      	uxth	r3, r3
}
 8002164:	4618      	mov	r0, r3
 8002166:	370c      	adds	r7, #12
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002170:	b480      	push	{r7}
 8002172:	b087      	sub	sp, #28
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	460b      	mov	r3, r1
 800217a:	807b      	strh	r3, [r7, #2]
 800217c:	4613      	mov	r3, r2
 800217e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	2300      	movs	r3, #0
 800218a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002194:	887b      	ldrh	r3, [r7, #2]
 8002196:	b2db      	uxtb	r3, r3
 8002198:	095b      	lsrs	r3, r3, #5
 800219a:	b2db      	uxtb	r3, r3
 800219c:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800219e:	887b      	ldrh	r3, [r7, #2]
 80021a0:	f003 031f 	and.w	r3, r3, #31
 80021a4:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80021a6:	2201      	movs	r2, #1
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d103      	bne.n	80021be <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	330c      	adds	r3, #12
 80021ba:	617b      	str	r3, [r7, #20]
 80021bc:	e009      	b.n	80021d2 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d103      	bne.n	80021cc <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	3310      	adds	r3, #16
 80021c8:	617b      	str	r3, [r7, #20]
 80021ca:	e002      	b.n	80021d2 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	3314      	adds	r3, #20
 80021d0:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80021d2:	787b      	ldrb	r3, [r7, #1]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d006      	beq.n	80021e6 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	6811      	ldr	r1, [r2, #0]
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80021e4:	e006      	b.n	80021f4 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	697a      	ldr	r2, [r7, #20]
 80021ea:	6811      	ldr	r1, [r2, #0]
 80021ec:	68ba      	ldr	r2, [r7, #8]
 80021ee:	43d2      	mvns	r2, r2
 80021f0:	400a      	ands	r2, r1
 80021f2:	601a      	str	r2, [r3, #0]
}
 80021f4:	bf00      	nop
 80021f6:	371c      	adds	r7, #28
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	460b      	mov	r3, r1
 800220a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800220c:	2300      	movs	r3, #0
 800220e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	881b      	ldrh	r3, [r3, #0]
 8002214:	b29a      	uxth	r2, r3
 8002216:	887b      	ldrh	r3, [r7, #2]
 8002218:	4013      	ands	r3, r2
 800221a:	b29b      	uxth	r3, r3
 800221c:	2b00      	cmp	r3, #0
 800221e:	d002      	beq.n	8002226 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8002220:	2301      	movs	r3, #1
 8002222:	73fb      	strb	r3, [r7, #15]
 8002224:	e001      	b.n	800222a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8002226:	2300      	movs	r3, #0
 8002228:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800222a:	7bfb      	ldrb	r3, [r7, #15]
}
 800222c:	4618      	mov	r0, r3
 800222e:	3714      	adds	r7, #20
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8002238:	b480      	push	{r7}
 800223a:	b087      	sub	sp, #28
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	460b      	mov	r3, r1
 8002242:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	2300      	movs	r3, #0
 800224e:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8002250:	2300      	movs	r3, #0
 8002252:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002254:	887b      	ldrh	r3, [r7, #2]
 8002256:	b2db      	uxtb	r3, r3
 8002258:	095b      	lsrs	r3, r3, #5
 800225a:	b2db      	uxtb	r3, r3
 800225c:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800225e:	887b      	ldrh	r3, [r7, #2]
 8002260:	f003 031f 	and.w	r3, r3, #31
 8002264:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8002266:	2201      	movs	r2, #1
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d107      	bne.n	8002286 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	899b      	ldrh	r3, [r3, #12]
 800227a:	b29b      	uxth	r3, r3
 800227c:	461a      	mov	r2, r3
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	4013      	ands	r3, r2
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	e011      	b.n	80022aa <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	2b02      	cmp	r3, #2
 800228a:	d107      	bne.n	800229c <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	8a1b      	ldrh	r3, [r3, #16]
 8002290:	b29b      	uxth	r3, r3
 8002292:	461a      	mov	r2, r3
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	4013      	ands	r3, r2
 8002298:	617b      	str	r3, [r7, #20]
 800229a:	e006      	b.n	80022aa <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	8a9b      	ldrh	r3, [r3, #20]
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	461a      	mov	r2, r3
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	4013      	ands	r3, r2
 80022a8:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 80022aa:	887b      	ldrh	r3, [r7, #2]
 80022ac:	0a1b      	lsrs	r3, r3, #8
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80022b2:	2201      	movs	r2, #1
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	461a      	mov	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	4013      	ands	r3, r2
 80022c8:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d005      	beq.n	80022dc <USART_GetITStatus+0xa4>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d002      	beq.n	80022dc <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80022d6:	2301      	movs	r3, #1
 80022d8:	74fb      	strb	r3, [r7, #19]
 80022da:	e001      	b.n	80022e0 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80022dc:	2300      	movs	r3, #0
 80022de:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80022e0:	7cfb      	ldrb	r3, [r7, #19]
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	371c      	adds	r7, #28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr

080022ee <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b085      	sub	sp, #20
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
 80022f6:	460b      	mov	r3, r1
 80022f8:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80022fa:	2300      	movs	r3, #0
 80022fc:	81fb      	strh	r3, [r7, #14]
 80022fe:	2300      	movs	r3, #0
 8002300:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8002302:	887b      	ldrh	r3, [r7, #2]
 8002304:	0a1b      	lsrs	r3, r3, #8
 8002306:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8002308:	89fb      	ldrh	r3, [r7, #14]
 800230a:	2201      	movs	r2, #1
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8002312:	89bb      	ldrh	r3, [r7, #12]
 8002314:	43db      	mvns	r3, r3
 8002316:	b29a      	uxth	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	801a      	strh	r2, [r3, #0]
}
 800231c:	bf00      	nop
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <adc_inicializar>:
/*****************************************************************************/
/**
    @brief Prepara el sistema ADC para leer
    @returns Nada
*/
void adc_inicializar(void) {
 8002328:	b580      	push	{r7, lr}
 800232a:	b08c      	sub	sp, #48	; 0x30
 800232c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Puerto C -------------------------------------------------------------*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800232e:	2101      	movs	r1, #1
 8002330:	2004      	movs	r0, #4
 8002332:	f7ff f885 	bl	8001440 <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analgica */
    GPIO_StructInit(&GPIO_InitStructure);
 8002336:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800233a:	4618      	mov	r0, r3
 800233c:	f7fe fe92 	bl	8001064 <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1 | GPIO_Pin_2;
 8002340:	2306      	movs	r3, #6
 8002342:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 8002344:	2303      	movs	r3, #3
 8002346:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 800234a:	2300      	movs	r3, #0
 800234c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 8002350:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002354:	4619      	mov	r1, r3
 8002356:	4821      	ldr	r0, [pc, #132]	; (80023dc <adc_inicializar+0xb4>)
 8002358:	f7fe fdf6 	bl	8000f48 <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800235c:	2101      	movs	r1, #1
 800235e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002362:	f7ff f8ad 	bl	80014c0 <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 8002366:	463b      	mov	r3, r7
 8002368:	4618      	mov	r0, r3
 800236a:	f7fe fc29 	bl	8000bc0 <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 800236e:	2300      	movs	r3, #0
 8002370:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 8002372:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002376:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 8002378:	2300      	movs	r3, #0
 800237a:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 800237c:	2300      	movs	r3, #0
 800237e:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 8002380:	463b      	mov	r3, r7
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe fbf4 	bl	8000b70 <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 8002388:	f107 0310 	add.w	r3, r7, #16
 800238c:	4618      	mov	r0, r3
 800238e:	f7fe fbcf 	bl	8000b30 <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 8002392:	2300      	movs	r3, #0
 8002394:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = DISABLE;
 8002396:	2300      	movs	r3, #0
 8002398:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 800239a:	2300      	movs	r3, #0
 800239c:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 800239e:	2300      	movs	r3, #0
 80023a0:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 80023a2:	2300      	movs	r3, #0
 80023a4:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 80023a6:	2301      	movs	r3, #1
 80023a8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 80023ac:	f107 0310 	add.w	r3, r7, #16
 80023b0:	4619      	mov	r1, r3
 80023b2:	480b      	ldr	r0, [pc, #44]	; (80023e0 <adc_inicializar+0xb8>)
 80023b4:	f7fe fb66 	bl	8000a84 <ADC_Init>

    /* Establecer la configuracin de conversin ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 80023b8:	2101      	movs	r1, #1
 80023ba:	4809      	ldr	r0, [pc, #36]	; (80023e0 <adc_inicializar+0xb8>)
 80023bc:	f7fe fcc3 	bl	8000d46 <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 80023c0:	2200      	movs	r2, #0
 80023c2:	2114      	movs	r1, #20
 80023c4:	4806      	ldr	r0, [pc, #24]	; (80023e0 <adc_inicializar+0xb8>)
 80023c6:	f7fe fce0 	bl	8000d8a <ADC_SetInjectedOffset>
   

    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 80023ca:	2101      	movs	r1, #1
 80023cc:	4804      	ldr	r0, [pc, #16]	; (80023e0 <adc_inicializar+0xb8>)
 80023ce:	f7fe fc0d 	bl	8000bec <ADC_Cmd>
}
 80023d2:	bf00      	nop
 80023d4:	3730      	adds	r7, #48	; 0x30
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40020800 	.word	0x40020800
 80023e0:	40012000 	.word	0x40012000

080023e4 <adc_leer_cuentas_ldr>:
/*****************************************************************************/
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentas_ldr(void) {
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
   
    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_12, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 12.
 80023ea:	2307      	movs	r3, #7
 80023ec:	2201      	movs	r2, #1
 80023ee:	210c      	movs	r1, #12
 80023f0:	480e      	ldr	r0, [pc, #56]	; (800242c <adc_leer_cuentas_ldr+0x48>)
 80023f2:	f7fe fc17 	bl	8000c24 <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 80023f6:	2104      	movs	r1, #4
 80023f8:	480c      	ldr	r0, [pc, #48]	; (800242c <adc_leer_cuentas_ldr+0x48>)
 80023fa:	f7fe fd22 	bl	8000e42 <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 80023fe:	480b      	ldr	r0, [pc, #44]	; (800242c <adc_leer_cuentas_ldr+0x48>)
 8002400:	f7fe fcdd 	bl	8000dbe <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8002404:	bf00      	nop
 8002406:	2104      	movs	r1, #4
 8002408:	4808      	ldr	r0, [pc, #32]	; (800242c <adc_leer_cuentas_ldr+0x48>)
 800240a:	f7fe fd00 	bl	8000e0e <ADC_GetFlagStatus>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d0f8      	beq.n	8002406 <adc_leer_cuentas_ldr+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8002414:	2114      	movs	r1, #20
 8002416:	4805      	ldr	r0, [pc, #20]	; (800242c <adc_leer_cuentas_ldr+0x48>)
 8002418:	f7fe fce1 	bl	8000dde <ADC_GetInjectedConversionValue>
 800241c:	4603      	mov	r3, r0
 800241e:	607b      	str	r3, [r7, #4]



    return valor_adc;
 8002420:	687b      	ldr	r3, [r7, #4]


}
 8002422:	4618      	mov	r0, r3
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40012000 	.word	0x40012000

08002430 <adc_leer_cuentas_yl69>:

int32_t adc_leer_cuentas_yl69(void) {
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0

    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 11.
 8002436:	2307      	movs	r3, #7
 8002438:	2201      	movs	r2, #1
 800243a:	210b      	movs	r1, #11
 800243c:	480e      	ldr	r0, [pc, #56]	; (8002478 <adc_leer_cuentas_yl69+0x48>)
 800243e:	f7fe fbf1 	bl	8000c24 <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8002442:	2104      	movs	r1, #4
 8002444:	480c      	ldr	r0, [pc, #48]	; (8002478 <adc_leer_cuentas_yl69+0x48>)
 8002446:	f7fe fcfc 	bl	8000e42 <ADC_ClearFlag>

    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 800244a:	480b      	ldr	r0, [pc, #44]	; (8002478 <adc_leer_cuentas_yl69+0x48>)
 800244c:	f7fe fcb7 	bl	8000dbe <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8002450:	bf00      	nop
 8002452:	2104      	movs	r1, #4
 8002454:	4808      	ldr	r0, [pc, #32]	; (8002478 <adc_leer_cuentas_yl69+0x48>)
 8002456:	f7fe fcda 	bl	8000e0e <ADC_GetFlagStatus>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d0f8      	beq.n	8002452 <adc_leer_cuentas_yl69+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8002460:	2114      	movs	r1, #20
 8002462:	4805      	ldr	r0, [pc, #20]	; (8002478 <adc_leer_cuentas_yl69+0x48>)
 8002464:	f7fe fcbb 	bl	8000dde <ADC_GetInjectedConversionValue>
 8002468:	4603      	mov	r3, r0
 800246a:	607b      	str	r3, [r7, #4]



    return valor_adc;
 800246c:	687b      	ldr	r3, [r7, #4]


}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40012000 	.word	0x40012000

0800247c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	6039      	str	r1, [r7, #0]
 8002486:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248c:	2b00      	cmp	r3, #0
 800248e:	da0b      	bge.n	80024a8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002490:	490d      	ldr	r1, [pc, #52]	; (80024c8 <NVIC_SetPriority+0x4c>)
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	f003 030f 	and.w	r3, r3, #15
 8002498:	3b04      	subs	r3, #4
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	b2d2      	uxtb	r2, r2
 800249e:	0112      	lsls	r2, r2, #4
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	440b      	add	r3, r1
 80024a4:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80024a6:	e009      	b.n	80024bc <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80024a8:	4908      	ldr	r1, [pc, #32]	; (80024cc <NVIC_SetPriority+0x50>)
 80024aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	0112      	lsls	r2, r2, #4
 80024b4:	b2d2      	uxtb	r2, r2
 80024b6:	440b      	add	r3, r1
 80024b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	e000ed00 	.word	0xe000ed00
 80024cc:	e000e100 	.word	0xe000e100

080024d0 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024de:	d301      	bcc.n	80024e4 <SysTick_Config+0x14>
 80024e0:	2301      	movs	r3, #1
 80024e2:	e011      	b.n	8002508 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80024e4:	4a0a      	ldr	r2, [pc, #40]	; (8002510 <SysTick_Config+0x40>)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80024ec:	3b01      	subs	r3, #1
 80024ee:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80024f0:	210f      	movs	r1, #15
 80024f2:	f04f 30ff 	mov.w	r0, #4294967295
 80024f6:	f7ff ffc1 	bl	800247c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80024fa:	4b05      	ldr	r3, [pc, #20]	; (8002510 <SysTick_Config+0x40>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002500:	4b03      	ldr	r3, [pc, #12]	; (8002510 <SysTick_Config+0x40>)
 8002502:	2207      	movs	r2, #7
 8002504:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	e000e010 	.word	0xe000e010

08002514 <delay>:
void leer_dht_exterior();

void delay(uint32_t tiempo);
void TIM5_Start(void);

void delay(uint32_t tiempo){
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
	/* Funcion delay()
	 * Realiza un retardo en funcion de la frecuencia de reloj del microcontrolador.
	 * Recibe como parametro el retraso, para este caso, en mS debido a la configuracion del Systick.
	 */

	TimingDelay = tiempo;
 800251c:	4a06      	ldr	r2, [pc, #24]	; (8002538 <delay+0x24>)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6013      	str	r3, [r2, #0]
	while(TimingDelay!=0);
 8002522:	bf00      	nop
 8002524:	4b04      	ldr	r3, [pc, #16]	; (8002538 <delay+0x24>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1fb      	bne.n	8002524 <delay+0x10>

}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	20000294 	.word	0x20000294

0800253c <set_gpio_output_interior>:


// DHT INTERIOR

void set_gpio_output_interior(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002542:	2101      	movs	r1, #1
 8002544:	2010      	movs	r0, #16
 8002546:	f7fe ff7b 	bl	8001440 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 800254a:	2380      	movs	r3, #128	; 0x80
 800254c:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 800254e:	2301      	movs	r3, #1
 8002550:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002552:	2303      	movs	r3, #3
 8002554:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002556:	2300      	movs	r3, #0
 8002558:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 800255a:	2300      	movs	r3, #0
 800255c:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 800255e:	463b      	mov	r3, r7
 8002560:	4619      	mov	r1, r3
 8002562:	4803      	ldr	r0, [pc, #12]	; (8002570 <set_gpio_output_interior+0x34>)
 8002564:	f7fe fcf0 	bl	8000f48 <GPIO_Init>
}
 8002568:	bf00      	nop
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40021000 	.word	0x40021000

08002574 <set_gpio_input_interior>:

void set_gpio_input_interior (void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800257a:	2101      	movs	r1, #1
 800257c:	2010      	movs	r0, #16
 800257e:	f7fe ff5f 	bl	8001440 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 8002582:	2380      	movs	r3, #128	; 0x80
 8002584:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 8002586:	2300      	movs	r3, #0
 8002588:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 800258a:	2303      	movs	r3, #3
 800258c:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 800258e:	2300      	movs	r3, #0
 8002590:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002596:	463b      	mov	r3, r7
 8002598:	4619      	mov	r1, r3
 800259a:	4803      	ldr	r0, [pc, #12]	; (80025a8 <set_gpio_input_interior+0x34>)
 800259c:	f7fe fcd4 	bl	8000f48 <GPIO_Init>
}
 80025a0:	bf00      	nop
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40021000 	.word	0x40021000

080025ac <DHT11_start_interior>:

void DHT11_start_interior (void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
	set_gpio_output_interior();  // set the pin as output
 80025b0:	f7ff ffc4 	bl	800253c <set_gpio_output_interior>
	GPIO_WriteBit(GPIOE,GPIO_Pin_7,0); // pull the pin low
 80025b4:	2200      	movs	r2, #0
 80025b6:	2180      	movs	r1, #128	; 0x80
 80025b8:	4805      	ldr	r0, [pc, #20]	; (80025d0 <DHT11_start_interior+0x24>)
 80025ba:	f7fe fda5 	bl	8001108 <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 80025be:	f244 6050 	movw	r0, #18000	; 0x4650
 80025c2:	f7ff ffa7 	bl	8002514 <delay>
	set_gpio_input_interior();   // set as input
 80025c6:	f7ff ffd5 	bl	8002574 <set_gpio_input_interior>
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40021000 	.word	0x40021000

080025d4 <check_response_interior>:

void check_response_interior (void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
	delay(40);
 80025d8:	2028      	movs	r0, #40	; 0x28
 80025da:	f7ff ff9b 	bl	8002514 <delay>
	if (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)))
 80025de:	2180      	movs	r1, #128	; 0x80
 80025e0:	4811      	ldr	r0, [pc, #68]	; (8002628 <check_response_interior+0x54>)
 80025e2:	f7fe fd59 	bl	8001098 <GPIO_ReadInputDataBit>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d10c      	bne.n	8002606 <check_response_interior+0x32>
	{
		delay(80);
 80025ec:	2050      	movs	r0, #80	; 0x50
 80025ee:	f7ff ff91 	bl	8002514 <delay>
		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7))) dht_interior.check = 1;
 80025f2:	2180      	movs	r1, #128	; 0x80
 80025f4:	480c      	ldr	r0, [pc, #48]	; (8002628 <check_response_interior+0x54>)
 80025f6:	f7fe fd4f 	bl	8001098 <GPIO_ReadInputDataBit>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d002      	beq.n	8002606 <check_response_interior+0x32>
 8002600:	4b0a      	ldr	r3, [pc, #40]	; (800262c <check_response_interior+0x58>)
 8002602:	2201      	movs	r2, #1
 8002604:	725a      	strb	r2, [r3, #9]
	}

	dht_interior.timeout = TIME_TIMEOUT;
 8002606:	4b09      	ldr	r3, [pc, #36]	; (800262c <check_response_interior+0x58>)
 8002608:	220a      	movs	r2, #10
 800260a:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7) && !dht_interior.flag_timeout);   // wait for the pin to go low
 800260c:	bf00      	nop
 800260e:	2180      	movs	r1, #128	; 0x80
 8002610:	4805      	ldr	r0, [pc, #20]	; (8002628 <check_response_interior+0x54>)
 8002612:	f7fe fd41 	bl	8001098 <GPIO_ReadInputDataBit>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d003      	beq.n	8002624 <check_response_interior+0x50>
 800261c:	4b03      	ldr	r3, [pc, #12]	; (800262c <check_response_interior+0x58>)
 800261e:	7c1b      	ldrb	r3, [r3, #16]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d0f4      	beq.n	800260e <check_response_interior+0x3a>
}
 8002624:	bf00      	nop
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40021000 	.word	0x40021000
 800262c:	200005d0 	.word	0x200005d0

08002630 <read_data_interior>:

uint8_t read_data_interior (void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8002636:	2300      	movs	r3, #0
 8002638:	71bb      	strb	r3, [r7, #6]
 800263a:	e051      	b.n	80026e0 <read_data_interior+0xb0>
	{
		dht_interior.timeout = TIME_TIMEOUT;
 800263c:	4b2c      	ldr	r3, [pc, #176]	; (80026f0 <read_data_interior+0xc0>)
 800263e:	220a      	movs	r2, #10
 8002640:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);   // wait for the pin to go high
 8002642:	bf00      	nop
 8002644:	2180      	movs	r1, #128	; 0x80
 8002646:	482b      	ldr	r0, [pc, #172]	; (80026f4 <read_data_interior+0xc4>)
 8002648:	f7fe fd26 	bl	8001098 <GPIO_ReadInputDataBit>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d103      	bne.n	800265a <read_data_interior+0x2a>
 8002652:	4b27      	ldr	r3, [pc, #156]	; (80026f0 <read_data_interior+0xc0>)
 8002654:	7c1b      	ldrb	r3, [r3, #16]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d0f4      	beq.n	8002644 <read_data_interior+0x14>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 800265a:	4b25      	ldr	r3, [pc, #148]	; (80026f0 <read_data_interior+0xc0>)
 800265c:	7c1b      	ldrb	r3, [r3, #16]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <read_data_interior+0x36>
					return 0;
 8002662:	2300      	movs	r3, #0
 8002664:	e040      	b.n	80026e8 <read_data_interior+0xb8>

		delay(40);   // wait for 40 us
 8002666:	2028      	movs	r0, #40	; 0x28
 8002668:	f7ff ff54 	bl	8002514 <delay>

		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) == 0)   // if the pin is low
 800266c:	2180      	movs	r1, #128	; 0x80
 800266e:	4821      	ldr	r0, [pc, #132]	; (80026f4 <read_data_interior+0xc4>)
 8002670:	f7fe fd12 	bl	8001098 <GPIO_ReadInputDataBit>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10e      	bne.n	8002698 <read_data_interior+0x68>
		{
			i&= ~(1<<(7-j));   // write 0
 800267a:	79bb      	ldrb	r3, [r7, #6]
 800267c:	f1c3 0307 	rsb	r3, r3, #7
 8002680:	2201      	movs	r2, #1
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	b25b      	sxtb	r3, r3
 8002688:	43db      	mvns	r3, r3
 800268a:	b25a      	sxtb	r2, r3
 800268c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002690:	4013      	ands	r3, r2
 8002692:	b25b      	sxtb	r3, r3
 8002694:	71fb      	strb	r3, [r7, #7]
 8002696:	e00b      	b.n	80026b0 <read_data_interior+0x80>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8002698:	79bb      	ldrb	r3, [r7, #6]
 800269a:	f1c3 0307 	rsb	r3, r3, #7
 800269e:	2201      	movs	r2, #1
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	b25a      	sxtb	r2, r3
 80026a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	b25b      	sxtb	r3, r3
 80026ae:	71fb      	strb	r3, [r7, #7]

		dht_interior.timeout = TIME_TIMEOUT; // set the timeout
 80026b0:	4b0f      	ldr	r3, [pc, #60]	; (80026f0 <read_data_interior+0xc0>)
 80026b2:	220a      	movs	r2, #10
 80026b4:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);  // wait for the pin to go low or the timeout dead.
 80026b6:	bf00      	nop
 80026b8:	2180      	movs	r1, #128	; 0x80
 80026ba:	480e      	ldr	r0, [pc, #56]	; (80026f4 <read_data_interior+0xc4>)
 80026bc:	f7fe fcec 	bl	8001098 <GPIO_ReadInputDataBit>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d003      	beq.n	80026ce <read_data_interior+0x9e>
 80026c6:	4b0a      	ldr	r3, [pc, #40]	; (80026f0 <read_data_interior+0xc0>)
 80026c8:	7c1b      	ldrb	r3, [r3, #16]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d0f4      	beq.n	80026b8 <read_data_interior+0x88>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 80026ce:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <read_data_interior+0xc0>)
 80026d0:	7c1b      	ldrb	r3, [r3, #16]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <read_data_interior+0xaa>
					return 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	e006      	b.n	80026e8 <read_data_interior+0xb8>
	for (j=0;j<8;j++)
 80026da:	79bb      	ldrb	r3, [r7, #6]
 80026dc:	3301      	adds	r3, #1
 80026de:	71bb      	strb	r3, [r7, #6]
 80026e0:	79bb      	ldrb	r3, [r7, #6]
 80026e2:	2b07      	cmp	r3, #7
 80026e4:	d9aa      	bls.n	800263c <read_data_interior+0xc>
	}
	return i;
 80026e6:	79fb      	ldrb	r3, [r7, #7]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	200005d0 	.word	0x200005d0
 80026f4:	40021000 	.word	0x40021000

080026f8 <leer_dht_interior>:

void leer_dht_interior(){
 80026f8:	b590      	push	{r4, r7, lr}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 80026fe:	2300      	movs	r3, #0
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	2300      	movs	r3, #0
 8002704:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 8002706:	2101      	movs	r1, #1
 8002708:	484a      	ldr	r0, [pc, #296]	; (8002834 <leer_dht_interior+0x13c>)
 800270a:	f7ff fbb5 	bl	8001e78 <TIM_Cmd>
	DHT11_start_interior ();
 800270e:	f7ff ff4d 	bl	80025ac <DHT11_start_interior>


	check_response_interior ();
 8002712:	f7ff ff5f 	bl	80025d4 <check_response_interior>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002716:	4b48      	ldr	r3, [pc, #288]	; (8002838 <leer_dht_interior+0x140>)
 8002718:	7c1b      	ldrb	r3, [r3, #16]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d007      	beq.n	800272e <leer_dht_interior+0x36>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800271e:	4b46      	ldr	r3, [pc, #280]	; (8002838 <leer_dht_interior+0x140>)
 8002720:	2204      	movs	r2, #4
 8002722:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002724:	2100      	movs	r1, #0
 8002726:	4843      	ldr	r0, [pc, #268]	; (8002834 <leer_dht_interior+0x13c>)
 8002728:	f7ff fba6 	bl	8001e78 <TIM_Cmd>
		return;
 800272c:	e07f      	b.n	800282e <leer_dht_interior+0x136>
	}

	Rh_byte1 = read_data_interior ();
 800272e:	f7ff ff7f 	bl	8002630 <read_data_interior>
 8002732:	4603      	mov	r3, r0
 8002734:	73fb      	strb	r3, [r7, #15]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002736:	4b40      	ldr	r3, [pc, #256]	; (8002838 <leer_dht_interior+0x140>)
 8002738:	7c1b      	ldrb	r3, [r3, #16]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d007      	beq.n	800274e <leer_dht_interior+0x56>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800273e:	4b3e      	ldr	r3, [pc, #248]	; (8002838 <leer_dht_interior+0x140>)
 8002740:	2204      	movs	r2, #4
 8002742:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002744:	2100      	movs	r1, #0
 8002746:	483b      	ldr	r0, [pc, #236]	; (8002834 <leer_dht_interior+0x13c>)
 8002748:	f7ff fb96 	bl	8001e78 <TIM_Cmd>
		return;
 800274c:	e06f      	b.n	800282e <leer_dht_interior+0x136>
	}

	Rh_byte2 = read_data_interior ();
 800274e:	f7ff ff6f 	bl	8002630 <read_data_interior>
 8002752:	4603      	mov	r3, r0
 8002754:	73bb      	strb	r3, [r7, #14]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002756:	4b38      	ldr	r3, [pc, #224]	; (8002838 <leer_dht_interior+0x140>)
 8002758:	7c1b      	ldrb	r3, [r3, #16]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d007      	beq.n	800276e <leer_dht_interior+0x76>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800275e:	4b36      	ldr	r3, [pc, #216]	; (8002838 <leer_dht_interior+0x140>)
 8002760:	2204      	movs	r2, #4
 8002762:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002764:	2100      	movs	r1, #0
 8002766:	4833      	ldr	r0, [pc, #204]	; (8002834 <leer_dht_interior+0x13c>)
 8002768:	f7ff fb86 	bl	8001e78 <TIM_Cmd>
		return;
 800276c:	e05f      	b.n	800282e <leer_dht_interior+0x136>
	}

	Temp_byte1 = read_data_interior ();
 800276e:	f7ff ff5f 	bl	8002630 <read_data_interior>
 8002772:	4603      	mov	r3, r0
 8002774:	737b      	strb	r3, [r7, #13]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002776:	4b30      	ldr	r3, [pc, #192]	; (8002838 <leer_dht_interior+0x140>)
 8002778:	7c1b      	ldrb	r3, [r3, #16]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d007      	beq.n	800278e <leer_dht_interior+0x96>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800277e:	4b2e      	ldr	r3, [pc, #184]	; (8002838 <leer_dht_interior+0x140>)
 8002780:	2204      	movs	r2, #4
 8002782:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002784:	2100      	movs	r1, #0
 8002786:	482b      	ldr	r0, [pc, #172]	; (8002834 <leer_dht_interior+0x13c>)
 8002788:	f7ff fb76 	bl	8001e78 <TIM_Cmd>
		return;
 800278c:	e04f      	b.n	800282e <leer_dht_interior+0x136>
	}

	Temp_byte2 = read_data_interior ();
 800278e:	f7ff ff4f 	bl	8002630 <read_data_interior>
 8002792:	4603      	mov	r3, r0
 8002794:	733b      	strb	r3, [r7, #12]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002796:	4b28      	ldr	r3, [pc, #160]	; (8002838 <leer_dht_interior+0x140>)
 8002798:	7c1b      	ldrb	r3, [r3, #16]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d007      	beq.n	80027ae <leer_dht_interior+0xb6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800279e:	4b26      	ldr	r3, [pc, #152]	; (8002838 <leer_dht_interior+0x140>)
 80027a0:	2204      	movs	r2, #4
 80027a2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80027a4:	2100      	movs	r1, #0
 80027a6:	4823      	ldr	r0, [pc, #140]	; (8002834 <leer_dht_interior+0x13c>)
 80027a8:	f7ff fb66 	bl	8001e78 <TIM_Cmd>
		return;
 80027ac:	e03f      	b.n	800282e <leer_dht_interior+0x136>
	}

	sum = read_data_interior();
 80027ae:	f7ff ff3f 	bl	8002630 <read_data_interior>
 80027b2:	4603      	mov	r3, r0
 80027b4:	817b      	strh	r3, [r7, #10]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80027b6:	4b20      	ldr	r3, [pc, #128]	; (8002838 <leer_dht_interior+0x140>)
 80027b8:	7c1b      	ldrb	r3, [r3, #16]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d007      	beq.n	80027ce <leer_dht_interior+0xd6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80027be:	4b1e      	ldr	r3, [pc, #120]	; (8002838 <leer_dht_interior+0x140>)
 80027c0:	2204      	movs	r2, #4
 80027c2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80027c4:	2100      	movs	r1, #0
 80027c6:	481b      	ldr	r0, [pc, #108]	; (8002834 <leer_dht_interior+0x13c>)
 80027c8:	f7ff fb56 	bl	8001e78 <TIM_Cmd>
		return;
 80027cc:	e02f      	b.n	800282e <leer_dht_interior+0x136>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 80027ce:	897a      	ldrh	r2, [r7, #10]
 80027d0:	7bf9      	ldrb	r1, [r7, #15]
 80027d2:	7bbb      	ldrb	r3, [r7, #14]
 80027d4:	4419      	add	r1, r3
 80027d6:	7b7b      	ldrb	r3, [r7, #13]
 80027d8:	4419      	add	r1, r3
 80027da:	7b3b      	ldrb	r3, [r7, #12]
 80027dc:	440b      	add	r3, r1
 80027de:	429a      	cmp	r2, r3
 80027e0:	d11e      	bne.n	8002820 <leer_dht_interior+0x128>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 80027e2:	7b7a      	ldrb	r2, [r7, #13]
 80027e4:	7b3b      	ldrb	r3, [r7, #12]
 80027e6:	1d38      	adds	r0, r7, #4
 80027e8:	4914      	ldr	r1, [pc, #80]	; (800283c <leer_dht_interior+0x144>)
 80027ea:	f002 f90b 	bl	8004a04 <siprintf>
		strcpy(dht_interior.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 80027ee:	1d3b      	adds	r3, r7, #4
 80027f0:	4619      	mov	r1, r3
 80027f2:	4813      	ldr	r0, [pc, #76]	; (8002840 <leer_dht_interior+0x148>)
 80027f4:	f002 f944 	bl	8004a80 <strcpy>
		dht_interior.temperatura = Temp_byte1 + Temp_byte2/10;
 80027f8:	7b7b      	ldrb	r3, [r7, #13]
 80027fa:	7b3a      	ldrb	r2, [r7, #12]
 80027fc:	4911      	ldr	r1, [pc, #68]	; (8002844 <leer_dht_interior+0x14c>)
 80027fe:	fba1 1202 	umull	r1, r2, r1, r2
 8002802:	08d2      	lsrs	r2, r2, #3
 8002804:	b2d2      	uxtb	r2, r2
 8002806:	4413      	add	r3, r2
 8002808:	4618      	mov	r0, r3
 800280a:	f7fd fe41 	bl	8000490 <__aeabi_i2d>
 800280e:	4603      	mov	r3, r0
 8002810:	460c      	mov	r4, r1
 8002812:	4a09      	ldr	r2, [pc, #36]	; (8002838 <leer_dht_interior+0x140>)
 8002814:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
		dht_interior.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 8002818:	4b07      	ldr	r3, [pc, #28]	; (8002838 <leer_dht_interior+0x140>)
 800281a:	2202      	movs	r2, #2
 800281c:	745a      	strb	r2, [r3, #17]
 800281e:	e002      	b.n	8002826 <leer_dht_interior+0x12e>
	}
	else
		dht_interior.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 8002820:	4b05      	ldr	r3, [pc, #20]	; (8002838 <leer_dht_interior+0x140>)
 8002822:	2203      	movs	r2, #3
 8002824:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 8002826:	2100      	movs	r1, #0
 8002828:	4802      	ldr	r0, [pc, #8]	; (8002834 <leer_dht_interior+0x13c>)
 800282a:	f7ff fb25 	bl	8001e78 <TIM_Cmd>

}
 800282e:	3714      	adds	r7, #20
 8002830:	46bd      	mov	sp, r7
 8002832:	bd90      	pop	{r4, r7, pc}
 8002834:	40000c00 	.word	0x40000c00
 8002838:	200005d0 	.word	0x200005d0
 800283c:	08004c44 	.word	0x08004c44
 8002840:	200005e2 	.word	0x200005e2
 8002844:	cccccccd 	.word	0xcccccccd

08002848 <set_gpio_output_exterior>:

// DHT Exterior.

void set_gpio_output_exterior(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800284e:	2101      	movs	r1, #1
 8002850:	2010      	movs	r0, #16
 8002852:	f7fe fdf5 	bl	8001440 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_9;
 8002856:	f44f 7300 	mov.w	r3, #512	; 0x200
 800285a:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 800285c:	2301      	movs	r3, #1
 800285e:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002860:	2303      	movs	r3, #3
 8002862:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002864:	2300      	movs	r3, #0
 8002866:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 800286c:	463b      	mov	r3, r7
 800286e:	4619      	mov	r1, r3
 8002870:	4803      	ldr	r0, [pc, #12]	; (8002880 <set_gpio_output_exterior+0x38>)
 8002872:	f7fe fb69 	bl	8000f48 <GPIO_Init>
}
 8002876:	bf00      	nop
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40021000 	.word	0x40021000

08002884 <set_gpio_input_exterior>:

void set_gpio_input_exterior (void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800288a:	2101      	movs	r1, #1
 800288c:	2010      	movs	r0, #16
 800288e:	f7fe fdd7 	bl	8001440 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_9;
 8002892:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002896:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 8002898:	2300      	movs	r3, #0
 800289a:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 800289c:	2303      	movs	r3, #3
 800289e:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 80028a0:	2300      	movs	r3, #0
 80028a2:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 80028a4:	2300      	movs	r3, #0
 80028a6:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 80028a8:	463b      	mov	r3, r7
 80028aa:	4619      	mov	r1, r3
 80028ac:	4803      	ldr	r0, [pc, #12]	; (80028bc <set_gpio_input_exterior+0x38>)
 80028ae:	f7fe fb4b 	bl	8000f48 <GPIO_Init>
}
 80028b2:	bf00      	nop
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	40021000 	.word	0x40021000

080028c0 <DHT11_start_exterior>:

void DHT11_start_exterior (void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
	set_gpio_output_exterior();  // set the pin as output
 80028c4:	f7ff ffc0 	bl	8002848 <set_gpio_output_exterior>
	GPIO_WriteBit(GPIOE,GPIO_Pin_9,0); // pull the pin low
 80028c8:	2200      	movs	r2, #0
 80028ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028ce:	4805      	ldr	r0, [pc, #20]	; (80028e4 <DHT11_start_exterior+0x24>)
 80028d0:	f7fe fc1a 	bl	8001108 <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 80028d4:	f244 6050 	movw	r0, #18000	; 0x4650
 80028d8:	f7ff fe1c 	bl	8002514 <delay>
	set_gpio_input_exterior();   // set as input
 80028dc:	f7ff ffd2 	bl	8002884 <set_gpio_input_exterior>
}
 80028e0:	bf00      	nop
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40021000 	.word	0x40021000

080028e8 <check_response_exterior>:

void check_response_exterior (void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
	delay(40);
 80028ec:	2028      	movs	r0, #40	; 0x28
 80028ee:	f7ff fe11 	bl	8002514 <delay>
	if (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)))
 80028f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028f6:	4813      	ldr	r0, [pc, #76]	; (8002944 <check_response_exterior+0x5c>)
 80028f8:	f7fe fbce 	bl	8001098 <GPIO_ReadInputDataBit>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10d      	bne.n	800291e <check_response_exterior+0x36>
	{
		delay(80);
 8002902:	2050      	movs	r0, #80	; 0x50
 8002904:	f7ff fe06 	bl	8002514 <delay>
		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9))) dht_exterior.check = 1;
 8002908:	f44f 7100 	mov.w	r1, #512	; 0x200
 800290c:	480d      	ldr	r0, [pc, #52]	; (8002944 <check_response_exterior+0x5c>)
 800290e:	f7fe fbc3 	bl	8001098 <GPIO_ReadInputDataBit>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d002      	beq.n	800291e <check_response_exterior+0x36>
 8002918:	4b0b      	ldr	r3, [pc, #44]	; (8002948 <check_response_exterior+0x60>)
 800291a:	2201      	movs	r2, #1
 800291c:	725a      	strb	r2, [r3, #9]
	}

	dht_exterior.timeout = TIME_TIMEOUT;
 800291e:	4b0a      	ldr	r3, [pc, #40]	; (8002948 <check_response_exterior+0x60>)
 8002920:	220a      	movs	r2, #10
 8002922:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9) && !dht_exterior.flag_timeout);   // wait for the pin to go low
 8002924:	bf00      	nop
 8002926:	f44f 7100 	mov.w	r1, #512	; 0x200
 800292a:	4806      	ldr	r0, [pc, #24]	; (8002944 <check_response_exterior+0x5c>)
 800292c:	f7fe fbb4 	bl	8001098 <GPIO_ReadInputDataBit>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <check_response_exterior+0x56>
 8002936:	4b04      	ldr	r3, [pc, #16]	; (8002948 <check_response_exterior+0x60>)
 8002938:	7c1b      	ldrb	r3, [r3, #16]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d0f3      	beq.n	8002926 <check_response_exterior+0x3e>
}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40021000 	.word	0x40021000
 8002948:	20000588 	.word	0x20000588

0800294c <read_data_exterior>:

uint8_t read_data_exterior (void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8002952:	2300      	movs	r3, #0
 8002954:	71bb      	strb	r3, [r7, #6]
 8002956:	e054      	b.n	8002a02 <read_data_exterior+0xb6>
	{
		dht_exterior.timeout = TIME_TIMEOUT;
 8002958:	4b2e      	ldr	r3, [pc, #184]	; (8002a14 <read_data_exterior+0xc8>)
 800295a:	220a      	movs	r2, #10
 800295c:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) && !dht_exterior.flag_timeout);   // wait for the pin to go high
 800295e:	bf00      	nop
 8002960:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002964:	482c      	ldr	r0, [pc, #176]	; (8002a18 <read_data_exterior+0xcc>)
 8002966:	f7fe fb97 	bl	8001098 <GPIO_ReadInputDataBit>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d103      	bne.n	8002978 <read_data_exterior+0x2c>
 8002970:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <read_data_exterior+0xc8>)
 8002972:	7c1b      	ldrb	r3, [r3, #16]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d0f3      	beq.n	8002960 <read_data_exterior+0x14>
		if(dht_exterior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 8002978:	4b26      	ldr	r3, [pc, #152]	; (8002a14 <read_data_exterior+0xc8>)
 800297a:	7c1b      	ldrb	r3, [r3, #16]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <read_data_exterior+0x38>
			return 0;
 8002980:	2300      	movs	r3, #0
 8002982:	e042      	b.n	8002a0a <read_data_exterior+0xbe>

		delay(40);   // wait for 40 us
 8002984:	2028      	movs	r0, #40	; 0x28
 8002986:	f7ff fdc5 	bl	8002514 <delay>

		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) == 0)   // if the pin is low
 800298a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800298e:	4822      	ldr	r0, [pc, #136]	; (8002a18 <read_data_exterior+0xcc>)
 8002990:	f7fe fb82 	bl	8001098 <GPIO_ReadInputDataBit>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10e      	bne.n	80029b8 <read_data_exterior+0x6c>
		{
			i&= ~(1<<(7-j));   // write 0
 800299a:	79bb      	ldrb	r3, [r7, #6]
 800299c:	f1c3 0307 	rsb	r3, r3, #7
 80029a0:	2201      	movs	r2, #1
 80029a2:	fa02 f303 	lsl.w	r3, r2, r3
 80029a6:	b25b      	sxtb	r3, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	b25a      	sxtb	r2, r3
 80029ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b0:	4013      	ands	r3, r2
 80029b2:	b25b      	sxtb	r3, r3
 80029b4:	71fb      	strb	r3, [r7, #7]
 80029b6:	e00b      	b.n	80029d0 <read_data_exterior+0x84>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 80029b8:	79bb      	ldrb	r3, [r7, #6]
 80029ba:	f1c3 0307 	rsb	r3, r3, #7
 80029be:	2201      	movs	r2, #1
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	b25a      	sxtb	r2, r3
 80029c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	b25b      	sxtb	r3, r3
 80029ce:	71fb      	strb	r3, [r7, #7]

		dht_exterior.timeout = TIME_TIMEOUT; // set the timeout
 80029d0:	4b10      	ldr	r3, [pc, #64]	; (8002a14 <read_data_exterior+0xc8>)
 80029d2:	220a      	movs	r2, #10
 80029d4:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) && !dht_exterior.flag_timeout);  // wait for the pin to go low or the timeout dead.
 80029d6:	bf00      	nop
 80029d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029dc:	480e      	ldr	r0, [pc, #56]	; (8002a18 <read_data_exterior+0xcc>)
 80029de:	f7fe fb5b 	bl	8001098 <GPIO_ReadInputDataBit>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <read_data_exterior+0xa4>
 80029e8:	4b0a      	ldr	r3, [pc, #40]	; (8002a14 <read_data_exterior+0xc8>)
 80029ea:	7c1b      	ldrb	r3, [r3, #16]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f3      	beq.n	80029d8 <read_data_exterior+0x8c>
		if(dht_exterior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 80029f0:	4b08      	ldr	r3, [pc, #32]	; (8002a14 <read_data_exterior+0xc8>)
 80029f2:	7c1b      	ldrb	r3, [r3, #16]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <read_data_exterior+0xb0>
			return 0;
 80029f8:	2300      	movs	r3, #0
 80029fa:	e006      	b.n	8002a0a <read_data_exterior+0xbe>
	for (j=0;j<8;j++)
 80029fc:	79bb      	ldrb	r3, [r7, #6]
 80029fe:	3301      	adds	r3, #1
 8002a00:	71bb      	strb	r3, [r7, #6]
 8002a02:	79bb      	ldrb	r3, [r7, #6]
 8002a04:	2b07      	cmp	r3, #7
 8002a06:	d9a7      	bls.n	8002958 <read_data_exterior+0xc>
	}
	return i;
 8002a08:	79fb      	ldrb	r3, [r7, #7]
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000588 	.word	0x20000588
 8002a18:	40021000 	.word	0x40021000

08002a1c <leer_dht_exterior>:

void leer_dht_exterior(){
 8002a1c:	b590      	push	{r4, r7, lr}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 8002a22:	2300      	movs	r3, #0
 8002a24:	607b      	str	r3, [r7, #4]
 8002a26:	2300      	movs	r3, #0
 8002a28:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	484a      	ldr	r0, [pc, #296]	; (8002b58 <leer_dht_exterior+0x13c>)
 8002a2e:	f7ff fa23 	bl	8001e78 <TIM_Cmd>
	DHT11_start_exterior ();
 8002a32:	f7ff ff45 	bl	80028c0 <DHT11_start_exterior>


	check_response_exterior ();
 8002a36:	f7ff ff57 	bl	80028e8 <check_response_exterior>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002a3a:	4b48      	ldr	r3, [pc, #288]	; (8002b5c <leer_dht_exterior+0x140>)
 8002a3c:	7c1b      	ldrb	r3, [r3, #16]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d007      	beq.n	8002a52 <leer_dht_exterior+0x36>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002a42:	4b46      	ldr	r3, [pc, #280]	; (8002b5c <leer_dht_exterior+0x140>)
 8002a44:	2204      	movs	r2, #4
 8002a46:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002a48:	2100      	movs	r1, #0
 8002a4a:	4843      	ldr	r0, [pc, #268]	; (8002b58 <leer_dht_exterior+0x13c>)
 8002a4c:	f7ff fa14 	bl	8001e78 <TIM_Cmd>
		return;
 8002a50:	e07f      	b.n	8002b52 <leer_dht_exterior+0x136>
	}

	Rh_byte1 = read_data_exterior ();
 8002a52:	f7ff ff7b 	bl	800294c <read_data_exterior>
 8002a56:	4603      	mov	r3, r0
 8002a58:	73fb      	strb	r3, [r7, #15]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002a5a:	4b40      	ldr	r3, [pc, #256]	; (8002b5c <leer_dht_exterior+0x140>)
 8002a5c:	7c1b      	ldrb	r3, [r3, #16]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d007      	beq.n	8002a72 <leer_dht_exterior+0x56>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002a62:	4b3e      	ldr	r3, [pc, #248]	; (8002b5c <leer_dht_exterior+0x140>)
 8002a64:	2204      	movs	r2, #4
 8002a66:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002a68:	2100      	movs	r1, #0
 8002a6a:	483b      	ldr	r0, [pc, #236]	; (8002b58 <leer_dht_exterior+0x13c>)
 8002a6c:	f7ff fa04 	bl	8001e78 <TIM_Cmd>
		return;
 8002a70:	e06f      	b.n	8002b52 <leer_dht_exterior+0x136>
	}

	Rh_byte2 = read_data_exterior ();
 8002a72:	f7ff ff6b 	bl	800294c <read_data_exterior>
 8002a76:	4603      	mov	r3, r0
 8002a78:	73bb      	strb	r3, [r7, #14]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002a7a:	4b38      	ldr	r3, [pc, #224]	; (8002b5c <leer_dht_exterior+0x140>)
 8002a7c:	7c1b      	ldrb	r3, [r3, #16]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d007      	beq.n	8002a92 <leer_dht_exterior+0x76>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002a82:	4b36      	ldr	r3, [pc, #216]	; (8002b5c <leer_dht_exterior+0x140>)
 8002a84:	2204      	movs	r2, #4
 8002a86:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002a88:	2100      	movs	r1, #0
 8002a8a:	4833      	ldr	r0, [pc, #204]	; (8002b58 <leer_dht_exterior+0x13c>)
 8002a8c:	f7ff f9f4 	bl	8001e78 <TIM_Cmd>
		return;
 8002a90:	e05f      	b.n	8002b52 <leer_dht_exterior+0x136>
	}

	Temp_byte1 = read_data_exterior ();
 8002a92:	f7ff ff5b 	bl	800294c <read_data_exterior>
 8002a96:	4603      	mov	r3, r0
 8002a98:	737b      	strb	r3, [r7, #13]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002a9a:	4b30      	ldr	r3, [pc, #192]	; (8002b5c <leer_dht_exterior+0x140>)
 8002a9c:	7c1b      	ldrb	r3, [r3, #16]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d007      	beq.n	8002ab2 <leer_dht_exterior+0x96>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002aa2:	4b2e      	ldr	r3, [pc, #184]	; (8002b5c <leer_dht_exterior+0x140>)
 8002aa4:	2204      	movs	r2, #4
 8002aa6:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	482b      	ldr	r0, [pc, #172]	; (8002b58 <leer_dht_exterior+0x13c>)
 8002aac:	f7ff f9e4 	bl	8001e78 <TIM_Cmd>
		return;
 8002ab0:	e04f      	b.n	8002b52 <leer_dht_exterior+0x136>
	}

	Temp_byte2 = read_data_exterior ();
 8002ab2:	f7ff ff4b 	bl	800294c <read_data_exterior>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	733b      	strb	r3, [r7, #12]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002aba:	4b28      	ldr	r3, [pc, #160]	; (8002b5c <leer_dht_exterior+0x140>)
 8002abc:	7c1b      	ldrb	r3, [r3, #16]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d007      	beq.n	8002ad2 <leer_dht_exterior+0xb6>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002ac2:	4b26      	ldr	r3, [pc, #152]	; (8002b5c <leer_dht_exterior+0x140>)
 8002ac4:	2204      	movs	r2, #4
 8002ac6:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002ac8:	2100      	movs	r1, #0
 8002aca:	4823      	ldr	r0, [pc, #140]	; (8002b58 <leer_dht_exterior+0x13c>)
 8002acc:	f7ff f9d4 	bl	8001e78 <TIM_Cmd>
		return;
 8002ad0:	e03f      	b.n	8002b52 <leer_dht_exterior+0x136>
	}

	sum = read_data_exterior();
 8002ad2:	f7ff ff3b 	bl	800294c <read_data_exterior>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	817b      	strh	r3, [r7, #10]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8002ada:	4b20      	ldr	r3, [pc, #128]	; (8002b5c <leer_dht_exterior+0x140>)
 8002adc:	7c1b      	ldrb	r3, [r3, #16]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d007      	beq.n	8002af2 <leer_dht_exterior+0xd6>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 8002ae2:	4b1e      	ldr	r3, [pc, #120]	; (8002b5c <leer_dht_exterior+0x140>)
 8002ae4:	2204      	movs	r2, #4
 8002ae6:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8002ae8:	2100      	movs	r1, #0
 8002aea:	481b      	ldr	r0, [pc, #108]	; (8002b58 <leer_dht_exterior+0x13c>)
 8002aec:	f7ff f9c4 	bl	8001e78 <TIM_Cmd>
		return;
 8002af0:	e02f      	b.n	8002b52 <leer_dht_exterior+0x136>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 8002af2:	897a      	ldrh	r2, [r7, #10]
 8002af4:	7bf9      	ldrb	r1, [r7, #15]
 8002af6:	7bbb      	ldrb	r3, [r7, #14]
 8002af8:	4419      	add	r1, r3
 8002afa:	7b7b      	ldrb	r3, [r7, #13]
 8002afc:	4419      	add	r1, r3
 8002afe:	7b3b      	ldrb	r3, [r7, #12]
 8002b00:	440b      	add	r3, r1
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d11e      	bne.n	8002b44 <leer_dht_exterior+0x128>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 8002b06:	7b7a      	ldrb	r2, [r7, #13]
 8002b08:	7b3b      	ldrb	r3, [r7, #12]
 8002b0a:	1d38      	adds	r0, r7, #4
 8002b0c:	4914      	ldr	r1, [pc, #80]	; (8002b60 <leer_dht_exterior+0x144>)
 8002b0e:	f001 ff79 	bl	8004a04 <siprintf>
		strcpy(dht_exterior.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 8002b12:	1d3b      	adds	r3, r7, #4
 8002b14:	4619      	mov	r1, r3
 8002b16:	4813      	ldr	r0, [pc, #76]	; (8002b64 <leer_dht_exterior+0x148>)
 8002b18:	f001 ffb2 	bl	8004a80 <strcpy>
		dht_exterior.temperatura = Temp_byte1 + Temp_byte2/10;;
 8002b1c:	7b7b      	ldrb	r3, [r7, #13]
 8002b1e:	7b3a      	ldrb	r2, [r7, #12]
 8002b20:	4911      	ldr	r1, [pc, #68]	; (8002b68 <leer_dht_exterior+0x14c>)
 8002b22:	fba1 1202 	umull	r1, r2, r1, r2
 8002b26:	08d2      	lsrs	r2, r2, #3
 8002b28:	b2d2      	uxtb	r2, r2
 8002b2a:	4413      	add	r3, r2
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fd fcaf 	bl	8000490 <__aeabi_i2d>
 8002b32:	4603      	mov	r3, r0
 8002b34:	460c      	mov	r4, r1
 8002b36:	4a09      	ldr	r2, [pc, #36]	; (8002b5c <leer_dht_exterior+0x140>)
 8002b38:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
		dht_exterior.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 8002b3c:	4b07      	ldr	r3, [pc, #28]	; (8002b5c <leer_dht_exterior+0x140>)
 8002b3e:	2202      	movs	r2, #2
 8002b40:	745a      	strb	r2, [r3, #17]
 8002b42:	e002      	b.n	8002b4a <leer_dht_exterior+0x12e>
	}
	else
		dht_exterior.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <leer_dht_exterior+0x140>)
 8002b46:	2203      	movs	r2, #3
 8002b48:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	4802      	ldr	r0, [pc, #8]	; (8002b58 <leer_dht_exterior+0x13c>)
 8002b4e:	f7ff f993 	bl	8001e78 <TIM_Cmd>

}
 8002b52:	3714      	adds	r7, #20
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd90      	pop	{r4, r7, pc}
 8002b58:	40000c00 	.word	0x40000c00
 8002b5c:	20000588 	.word	0x20000588
 8002b60:	08004c44 	.word	0x08004c44
 8002b64:	2000059a 	.word	0x2000059a
 8002b68:	cccccccd 	.word	0xcccccccd

08002b6c <TIM5_Init>:



/////////////////////////// TIMER 5/////////////////////////////
void TIM5_Init(void){
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af00      	add	r7, sp, #0
	 *
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 8002b72:	2300      	movs	r3, #0
 8002b74:	82fb      	strh	r3, [r7, #22]
	uint32_t frecuencia = 10e6; // Frecuencia del contador a 10kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 8002b76:	4b12      	ldr	r3, [pc, #72]	; (8002bc0 <TIM5_Init+0x54>)
 8002b78:	613b      	str	r3, [r7, #16]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 8002b7a:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <TIM5_Init+0x58>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	085a      	lsrs	r2, r3, #1
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Period = 10; // 321.5uS (10e3 = 1 seg --> 3.215 = 321.5uS) de periodo.
 8002b8c:	230a      	movs	r3, #10
 8002b8e:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8002b90:	8afb      	ldrh	r3, [r7, #22]
 8002b92:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8002b94:	2300      	movs	r3, #0
 8002b96:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 8002b9c:	1d3b      	adds	r3, r7, #4
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4809      	ldr	r0, [pc, #36]	; (8002bc8 <TIM5_Init+0x5c>)
 8002ba2:	f7ff f8fd 	bl	8001da0 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM5, TIM_IT_CC1, ENABLE); // habilitacion de las interrupciones por el timer 5.
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	2102      	movs	r1, #2
 8002baa:	4807      	ldr	r0, [pc, #28]	; (8002bc8 <TIM5_Init+0x5c>)
 8002bac:	f7ff f984 	bl	8001eb8 <TIM_ITConfig>
	TIM_Cmd(TIM5, ENABLE); // Habilita el contador para el timer 5.
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	4805      	ldr	r0, [pc, #20]	; (8002bc8 <TIM5_Init+0x5c>)
 8002bb4:	f7ff f960 	bl	8001e78 <TIM_Cmd>

}
 8002bb8:	bf00      	nop
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	00989680 	.word	0x00989680
 8002bc4:	200000a4 	.word	0x200000a4
 8002bc8:	40000c00 	.word	0x40000c00

08002bcc <TIM5_Config>:

void TIM5_Config(void){
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE); // Se habilita el reloj.
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	2008      	movs	r0, #8
 8002bd6:	f7fe fc53 	bl	8001480 <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8002bda:	2332      	movs	r3, #50	; 0x32
 8002bdc:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 10;
 8002bde:	230a      	movs	r3, #10
 8002be0:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8002be2:	2301      	movs	r3, #1
 8002be4:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002be6:	2301      	movs	r3, #1
 8002be8:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8002bea:	1d3b      	adds	r3, r7, #4
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fd fee7 	bl	80009c0 <NVIC_Init>

}
 8002bf2:	bf00      	nop
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <TIM5_Start>:

void TIM5_Start(void){
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
	/*
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM5_Config(); // Configuracion del timer.
 8002c00:	f7ff ffe4 	bl	8002bcc <TIM5_Config>
	TIM5_Init(); // Inicializacion del timer.
 8002c04:	f7ff ffb2 	bl	8002b6c <TIM5_Init>
	TIM_Cmd(TIM5, DISABLE);
 8002c08:	2100      	movs	r1, #0
 8002c0a:	4802      	ldr	r0, [pc, #8]	; (8002c14 <TIM5_Start+0x18>)
 8002c0c:	f7ff f934 	bl	8001e78 <TIM_Cmd>
}
 8002c10:	bf00      	nop
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	40000c00 	.word	0x40000c00

08002c18 <TIM5_IRQHandler>:

void TIM5_IRQHandler (void)  {
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
	/* TIM5_IRQHandler rutina de interrupcion del timer 5.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM5, TIM_IT_CC1) != RESET)
 8002c1c:	2102      	movs	r1, #2
 8002c1e:	480a      	ldr	r0, [pc, #40]	; (8002c48 <TIM5_IRQHandler+0x30>)
 8002c20:	f7ff f96e 	bl	8001f00 <TIM_GetITStatus>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d00c      	beq.n	8002c44 <TIM5_IRQHandler+0x2c>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 8002c2a:	2102      	movs	r1, #2
 8002c2c:	4806      	ldr	r0, [pc, #24]	; (8002c48 <TIM5_IRQHandler+0x30>)
 8002c2e:	f7ff f991 	bl	8001f54 <TIM_ClearITPendingBit>

		if (TimingDelay != 0)
 8002c32:	4b06      	ldr	r3, [pc, #24]	; (8002c4c <TIM5_IRQHandler+0x34>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d004      	beq.n	8002c44 <TIM5_IRQHandler+0x2c>
		{
			TimingDelay--;
 8002c3a:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <TIM5_IRQHandler+0x34>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	4a02      	ldr	r2, [pc, #8]	; (8002c4c <TIM5_IRQHandler+0x34>)
 8002c42:	6013      	str	r3, [r2, #0]
		}

	}
}
 8002c44:	bf00      	nop
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	40000c00 	.word	0x40000c00
 8002c4c:	20000294 	.word	0x20000294

08002c50 <main>:
#include "main.h"

int contador_led = 1000;


int main(void){
 8002c50:	b598      	push	{r3, r4, r7, lr}
 8002c52:	af00      	add	r7, sp, #0
	 *	Este programa es un prototipo del control de invernadero.
	 *	Tiene RTC, una prueba de seguimiento de cultivos, lee dos sensores externos de temperatura y humedad
	 *	y dos analogicos. 
	 *
	 */
	UB_LCD_2x16_Init(); // Inicializacion del display.
 8002c54:	f001 faf2 	bl	800423c <UB_LCD_2x16_Init>
	inicializar_leds();
 8002c58:	f000 f950 	bl	8002efc <inicializar_leds>
	inicializar_fan();
 8002c5c:	f000 f96c 	bl	8002f38 <inicializar_fan>
	inicializar_calentador();
 8002c60:	f000 f988 	bl	8002f74 <inicializar_calentador>
	inicializar_bomba();
 8002c64:	f000 f9a2 	bl	8002fac <inicializar_bomba>
	adc_inicializar();
 8002c68:	f7ff fb5e 	bl	8002328 <adc_inicializar>
	TIM5_Start(); // Inicializa el timer del DHT.
 8002c6c:	f7ff ffc6 	bl	8002bfc <TIM5_Start>
	USART3_Config();
 8002c70:	f000 fcdc 	bl	800362c <USART3_Config>

	TM_RTC_Init(TM_RTC_ClockSource_External); // Se inicializa el RTC.
 8002c74:	2001      	movs	r0, #1
 8002c76:	f000 fe9d 	bl	80039b4 <TM_RTC_Init>
	TM_RTC_Interrupts(TM_RTC_Int_1s); //Se activan las interrupciones del RTC.
 8002c7a:	2007      	movs	r0, #7
 8002c7c:	f001 f8f8 	bl	8003e70 <TM_RTC_Interrupts>

	SystemInit(); // Activa el systick.
 8002c80:	f001 fd36 	bl	80046f0 <SystemInit>
	SysTick_Config(SystemCoreClock / 1e3); // Configuracion del tiempo de la interrupcion (cada 1us).
 8002c84:	4b1a      	ldr	r3, [pc, #104]	; (8002cf0 <main+0xa0>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7fd fbf1 	bl	8000470 <__aeabi_ui2d>
 8002c8e:	f04f 0200 	mov.w	r2, #0
 8002c92:	4b18      	ldr	r3, [pc, #96]	; (8002cf4 <main+0xa4>)
 8002c94:	f7fd fd8c 	bl	80007b0 <__aeabi_ddiv>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	460c      	mov	r4, r1
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	4621      	mov	r1, r4
 8002ca0:	f7fd fe6e 	bl	8000980 <__aeabi_d2uiz>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff fc12 	bl	80024d0 <SysTick_Config>

	serial.contador = 0;
 8002cac:	4b12      	ldr	r3, [pc, #72]	; (8002cf8 <main+0xa8>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	711a      	strb	r2, [r3, #4]
	serial.flag.comienzo_paquete = 0;
 8002cb2:	4a11      	ldr	r2, [pc, #68]	; (8002cf8 <main+0xa8>)
 8002cb4:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002cb8:	f36f 1304 	bfc	r3, #4, #1
 8002cbc:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
	serial.flag.fin_paquete = 0;
 8002cc0:	4a0d      	ldr	r2, [pc, #52]	; (8002cf8 <main+0xa8>)
 8002cc2:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002cc6:	f36f 1345 	bfc	r3, #5, #1
 8002cca:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
	serial.timeout = 0;
 8002cce:	4b0a      	ldr	r3, [pc, #40]	; (8002cf8 <main+0xa8>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	805a      	strh	r2, [r3, #2]
	sistema.flag.conexion_serial = 0;
 8002cd4:	4a09      	ldr	r2, [pc, #36]	; (8002cfc <main+0xac>)
 8002cd6:	7813      	ldrb	r3, [r2, #0]
 8002cd8:	f36f 0300 	bfc	r3, #0, #1
 8002cdc:	7013      	strb	r3, [r2, #0]
	sistema.flag.modo_monitor_serial = 0;
 8002cde:	4a07      	ldr	r2, [pc, #28]	; (8002cfc <main+0xac>)
 8002ce0:	7813      	ldrb	r3, [r2, #0]
 8002ce2:	f36f 0341 	bfc	r3, #1, #1
 8002ce6:	7013      	strb	r3, [r2, #0]

	while(1){
		task_manager();
 8002ce8:	f000 f97c 	bl	8002fe4 <task_manager>
 8002cec:	e7fc      	b.n	8002ce8 <main+0x98>
 8002cee:	bf00      	nop
 8002cf0:	200000a4 	.word	0x200000a4
 8002cf4:	408f4000 	.word	0x408f4000
 8002cf8:	200002bc 	.word	0x200002bc
 8002cfc:	200004ec 	.word	0x200004ec

08002d00 <task_scheduler>:
	}
}

void task_scheduler(void){
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
	 *	contador se resetea cada vez q una tarea finaliza, en las no ciclicas el contador
	 *	se setea solo cuando es necesario.
	 */

	//	// Rutina DHT
		if(dht_interior.flag){
 8002d04:	4b73      	ldr	r3, [pc, #460]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d06:	7a1b      	ldrb	r3, [r3, #8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00f      	beq.n	8002d2c <task_scheduler+0x2c>
			if(dht_interior.timeout >= 1){
 8002d0c:	4b71      	ldr	r3, [pc, #452]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d004      	beq.n	8002d1e <task_scheduler+0x1e>
				dht_interior.timeout--;
 8002d14:	4b6f      	ldr	r3, [pc, #444]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	4a6e      	ldr	r2, [pc, #440]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d1c:	60d3      	str	r3, [r2, #12]
			}

			if(dht_interior.timeout <= 0){
 8002d1e:	4b6d      	ldr	r3, [pc, #436]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d102      	bne.n	8002d2c <task_scheduler+0x2c>
				dht_interior.flag_timeout = 1;
 8002d26:	4b6b      	ldr	r3, [pc, #428]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d28:	2201      	movs	r2, #1
 8002d2a:	741a      	strb	r2, [r3, #16]
			}
		}

		if(dht_interior.contador >= 1){
 8002d2c:	4b69      	ldr	r3, [pc, #420]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <task_scheduler+0x40>
			dht_interior.contador--;
 8002d34:	4b67      	ldr	r3, [pc, #412]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	4a66      	ldr	r2, [pc, #408]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d3c:	6013      	str	r3, [r2, #0]
 8002d3e:	e00d      	b.n	8002d5c <task_scheduler+0x5c>
		}
		else{
			dht_interior.flag = 1;
 8002d40:	4b64      	ldr	r3, [pc, #400]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d42:	2201      	movs	r2, #1
 8002d44:	721a      	strb	r2, [r3, #8]
			dht_interior.contador = 2000;
 8002d46:	4b63      	ldr	r3, [pc, #396]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d48:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002d4c:	601a      	str	r2, [r3, #0]
			dht_interior.flag_timeout = 0;
 8002d4e:	4b61      	ldr	r3, [pc, #388]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	741a      	strb	r2, [r3, #16]
			dht_interior.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 8002d54:	4b5f      	ldr	r3, [pc, #380]	; (8002ed4 <task_scheduler+0x1d4>)
 8002d56:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d5a:	60da      	str	r2, [r3, #12]
		}

		if(dht_exterior.flag){
 8002d5c:	4b5e      	ldr	r3, [pc, #376]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d5e:	7a1b      	ldrb	r3, [r3, #8]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00f      	beq.n	8002d84 <task_scheduler+0x84>
			if(dht_exterior.timeout >= 1){
 8002d64:	4b5c      	ldr	r3, [pc, #368]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d004      	beq.n	8002d76 <task_scheduler+0x76>
				dht_exterior.timeout--;
 8002d6c:	4b5a      	ldr	r3, [pc, #360]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	3b01      	subs	r3, #1
 8002d72:	4a59      	ldr	r2, [pc, #356]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d74:	60d3      	str	r3, [r2, #12]
			}

			if(dht_exterior.timeout <= 0){
 8002d76:	4b58      	ldr	r3, [pc, #352]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d102      	bne.n	8002d84 <task_scheduler+0x84>
				dht_exterior.flag_timeout = 1;
 8002d7e:	4b56      	ldr	r3, [pc, #344]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d80:	2201      	movs	r2, #1
 8002d82:	741a      	strb	r2, [r3, #16]
			}
		}

		if(dht_exterior.contador >= 1){
 8002d84:	4b54      	ldr	r3, [pc, #336]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d005      	beq.n	8002d98 <task_scheduler+0x98>
			dht_exterior.contador--;
 8002d8c:	4b52      	ldr	r3, [pc, #328]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	3b01      	subs	r3, #1
 8002d92:	4a51      	ldr	r2, [pc, #324]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d94:	6013      	str	r3, [r2, #0]
 8002d96:	e00d      	b.n	8002db4 <task_scheduler+0xb4>
		}
		else{
			dht_exterior.flag = 1;
 8002d98:	4b4f      	ldr	r3, [pc, #316]	; (8002ed8 <task_scheduler+0x1d8>)
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	721a      	strb	r2, [r3, #8]
			dht_exterior.contador = 2000;
 8002d9e:	4b4e      	ldr	r3, [pc, #312]	; (8002ed8 <task_scheduler+0x1d8>)
 8002da0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002da4:	601a      	str	r2, [r3, #0]
			dht_exterior.flag_timeout = 0;
 8002da6:	4b4c      	ldr	r3, [pc, #304]	; (8002ed8 <task_scheduler+0x1d8>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	741a      	strb	r2, [r3, #16]
			dht_exterior.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 8002dac:	4b4a      	ldr	r3, [pc, #296]	; (8002ed8 <task_scheduler+0x1d8>)
 8002dae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002db2:	60da      	str	r2, [r3, #12]
		}
	//
		// Rutina LDR
		if(ldr.contador >= 1){
 8002db4:	4b49      	ldr	r3, [pc, #292]	; (8002edc <task_scheduler+0x1dc>)
 8002db6:	881b      	ldrh	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d006      	beq.n	8002dca <task_scheduler+0xca>
			ldr.contador--;
 8002dbc:	4b47      	ldr	r3, [pc, #284]	; (8002edc <task_scheduler+0x1dc>)
 8002dbe:	881b      	ldrh	r3, [r3, #0]
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	4b45      	ldr	r3, [pc, #276]	; (8002edc <task_scheduler+0x1dc>)
 8002dc6:	801a      	strh	r2, [r3, #0]
 8002dc8:	e007      	b.n	8002dda <task_scheduler+0xda>
		}
		else{
			ldr.flag.fin_contador = 1;
 8002dca:	4a44      	ldr	r2, [pc, #272]	; (8002edc <task_scheduler+0x1dc>)
 8002dcc:	7a13      	ldrb	r3, [r2, #8]
 8002dce:	f043 0301 	orr.w	r3, r3, #1
 8002dd2:	7213      	strb	r3, [r2, #8]
			ldr.contador = 100;
 8002dd4:	4b41      	ldr	r3, [pc, #260]	; (8002edc <task_scheduler+0x1dc>)
 8002dd6:	2264      	movs	r2, #100	; 0x64
 8002dd8:	801a      	strh	r2, [r3, #0]
		}

		// Ruitna YL-69
		if(yl.contador >= 1){
 8002dda:	4b41      	ldr	r3, [pc, #260]	; (8002ee0 <task_scheduler+0x1e0>)
 8002ddc:	881b      	ldrh	r3, [r3, #0]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d006      	beq.n	8002df0 <task_scheduler+0xf0>
			yl.contador--;
 8002de2:	4b3f      	ldr	r3, [pc, #252]	; (8002ee0 <task_scheduler+0x1e0>)
 8002de4:	881b      	ldrh	r3, [r3, #0]
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	4b3d      	ldr	r3, [pc, #244]	; (8002ee0 <task_scheduler+0x1e0>)
 8002dec:	801a      	strh	r2, [r3, #0]
 8002dee:	e006      	b.n	8002dfe <task_scheduler+0xfe>
		}
		else{
			yl.flag = 1;
 8002df0:	4b3b      	ldr	r3, [pc, #236]	; (8002ee0 <task_scheduler+0x1e0>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	719a      	strb	r2, [r3, #6]
			yl.contador = 500;
 8002df6:	4b3a      	ldr	r3, [pc, #232]	; (8002ee0 <task_scheduler+0x1e0>)
 8002df8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002dfc:	801a      	strh	r2, [r3, #0]
		}

	// Rutina del LED.
	if(led.contador >= 1){
 8002dfe:	4b39      	ldr	r3, [pc, #228]	; (8002ee4 <task_scheduler+0x1e4>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d005      	beq.n	8002e12 <task_scheduler+0x112>
		led.contador--;
 8002e06:	4b37      	ldr	r3, [pc, #220]	; (8002ee4 <task_scheduler+0x1e4>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	4a35      	ldr	r2, [pc, #212]	; (8002ee4 <task_scheduler+0x1e4>)
 8002e0e:	6013      	str	r3, [r2, #0]
 8002e10:	e013      	b.n	8002e3a <task_scheduler+0x13a>
	}
	else{
		led.flag.fin_contador = (led.flag.fin_contador) ? 0 : 1;
 8002e12:	4b34      	ldr	r3, [pc, #208]	; (8002ee4 <task_scheduler+0x1e4>)
 8002e14:	791b      	ldrb	r3, [r3, #4]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	bf0c      	ite	eq
 8002e20:	2301      	moveq	r3, #1
 8002e22:	2300      	movne	r3, #0
 8002e24:	b2d9      	uxtb	r1, r3
 8002e26:	4a2f      	ldr	r2, [pc, #188]	; (8002ee4 <task_scheduler+0x1e4>)
 8002e28:	7913      	ldrb	r3, [r2, #4]
 8002e2a:	f361 0300 	bfi	r3, r1, #0, #1
 8002e2e:	7113      	strb	r3, [r2, #4]
		led.contador = contador_led;
 8002e30:	4b2d      	ldr	r3, [pc, #180]	; (8002ee8 <task_scheduler+0x1e8>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	461a      	mov	r2, r3
 8002e36:	4b2b      	ldr	r3, [pc, #172]	; (8002ee4 <task_scheduler+0x1e4>)
 8002e38:	601a      	str	r2, [r3, #0]
	}

	// Rutina display.
	if(display.contador >= 1){
 8002e3a:	4b2c      	ldr	r3, [pc, #176]	; (8002eec <task_scheduler+0x1ec>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d005      	beq.n	8002e4e <task_scheduler+0x14e>
		display.contador--;
 8002e42:	4b2a      	ldr	r3, [pc, #168]	; (8002eec <task_scheduler+0x1ec>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	4a28      	ldr	r2, [pc, #160]	; (8002eec <task_scheduler+0x1ec>)
 8002e4a:	6013      	str	r3, [r2, #0]
 8002e4c:	e006      	b.n	8002e5c <task_scheduler+0x15c>
	}
	else{
		display.flag = 1;
 8002e4e:	4b27      	ldr	r3, [pc, #156]	; (8002eec <task_scheduler+0x1ec>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	711a      	strb	r2, [r3, #4]
		display.contador = 2000;
 8002e54:	4b25      	ldr	r3, [pc, #148]	; (8002eec <task_scheduler+0x1ec>)
 8002e56:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002e5a:	601a      	str	r2, [r3, #0]
	}

	// Rutina Serial.
	if(serial.timeout >= 1){
 8002e5c:	4b24      	ldr	r3, [pc, #144]	; (8002ef0 <task_scheduler+0x1f0>)
 8002e5e:	885b      	ldrh	r3, [r3, #2]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d006      	beq.n	8002e72 <task_scheduler+0x172>
		serial.timeout--;
 8002e64:	4b22      	ldr	r3, [pc, #136]	; (8002ef0 <task_scheduler+0x1f0>)
 8002e66:	885b      	ldrh	r3, [r3, #2]
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	b29a      	uxth	r2, r3
 8002e6c:	4b20      	ldr	r3, [pc, #128]	; (8002ef0 <task_scheduler+0x1f0>)
 8002e6e:	805a      	strh	r2, [r3, #2]
 8002e70:	e011      	b.n	8002e96 <task_scheduler+0x196>
	}
	else if(serial.flag.comienzo_paquete){
 8002e72:	4b1f      	ldr	r3, [pc, #124]	; (8002ef0 <task_scheduler+0x1f0>)
 8002e74:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8002e78:	f003 0310 	and.w	r3, r3, #16
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d009      	beq.n	8002e96 <task_scheduler+0x196>
		serial.flag.comienzo_paquete = 0;
 8002e82:	4a1b      	ldr	r2, [pc, #108]	; (8002ef0 <task_scheduler+0x1f0>)
 8002e84:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002e88:	f36f 1304 	bfc	r3, #4, #1
 8002e8c:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
		enviar_comando(":TMO,-,-!");
 8002e90:	4818      	ldr	r0, [pc, #96]	; (8002ef4 <task_scheduler+0x1f4>)
 8002e92:	f000 fba1 	bl	80035d8 <enviar_comando>
	}

	// Contador para el modo monitor
	if(serial.contador_task >= 1){
 8002e96:	4b16      	ldr	r3, [pc, #88]	; (8002ef0 <task_scheduler+0x1f0>)
 8002e98:	88db      	ldrh	r3, [r3, #6]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d006      	beq.n	8002eac <task_scheduler+0x1ac>
		serial.contador_task--;
 8002e9e:	4b14      	ldr	r3, [pc, #80]	; (8002ef0 <task_scheduler+0x1f0>)
 8002ea0:	88db      	ldrh	r3, [r3, #6]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	b29a      	uxth	r2, r3
 8002ea6:	4b12      	ldr	r3, [pc, #72]	; (8002ef0 <task_scheduler+0x1f0>)
 8002ea8:	80da      	strh	r2, [r3, #6]
	//	}
	//	else{
	//		cultivo.flag.fin_contador = 1;
	//		cultivo.contador_aux = 10e3;
	//	}
}
 8002eaa:	e011      	b.n	8002ed0 <task_scheduler+0x1d0>
	else if(sistema.flag.modo_monitor_serial){
 8002eac:	4b12      	ldr	r3, [pc, #72]	; (8002ef8 <task_scheduler+0x1f8>)
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00a      	beq.n	8002ed0 <task_scheduler+0x1d0>
		serial.contador_task = 1000;
 8002eba:	4b0d      	ldr	r3, [pc, #52]	; (8002ef0 <task_scheduler+0x1f0>)
 8002ebc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ec0:	80da      	strh	r2, [r3, #6]
		serial.flag.mostrar_valores = 1;
 8002ec2:	4a0b      	ldr	r2, [pc, #44]	; (8002ef0 <task_scheduler+0x1f0>)
 8002ec4:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ecc:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
}
 8002ed0:	bf00      	nop
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	200005d0 	.word	0x200005d0
 8002ed8:	20000588 	.word	0x20000588
 8002edc:	200005c0 	.word	0x200005c0
 8002ee0:	20000610 	.word	0x20000610
 8002ee4:	200002b4 	.word	0x200002b4
 8002ee8:	20000010 	.word	0x20000010
 8002eec:	200002ac 	.word	0x200002ac
 8002ef0:	200002bc 	.word	0x200002bc
 8002ef4:	08004c4c 	.word	0x08004c4c
 8002ef8:	200004ec 	.word	0x200004ec

08002efc <inicializar_leds>:

void inicializar_leds(){
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002f02:	2101      	movs	r1, #1
 8002f04:	2008      	movs	r0, #8
 8002f06:	f7fe fa9b 	bl	8001440 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_15 |GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14;
 8002f0a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002f0e:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8002f10:	2301      	movs	r3, #1
 8002f12:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002f14:	2303      	movs	r3, #3
 8002f16:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOD,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002f20:	463b      	mov	r3, r7
 8002f22:	4619      	mov	r1, r3
 8002f24:	4803      	ldr	r0, [pc, #12]	; (8002f34 <inicializar_leds+0x38>)
 8002f26:	f7fe f80f 	bl	8000f48 <GPIO_Init>

}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40020c00 	.word	0x40020c00

08002f38 <inicializar_fan>:

void inicializar_fan(){
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002f3e:	2101      	movs	r1, #1
 8002f40:	2008      	movs	r0, #8
 8002f42:	f7fe fa7d 	bl	8001440 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_14;
 8002f46:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f4a:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002f50:	2303      	movs	r3, #3
 8002f52:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002f54:	2300      	movs	r3, #0
 8002f56:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOD,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002f5c:	463b      	mov	r3, r7
 8002f5e:	4619      	mov	r1, r3
 8002f60:	4803      	ldr	r0, [pc, #12]	; (8002f70 <inicializar_fan+0x38>)
 8002f62:	f7fd fff1 	bl	8000f48 <GPIO_Init>

}
 8002f66:	bf00      	nop
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	40020c00 	.word	0x40020c00

08002f74 <inicializar_calentador>:

void inicializar_calentador(){
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0

		//
		//Inicializacion de los leds.
		//

		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	2004      	movs	r0, #4
 8002f7e:	f7fe fa5f 	bl	8001440 <RCC_AHB1PeriphClockCmd>

		GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_4;
 8002f82:	2310      	movs	r3, #16
 8002f84:	603b      	str	r3, [r7, #0]
		GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8002f86:	2301      	movs	r3, #1
 8002f88:	713b      	strb	r3, [r7, #4]
		GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	717b      	strb	r3, [r7, #5]
		GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	71bb      	strb	r3, [r7, #6]
		GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002f92:	2300      	movs	r3, #0
 8002f94:	71fb      	strb	r3, [r7, #7]

		GPIO_Init(GPIOC,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002f96:	463b      	mov	r3, r7
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4803      	ldr	r0, [pc, #12]	; (8002fa8 <inicializar_calentador+0x34>)
 8002f9c:	f7fd ffd4 	bl	8000f48 <GPIO_Init>

}
 8002fa0:	bf00      	nop
 8002fa2:	3708      	adds	r7, #8
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	40020800 	.word	0x40020800

08002fac <inicializar_bomba>:

void inicializar_bomba(){
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0

		//
		//Inicializacion de los leds.
		//

		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	2004      	movs	r0, #4
 8002fb6:	f7fe fa43 	bl	8001440 <RCC_AHB1PeriphClockCmd>

		GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_5;
 8002fba:	2320      	movs	r3, #32
 8002fbc:	603b      	str	r3, [r7, #0]
		GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	713b      	strb	r3, [r7, #4]
		GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	717b      	strb	r3, [r7, #5]
		GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	71bb      	strb	r3, [r7, #6]
		GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	71fb      	strb	r3, [r7, #7]

		GPIO_Init(GPIOC,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8002fce:	463b      	mov	r3, r7
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4803      	ldr	r0, [pc, #12]	; (8002fe0 <inicializar_bomba+0x34>)
 8002fd4:	f7fd ffb8 	bl	8000f48 <GPIO_Init>

}
 8002fd8:	bf00      	nop
 8002fda:	3708      	adds	r7, #8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40020800 	.word	0x40020800

08002fe4 <task_manager>:

void task_manager(void){
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
	 * 	Se encarga de llamar a las distintas tareas del programa.
	 *	Estas tareas se realizan o no dependiendo de su flag de evento.
	 */

	// Lectura de datos
	dht_interior_task();
 8002fe8:	f000 f818 	bl	800301c <dht_interior_task>
	dht_exterior_task();
 8002fec:	f000 f826 	bl	800303c <dht_exterior_task>
	ldr_task();
 8002ff0:	f000 f858 	bl	80030a4 <ldr_task>
	yl69_task();
 8002ff4:	f000 f88e 	bl	8003114 <yl69_task>

	serial_task();
 8002ff8:	f000 f978 	bl	80032ec <serial_task>
	// Manejo de la interfaz de usuario.
	display_task();
 8002ffc:	f000 f89e 	bl	800313c <display_task>

	// Otras tareas.
	if(!sistema.flag.conexion_serial){ // Se realizan las tareas si no se esta conectado al serial
 8003000:	4b05      	ldr	r3, [pc, #20]	; (8003018 <task_manager+0x34>)
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <task_manager+0x2e>
		led_task();
 800300e:	f000 f825 	bl	800305c <led_task>
	//	}
	//
	//	if(cultivo.flag.control_activo){
	//		control_temp_task();
	//	}
}
 8003012:	bf00      	nop
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	200004ec 	.word	0x200004ec

0800301c <dht_interior_task>:

void dht_interior_task(){
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
	/*	Funcion dht_interior_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que se encarga de leer los datos del sensor
	 *	DHT11 de temperatura interior.
	 */
	if(dht_interior.flag){
 8003020:	4b05      	ldr	r3, [pc, #20]	; (8003038 <dht_interior_task+0x1c>)
 8003022:	7a1b      	ldrb	r3, [r3, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d004      	beq.n	8003032 <dht_interior_task+0x16>
		leer_dht_interior();
 8003028:	f7ff fb66 	bl	80026f8 <leer_dht_interior>
		dht_interior.flag = 0;
 800302c:	4b02      	ldr	r3, [pc, #8]	; (8003038 <dht_interior_task+0x1c>)
 800302e:	2200      	movs	r2, #0
 8003030:	721a      	strb	r2, [r3, #8]
	}
}
 8003032:	bf00      	nop
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	200005d0 	.word	0x200005d0

0800303c <dht_exterior_task>:

void dht_exterior_task(){
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
	/*	Funcion dht_exterior_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que se encarga de leer los datos del sensor
	 *	DHT11 de temperatura eterior.
	 */
	if(dht_exterior.flag){
 8003040:	4b05      	ldr	r3, [pc, #20]	; (8003058 <dht_exterior_task+0x1c>)
 8003042:	7a1b      	ldrb	r3, [r3, #8]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d004      	beq.n	8003052 <dht_exterior_task+0x16>
		leer_dht_exterior();
 8003048:	f7ff fce8 	bl	8002a1c <leer_dht_exterior>
		dht_exterior.flag = 0;
 800304c:	4b02      	ldr	r3, [pc, #8]	; (8003058 <dht_exterior_task+0x1c>)
 800304e:	2200      	movs	r2, #0
 8003050:	721a      	strb	r2, [r3, #8]
	}
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20000588 	.word	0x20000588

0800305c <led_task>:

void led_task(){
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
	/*	Funcion led_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que se concentra en el parpadeo
	 *	de un led de control de programa.
	 */
	switch(led.flag.fin_contador){
 8003060:	4b0e      	ldr	r3, [pc, #56]	; (800309c <led_task+0x40>)
 8003062:	791b      	ldrb	r3, [r3, #4]
 8003064:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d002      	beq.n	8003074 <led_task+0x18>
 800306e:	2b01      	cmp	r3, #1
 8003070:	d006      	beq.n	8003080 <led_task+0x24>
 8003072:	e00b      	b.n	800308c <led_task+0x30>
	case 0: GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8003074:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003078:	4809      	ldr	r0, [pc, #36]	; (80030a0 <led_task+0x44>)
 800307a:	f7fe f836 	bl	80010ea <GPIO_ResetBits>
 800307e:	e00b      	b.n	8003098 <led_task+0x3c>
	case 1:	GPIO_SetBits(GPIOD,GPIO_Pin_13);break;
 8003080:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003084:	4806      	ldr	r0, [pc, #24]	; (80030a0 <led_task+0x44>)
 8003086:	f7fe f821 	bl	80010cc <GPIO_SetBits>
 800308a:	e005      	b.n	8003098 <led_task+0x3c>
	default:GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 800308c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003090:	4803      	ldr	r0, [pc, #12]	; (80030a0 <led_task+0x44>)
 8003092:	f7fe f82a 	bl	80010ea <GPIO_ResetBits>
 8003096:	bf00      	nop
	}
}
 8003098:	bf00      	nop
 800309a:	bd80      	pop	{r7, pc}
 800309c:	200002b4 	.word	0x200002b4
 80030a0:	40020c00 	.word	0x40020c00

080030a4 <ldr_task>:

void ldr_task(){
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
	/*	Funcion ldr_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que lee un valor de ADC establecido en adc.h.
	 */

	if(ldr.flag.fin_contador){
 80030a8:	4b18      	ldr	r3, [pc, #96]	; (800310c <ldr_task+0x68>)
 80030aa:	7a1b      	ldrb	r3, [r3, #8]
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d028      	beq.n	8003108 <ldr_task+0x64>
		ldr.contador_promedio++; 
 80030b6:	4b15      	ldr	r3, [pc, #84]	; (800310c <ldr_task+0x68>)
 80030b8:	885b      	ldrh	r3, [r3, #2]
 80030ba:	3301      	adds	r3, #1
 80030bc:	b29a      	uxth	r2, r3
 80030be:	4b13      	ldr	r3, [pc, #76]	; (800310c <ldr_task+0x68>)
 80030c0:	805a      	strh	r2, [r3, #2]

		if(ldr.contador_promedio <= 10){
 80030c2:	4b12      	ldr	r3, [pc, #72]	; (800310c <ldr_task+0x68>)
 80030c4:	885b      	ldrh	r3, [r3, #2]
 80030c6:	2b0a      	cmp	r3, #10
 80030c8:	d80a      	bhi.n	80030e0 <ldr_task+0x3c>
			ldr.adc_cuentas_temp += adc_leer_cuentas_ldr(); // Se agrega el valor leido a la suma del promedio.
 80030ca:	f7ff f98b 	bl	80023e4 <adc_leer_cuentas_ldr>
 80030ce:	4601      	mov	r1, r0
 80030d0:	4b0e      	ldr	r3, [pc, #56]	; (800310c <ldr_task+0x68>)
 80030d2:	88da      	ldrh	r2, [r3, #6]
 80030d4:	b28b      	uxth	r3, r1
 80030d6:	4413      	add	r3, r2
 80030d8:	b29a      	uxth	r2, r3
 80030da:	4b0c      	ldr	r3, [pc, #48]	; (800310c <ldr_task+0x68>)
 80030dc:	80da      	strh	r2, [r3, #6]
 80030de:	e00e      	b.n	80030fe <ldr_task+0x5a>
		}
		else{
			ldr.adc_cuentas = ldr.adc_cuentas_temp/10; // Se obtiene el promedio.
 80030e0:	4b0a      	ldr	r3, [pc, #40]	; (800310c <ldr_task+0x68>)
 80030e2:	88db      	ldrh	r3, [r3, #6]
 80030e4:	4a0a      	ldr	r2, [pc, #40]	; (8003110 <ldr_task+0x6c>)
 80030e6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ea:	08db      	lsrs	r3, r3, #3
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	4b07      	ldr	r3, [pc, #28]	; (800310c <ldr_task+0x68>)
 80030f0:	809a      	strh	r2, [r3, #4]
			ldr.contador_promedio = 0; // Reset del contador.
 80030f2:	4b06      	ldr	r3, [pc, #24]	; (800310c <ldr_task+0x68>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	805a      	strh	r2, [r3, #2]
			ldr.adc_cuentas_temp = 0; // Reset de la suma del promedio.
 80030f8:	4b04      	ldr	r3, [pc, #16]	; (800310c <ldr_task+0x68>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	80da      	strh	r2, [r3, #6]
		}
		ldr.flag.fin_contador = 0;
 80030fe:	4a03      	ldr	r2, [pc, #12]	; (800310c <ldr_task+0x68>)
 8003100:	7a13      	ldrb	r3, [r2, #8]
 8003102:	f36f 0300 	bfc	r3, #0, #1
 8003106:	7213      	strb	r3, [r2, #8]
	}
}
 8003108:	bf00      	nop
 800310a:	bd80      	pop	{r7, pc}
 800310c:	200005c0 	.word	0x200005c0
 8003110:	cccccccd 	.word	0xcccccccd

08003114 <yl69_task>:

void yl69_task(){
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
	/*	Funcion yl_69_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que lee un valor de ADC establecido en adc.h
	 */
	if(yl.flag){
 8003118:	4b07      	ldr	r3, [pc, #28]	; (8003138 <yl69_task+0x24>)
 800311a:	799b      	ldrb	r3, [r3, #6]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d008      	beq.n	8003132 <yl69_task+0x1e>
		yl.adc_cuentas = adc_leer_cuentas_yl69();
 8003120:	f7ff f986 	bl	8002430 <adc_leer_cuentas_yl69>
 8003124:	4603      	mov	r3, r0
 8003126:	b29a      	uxth	r2, r3
 8003128:	4b03      	ldr	r3, [pc, #12]	; (8003138 <yl69_task+0x24>)
 800312a:	809a      	strh	r2, [r3, #4]
		yl.flag = 0;
 800312c:	4b02      	ldr	r3, [pc, #8]	; (8003138 <yl69_task+0x24>)
 800312e:	2200      	movs	r2, #0
 8003130:	719a      	strb	r2, [r3, #6]
	}
}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000610 	.word	0x20000610

0800313c <display_task>:

void display_task(){
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
	/*	Funcion display_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que lee un valor de ADC establecido en adc.h
	 */

	if(display.flag){
 8003140:	4b5d      	ldr	r3, [pc, #372]	; (80032b8 <display_task+0x17c>)
 8003142:	791b      	ldrb	r3, [r3, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 80b5 	beq.w	80032b4 <display_task+0x178>

		if(!sistema.flag.conexion_serial){
 800314a:	4b5c      	ldr	r3, [pc, #368]	; (80032bc <display_task+0x180>)
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	f040 80a0 	bne.w	800329a <display_task+0x15e>
//			char buffer[16];

			if(display.estado <3){
 800315a:	4b57      	ldr	r3, [pc, #348]	; (80032b8 <display_task+0x17c>)
 800315c:	795b      	ldrb	r3, [r3, #5]
 800315e:	2b02      	cmp	r3, #2
 8003160:	d806      	bhi.n	8003170 <display_task+0x34>
				display.estado++;
 8003162:	4b55      	ldr	r3, [pc, #340]	; (80032b8 <display_task+0x17c>)
 8003164:	795b      	ldrb	r3, [r3, #5]
 8003166:	3301      	adds	r3, #1
 8003168:	b2da      	uxtb	r2, r3
 800316a:	4b53      	ldr	r3, [pc, #332]	; (80032b8 <display_task+0x17c>)
 800316c:	715a      	strb	r2, [r3, #5]
 800316e:	e002      	b.n	8003176 <display_task+0x3a>
			}
			else{
				display.estado = 0;
 8003170:	4b51      	ldr	r3, [pc, #324]	; (80032b8 <display_task+0x17c>)
 8003172:	2200      	movs	r2, #0
 8003174:	715a      	strb	r2, [r3, #5]
			}

			switch(display.estado){ // Se muestran distintos carteles cada vez que se vence el contador del display.
 8003176:	4b50      	ldr	r3, [pc, #320]	; (80032b8 <display_task+0x17c>)
 8003178:	795b      	ldrb	r3, [r3, #5]
 800317a:	2b03      	cmp	r3, #3
 800317c:	d87b      	bhi.n	8003276 <display_task+0x13a>
 800317e:	a201      	add	r2, pc, #4	; (adr r2, 8003184 <display_task+0x48>)
 8003180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003184:	08003195 	.word	0x08003195
 8003188:	080031b1 	.word	0x080031b1
 800318c:	080031f3 	.word	0x080031f3
 8003190:	08003235 	.word	0x08003235
			case 0:{
				UB_LCD_2x16_String(0,0,"Probando    ");
 8003194:	4a4a      	ldr	r2, [pc, #296]	; (80032c0 <display_task+0x184>)
 8003196:	2100      	movs	r1, #0
 8003198:	2000      	movs	r0, #0
 800319a:	f001 f86d 	bl	8004278 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"            ");
 800319e:	4a49      	ldr	r2, [pc, #292]	; (80032c4 <display_task+0x188>)
 80031a0:	2101      	movs	r1, #1
 80031a2:	2000      	movs	r0, #0
 80031a4:	f001 f868 	bl	8004278 <UB_LCD_2x16_String>
				display.flag = 0;
 80031a8:	4b43      	ldr	r3, [pc, #268]	; (80032b8 <display_task+0x17c>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	711a      	strb	r2, [r3, #4]
			};break;
 80031ae:	e070      	b.n	8003292 <display_task+0x156>
			case 1:{
				if(serial.flag.fin_paquete){
 80031b0:	4b45      	ldr	r3, [pc, #276]	; (80032c8 <display_task+0x18c>)
 80031b2:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80031b6:	f003 0320 	and.w	r3, r3, #32
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00a      	beq.n	80031d6 <display_task+0x9a>
					UB_LCD_2x16_String(0,1,serial.comando);
 80031c0:	4a42      	ldr	r2, [pc, #264]	; (80032cc <display_task+0x190>)
 80031c2:	2101      	movs	r1, #1
 80031c4:	2000      	movs	r0, #0
 80031c6:	f001 f857 	bl	8004278 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 80031ca:	4a41      	ldr	r2, [pc, #260]	; (80032d0 <display_task+0x194>)
 80031cc:	2100      	movs	r1, #0
 80031ce:	2000      	movs	r0, #0
 80031d0:	f001 f852 	bl	8004278 <UB_LCD_2x16_String>
 80031d4:	e009      	b.n	80031ea <display_task+0xae>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 80031d6:	4a3f      	ldr	r2, [pc, #252]	; (80032d4 <display_task+0x198>)
 80031d8:	2101      	movs	r1, #1
 80031da:	2000      	movs	r0, #0
 80031dc:	f001 f84c 	bl	8004278 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 80031e0:	4a3b      	ldr	r2, [pc, #236]	; (80032d0 <display_task+0x194>)
 80031e2:	2100      	movs	r1, #0
 80031e4:	2000      	movs	r0, #0
 80031e6:	f001 f847 	bl	8004278 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 80031ea:	4b33      	ldr	r3, [pc, #204]	; (80032b8 <display_task+0x17c>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	711a      	strb	r2, [r3, #4]
			};break;
 80031f0:	e04f      	b.n	8003292 <display_task+0x156>
			case 2:{
				if(serial.flag.fin_paquete){
 80031f2:	4b35      	ldr	r3, [pc, #212]	; (80032c8 <display_task+0x18c>)
 80031f4:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80031f8:	f003 0320 	and.w	r3, r3, #32
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00a      	beq.n	8003218 <display_task+0xdc>
					UB_LCD_2x16_String(0,1,serial.cant_bytes);
 8003202:	4a35      	ldr	r2, [pc, #212]	; (80032d8 <display_task+0x19c>)
 8003204:	2101      	movs	r1, #1
 8003206:	2000      	movs	r0, #0
 8003208:	f001 f836 	bl	8004278 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 800320c:	4a30      	ldr	r2, [pc, #192]	; (80032d0 <display_task+0x194>)
 800320e:	2100      	movs	r1, #0
 8003210:	2000      	movs	r0, #0
 8003212:	f001 f831 	bl	8004278 <UB_LCD_2x16_String>
 8003216:	e009      	b.n	800322c <display_task+0xf0>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 8003218:	4a2e      	ldr	r2, [pc, #184]	; (80032d4 <display_task+0x198>)
 800321a:	2101      	movs	r1, #1
 800321c:	2000      	movs	r0, #0
 800321e:	f001 f82b 	bl	8004278 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8003222:	4a2b      	ldr	r2, [pc, #172]	; (80032d0 <display_task+0x194>)
 8003224:	2100      	movs	r1, #0
 8003226:	2000      	movs	r0, #0
 8003228:	f001 f826 	bl	8004278 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 800322c:	4b22      	ldr	r3, [pc, #136]	; (80032b8 <display_task+0x17c>)
 800322e:	2200      	movs	r2, #0
 8003230:	711a      	strb	r2, [r3, #4]
			};break;
 8003232:	e02e      	b.n	8003292 <display_task+0x156>
			case 3:{
				if(serial.flag.fin_paquete){
 8003234:	4b24      	ldr	r3, [pc, #144]	; (80032c8 <display_task+0x18c>)
 8003236:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 800323a:	f003 0320 	and.w	r3, r3, #32
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00a      	beq.n	800325a <display_task+0x11e>
					UB_LCD_2x16_String(0,1,serial.datos);
 8003244:	4a25      	ldr	r2, [pc, #148]	; (80032dc <display_task+0x1a0>)
 8003246:	2101      	movs	r1, #1
 8003248:	2000      	movs	r0, #0
 800324a:	f001 f815 	bl	8004278 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 800324e:	4a20      	ldr	r2, [pc, #128]	; (80032d0 <display_task+0x194>)
 8003250:	2100      	movs	r1, #0
 8003252:	2000      	movs	r0, #0
 8003254:	f001 f810 	bl	8004278 <UB_LCD_2x16_String>
 8003258:	e009      	b.n	800326e <display_task+0x132>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 800325a:	4a1e      	ldr	r2, [pc, #120]	; (80032d4 <display_task+0x198>)
 800325c:	2101      	movs	r1, #1
 800325e:	2000      	movs	r0, #0
 8003260:	f001 f80a 	bl	8004278 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8003264:	4a1a      	ldr	r2, [pc, #104]	; (80032d0 <display_task+0x194>)
 8003266:	2100      	movs	r1, #0
 8003268:	2000      	movs	r0, #0
 800326a:	f001 f805 	bl	8004278 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 800326e:	4b12      	ldr	r3, [pc, #72]	; (80032b8 <display_task+0x17c>)
 8003270:	2200      	movs	r2, #0
 8003272:	711a      	strb	r2, [r3, #4]
			};break;
 8003274:	e00d      	b.n	8003292 <display_task+0x156>
			default:{
				UB_LCD_2x16_String(0,0,"Display-fail");
 8003276:	4a1a      	ldr	r2, [pc, #104]	; (80032e0 <display_task+0x1a4>)
 8003278:	2100      	movs	r1, #0
 800327a:	2000      	movs	r0, #0
 800327c:	f000 fffc 	bl	8004278 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"            ");
 8003280:	4a10      	ldr	r2, [pc, #64]	; (80032c4 <display_task+0x188>)
 8003282:	2101      	movs	r1, #1
 8003284:	2000      	movs	r0, #0
 8003286:	f000 fff7 	bl	8004278 <UB_LCD_2x16_String>
				display.flag = 0;
 800328a:	4b0b      	ldr	r3, [pc, #44]	; (80032b8 <display_task+0x17c>)
 800328c:	2200      	movs	r2, #0
 800328e:	711a      	strb	r2, [r3, #4]
			};break;
 8003290:	bf00      	nop
			}
			display.flag = 0;
 8003292:	4b09      	ldr	r3, [pc, #36]	; (80032b8 <display_task+0x17c>)
 8003294:	2200      	movs	r2, #0
 8003296:	711a      	strb	r2, [r3, #4]
			UB_LCD_2x16_String(0,1,"PC              ");
			display.flag = 0;
		}

	}
}
 8003298:	e00c      	b.n	80032b4 <display_task+0x178>
			UB_LCD_2x16_String(0,0,"Conexion        ");
 800329a:	4a12      	ldr	r2, [pc, #72]	; (80032e4 <display_task+0x1a8>)
 800329c:	2100      	movs	r1, #0
 800329e:	2000      	movs	r0, #0
 80032a0:	f000 ffea 	bl	8004278 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"PC              ");
 80032a4:	4a10      	ldr	r2, [pc, #64]	; (80032e8 <display_task+0x1ac>)
 80032a6:	2101      	movs	r1, #1
 80032a8:	2000      	movs	r0, #0
 80032aa:	f000 ffe5 	bl	8004278 <UB_LCD_2x16_String>
			display.flag = 0;
 80032ae:	4b02      	ldr	r3, [pc, #8]	; (80032b8 <display_task+0x17c>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	711a      	strb	r2, [r3, #4]
}
 80032b4:	bf00      	nop
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	200002ac 	.word	0x200002ac
 80032bc:	200004ec 	.word	0x200004ec
 80032c0:	08004c58 	.word	0x08004c58
 80032c4:	08004c68 	.word	0x08004c68
 80032c8:	200002bc 	.word	0x200002bc
 80032cc:	200003c4 	.word	0x200003c4
 80032d0:	08004c78 	.word	0x08004c78
 80032d4:	08004c8c 	.word	0x08004c8c
 80032d8:	200003d5 	.word	0x200003d5
 80032dc:	200003e6 	.word	0x200003e6
 80032e0:	08004ca0 	.word	0x08004ca0
 80032e4:	08004cb0 	.word	0x08004cb0
 80032e8:	08004cc4 	.word	0x08004cc4

080032ec <serial_task>:

	}
}

// Tarea de serial.
void serial_task(void){
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b086      	sub	sp, #24
 80032f0:	af02      	add	r7, sp, #8
	/*	Funcion serial_task()
	 * 	Se encarga de manejar los paquetes que van ingresando al MCU.
	 * 	Llama a las distintas funciones que se encargan de ejecutar cada comando.
	 */
	char msj[16] = "";
 80032f2:	2300      	movs	r3, #0
 80032f4:	603b      	str	r3, [r7, #0]
 80032f6:	1d3b      	adds	r3, r7, #4
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	605a      	str	r2, [r3, #4]
 80032fe:	609a      	str	r2, [r3, #8]

	if(serial.flag.fin_paquete){
 8003300:	4b99      	ldr	r3, [pc, #612]	; (8003568 <serial_task+0x27c>)
 8003302:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8003306:	f003 0320 	and.w	r3, r3, #32
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 80d0 	beq.w	80034b2 <serial_task+0x1c6>
		if(!strcmp(serial.comando,"STR") && sistema.flag.conexion_serial){
 8003312:	4996      	ldr	r1, [pc, #600]	; (800356c <serial_task+0x280>)
 8003314:	4896      	ldr	r0, [pc, #600]	; (8003570 <serial_task+0x284>)
 8003316:	f7fc ff57 	bl	80001c8 <strcmp>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d112      	bne.n	8003346 <serial_task+0x5a>
 8003320:	4b94      	ldr	r3, [pc, #592]	; (8003574 <serial_task+0x288>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00b      	beq.n	8003346 <serial_task+0x5a>
			GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 800332e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003332:	4891      	ldr	r0, [pc, #580]	; (8003578 <serial_task+0x28c>)
 8003334:	f7fd ff00 	bl	8001138 <GPIO_ToggleBits>
			GPIO_ToggleBits(GPIOC,GPIO_Pin_4 |GPIO_Pin_5);
 8003338:	2130      	movs	r1, #48	; 0x30
 800333a:	4890      	ldr	r0, [pc, #576]	; (800357c <serial_task+0x290>)
 800333c:	f7fd fefc 	bl	8001138 <GPIO_ToggleBits>
			enviar_comando(":OKK,-,-!");
 8003340:	488f      	ldr	r0, [pc, #572]	; (8003580 <serial_task+0x294>)
 8003342:	f000 f949 	bl	80035d8 <enviar_comando>
		}
		if(!strcmp(serial.comando,"ATR") && sistema.flag.conexion_serial){
 8003346:	498f      	ldr	r1, [pc, #572]	; (8003584 <serial_task+0x298>)
 8003348:	4889      	ldr	r0, [pc, #548]	; (8003570 <serial_task+0x284>)
 800334a:	f7fc ff3d 	bl	80001c8 <strcmp>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d10f      	bne.n	8003374 <serial_task+0x88>
 8003354:	4b87      	ldr	r3, [pc, #540]	; (8003574 <serial_task+0x288>)
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b00      	cmp	r3, #0
 8003360:	d008      	beq.n	8003374 <serial_task+0x88>
			enviar_comando(":OKK,-,-!");
 8003362:	4887      	ldr	r0, [pc, #540]	; (8003580 <serial_task+0x294>)
 8003364:	f000 f938 	bl	80035d8 <enviar_comando>
			enviar_comando("\nDHT: ");
 8003368:	4887      	ldr	r0, [pc, #540]	; (8003588 <serial_task+0x29c>)
 800336a:	f000 f935 	bl	80035d8 <enviar_comando>
			enviar_comando(dht_interior.temperatura_string);
 800336e:	4887      	ldr	r0, [pc, #540]	; (800358c <serial_task+0x2a0>)
 8003370:	f000 f932 	bl	80035d8 <enviar_comando>
		}
		if(!strcmp(serial.comando,"SKR") && sistema.flag.conexion_serial){
 8003374:	4986      	ldr	r1, [pc, #536]	; (8003590 <serial_task+0x2a4>)
 8003376:	487e      	ldr	r0, [pc, #504]	; (8003570 <serial_task+0x284>)
 8003378:	f7fc ff26 	bl	80001c8 <strcmp>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d10e      	bne.n	80033a0 <serial_task+0xb4>
 8003382:	4b7c      	ldr	r3, [pc, #496]	; (8003574 <serial_task+0x288>)
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b00      	cmp	r3, #0
 800338e:	d007      	beq.n	80033a0 <serial_task+0xb4>
			GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 8003390:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003394:	4878      	ldr	r0, [pc, #480]	; (8003578 <serial_task+0x28c>)
 8003396:	f7fd fecf 	bl	8001138 <GPIO_ToggleBits>
			enviar_comando(":OKK,-,-!");
 800339a:	4879      	ldr	r0, [pc, #484]	; (8003580 <serial_task+0x294>)
 800339c:	f000 f91c 	bl	80035d8 <enviar_comando>
		}
		if(!strcmp(serial.comando,"INI") && !sistema.flag.conexion_serial){
 80033a0:	497c      	ldr	r1, [pc, #496]	; (8003594 <serial_task+0x2a8>)
 80033a2:	4873      	ldr	r0, [pc, #460]	; (8003570 <serial_task+0x284>)
 80033a4:	f7fc ff10 	bl	80001c8 <strcmp>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10e      	bne.n	80033cc <serial_task+0xe0>
 80033ae:	4b71      	ldr	r3, [pc, #452]	; (8003574 <serial_task+0x288>)
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d107      	bne.n	80033cc <serial_task+0xe0>
			sistema.flag.conexion_serial = 1;
 80033bc:	4a6d      	ldr	r2, [pc, #436]	; (8003574 <serial_task+0x288>)
 80033be:	7813      	ldrb	r3, [r2, #0]
 80033c0:	f043 0301 	orr.w	r3, r3, #1
 80033c4:	7013      	strb	r3, [r2, #0]
			enviar_comando(":OKK,-,-!");
 80033c6:	486e      	ldr	r0, [pc, #440]	; (8003580 <serial_task+0x294>)
 80033c8:	f000 f906 	bl	80035d8 <enviar_comando>
		}
		if(!strcmp(serial.comando,"STP") && sistema.flag.conexion_serial){
 80033cc:	4972      	ldr	r1, [pc, #456]	; (8003598 <serial_task+0x2ac>)
 80033ce:	4868      	ldr	r0, [pc, #416]	; (8003570 <serial_task+0x284>)
 80033d0:	f7fc fefa 	bl	80001c8 <strcmp>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d11a      	bne.n	8003410 <serial_task+0x124>
 80033da:	4b66      	ldr	r3, [pc, #408]	; (8003574 <serial_task+0x288>)
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d013      	beq.n	8003410 <serial_task+0x124>
			sistema.flag.conexion_serial = 0;
 80033e8:	4a62      	ldr	r2, [pc, #392]	; (8003574 <serial_task+0x288>)
 80033ea:	7813      	ldrb	r3, [r2, #0]
 80033ec:	f36f 0300 	bfc	r3, #0, #1
 80033f0:	7013      	strb	r3, [r2, #0]
			sistema.flag.modo_monitor_serial = 0;
 80033f2:	4a60      	ldr	r2, [pc, #384]	; (8003574 <serial_task+0x288>)
 80033f4:	7813      	ldrb	r3, [r2, #0]
 80033f6:	f36f 0341 	bfc	r3, #1, #1
 80033fa:	7013      	strb	r3, [r2, #0]
			serial.flag.mostrar_valores = 0;
 80033fc:	4a5a      	ldr	r2, [pc, #360]	; (8003568 <serial_task+0x27c>)
 80033fe:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8003402:	f36f 1386 	bfc	r3, #6, #1
 8003406:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			enviar_comando(":OKK,-,-!");
 800340a:	485d      	ldr	r0, [pc, #372]	; (8003580 <serial_task+0x294>)
 800340c:	f000 f8e4 	bl	80035d8 <enviar_comando>
		}
		if(!strcmp(serial.comando,"LED") && sistema.flag.conexion_serial){
 8003410:	4962      	ldr	r1, [pc, #392]	; (800359c <serial_task+0x2b0>)
 8003412:	4857      	ldr	r0, [pc, #348]	; (8003570 <serial_task+0x284>)
 8003414:	f7fc fed8 	bl	80001c8 <strcmp>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10f      	bne.n	800343e <serial_task+0x152>
 800341e:	4b55      	ldr	r3, [pc, #340]	; (8003574 <serial_task+0x288>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d008      	beq.n	800343e <serial_task+0x152>
			contador_led = atoi(serial.datos);
 800342c:	485c      	ldr	r0, [pc, #368]	; (80035a0 <serial_task+0x2b4>)
 800342e:	f001 faff 	bl	8004a30 <atoi>
 8003432:	4602      	mov	r2, r0
 8003434:	4b5b      	ldr	r3, [pc, #364]	; (80035a4 <serial_task+0x2b8>)
 8003436:	601a      	str	r2, [r3, #0]
			enviar_comando(":OKK,-,-!");
 8003438:	4851      	ldr	r0, [pc, #324]	; (8003580 <serial_task+0x294>)
 800343a:	f000 f8cd 	bl	80035d8 <enviar_comando>
		}
		if(!strcmp(serial.comando,"MON") && !strcmp(serial.datos,"ON") && sistema.flag.conexion_serial){
 800343e:	495a      	ldr	r1, [pc, #360]	; (80035a8 <serial_task+0x2bc>)
 8003440:	484b      	ldr	r0, [pc, #300]	; (8003570 <serial_task+0x284>)
 8003442:	f7fc fec1 	bl	80001c8 <strcmp>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d115      	bne.n	8003478 <serial_task+0x18c>
 800344c:	4957      	ldr	r1, [pc, #348]	; (80035ac <serial_task+0x2c0>)
 800344e:	4854      	ldr	r0, [pc, #336]	; (80035a0 <serial_task+0x2b4>)
 8003450:	f7fc feba 	bl	80001c8 <strcmp>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10e      	bne.n	8003478 <serial_task+0x18c>
 800345a:	4b46      	ldr	r3, [pc, #280]	; (8003574 <serial_task+0x288>)
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b00      	cmp	r3, #0
 8003466:	d007      	beq.n	8003478 <serial_task+0x18c>
			sistema.flag.modo_monitor_serial = 1;
 8003468:	4a42      	ldr	r2, [pc, #264]	; (8003574 <serial_task+0x288>)
 800346a:	7813      	ldrb	r3, [r2, #0]
 800346c:	f043 0302 	orr.w	r3, r3, #2
 8003470:	7013      	strb	r3, [r2, #0]
			enviar_comando(":OKK,-,-!");
 8003472:	4843      	ldr	r0, [pc, #268]	; (8003580 <serial_task+0x294>)
 8003474:	f000 f8b0 	bl	80035d8 <enviar_comando>
		}
		if(!strcmp(serial.comando,"MON") && !strcmp(serial.datos,"OFF") && sistema.flag.conexion_serial){
 8003478:	494b      	ldr	r1, [pc, #300]	; (80035a8 <serial_task+0x2bc>)
 800347a:	483d      	ldr	r0, [pc, #244]	; (8003570 <serial_task+0x284>)
 800347c:	f7fc fea4 	bl	80001c8 <strcmp>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d115      	bne.n	80034b2 <serial_task+0x1c6>
 8003486:	494a      	ldr	r1, [pc, #296]	; (80035b0 <serial_task+0x2c4>)
 8003488:	4845      	ldr	r0, [pc, #276]	; (80035a0 <serial_task+0x2b4>)
 800348a:	f7fc fe9d 	bl	80001c8 <strcmp>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10e      	bne.n	80034b2 <serial_task+0x1c6>
 8003494:	4b37      	ldr	r3, [pc, #220]	; (8003574 <serial_task+0x288>)
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	b2db      	uxtb	r3, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d007      	beq.n	80034b2 <serial_task+0x1c6>
			sistema.flag.modo_monitor_serial = 0;
 80034a2:	4a34      	ldr	r2, [pc, #208]	; (8003574 <serial_task+0x288>)
 80034a4:	7813      	ldrb	r3, [r2, #0]
 80034a6:	f36f 0341 	bfc	r3, #1, #1
 80034aa:	7013      	strb	r3, [r2, #0]
			enviar_comando(":OKK,-,-!");
 80034ac:	4834      	ldr	r0, [pc, #208]	; (8003580 <serial_task+0x294>)
 80034ae:	f000 f893 	bl	80035d8 <enviar_comando>
		}
	}
	serial.flag.fin_paquete = 0;
 80034b2:	4a2d      	ldr	r2, [pc, #180]	; (8003568 <serial_task+0x27c>)
 80034b4:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80034b8:	f36f 1345 	bfc	r3, #5, #1
 80034bc:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c

	if(sistema.flag.modo_monitor_serial && serial.flag.mostrar_valores){ // Si se esta en modo monitor se muestra el valor cada vez q se
 80034c0:	4b2c      	ldr	r3, [pc, #176]	; (8003574 <serial_task+0x288>)
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d048      	beq.n	8003560 <serial_task+0x274>
 80034ce:	4b26      	ldr	r3, [pc, #152]	; (8003568 <serial_task+0x27c>)
 80034d0:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80034d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d040      	beq.n	8003560 <serial_task+0x274>
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN); // Se obtiene la hora actual.
 80034de:	2100      	movs	r1, #0
 80034e0:	4834      	ldr	r0, [pc, #208]	; (80035b4 <serial_task+0x2c8>)
 80034e2:	f000 fc39 	bl	8003d58 <TM_RTC_GetDateTime>
		sprintf(msj,"%d:%d:%d",datatime.hours,datatime.minutes,datatime.seconds);
 80034e6:	4b33      	ldr	r3, [pc, #204]	; (80035b4 <serial_task+0x2c8>)
 80034e8:	795b      	ldrb	r3, [r3, #5]
 80034ea:	461a      	mov	r2, r3
 80034ec:	4b31      	ldr	r3, [pc, #196]	; (80035b4 <serial_task+0x2c8>)
 80034ee:	791b      	ldrb	r3, [r3, #4]
 80034f0:	4619      	mov	r1, r3
 80034f2:	4b30      	ldr	r3, [pc, #192]	; (80035b4 <serial_task+0x2c8>)
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	4638      	mov	r0, r7
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	460b      	mov	r3, r1
 80034fc:	492e      	ldr	r1, [pc, #184]	; (80035b8 <serial_task+0x2cc>)
 80034fe:	f001 fa81 	bl	8004a04 <siprintf>
		enviar_comando(msj);
 8003502:	463b      	mov	r3, r7
 8003504:	4618      	mov	r0, r3
 8003506:	f000 f867 	bl	80035d8 <enviar_comando>
		enviar_comando(" DHTI: ");										//	vence el contador.
 800350a:	482c      	ldr	r0, [pc, #176]	; (80035bc <serial_task+0x2d0>)
 800350c:	f000 f864 	bl	80035d8 <enviar_comando>
		enviar_comando(dht_interior.temperatura_string);
 8003510:	481e      	ldr	r0, [pc, #120]	; (800358c <serial_task+0x2a0>)
 8003512:	f000 f861 	bl	80035d8 <enviar_comando>
		enviar_comando(" DHTE: ");										//	vence el contador.
 8003516:	482a      	ldr	r0, [pc, #168]	; (80035c0 <serial_task+0x2d4>)
 8003518:	f000 f85e 	bl	80035d8 <enviar_comando>
		enviar_comando(dht_exterior.temperatura_string);
 800351c:	4829      	ldr	r0, [pc, #164]	; (80035c4 <serial_task+0x2d8>)
 800351e:	f000 f85b 	bl	80035d8 <enviar_comando>
		sprintf(msj," LDR: %d", ldr.adc_cuentas);
 8003522:	4b29      	ldr	r3, [pc, #164]	; (80035c8 <serial_task+0x2dc>)
 8003524:	889b      	ldrh	r3, [r3, #4]
 8003526:	461a      	mov	r2, r3
 8003528:	463b      	mov	r3, r7
 800352a:	4928      	ldr	r1, [pc, #160]	; (80035cc <serial_task+0x2e0>)
 800352c:	4618      	mov	r0, r3
 800352e:	f001 fa69 	bl	8004a04 <siprintf>
		enviar_comando(msj);
 8003532:	463b      	mov	r3, r7
 8003534:	4618      	mov	r0, r3
 8003536:	f000 f84f 	bl	80035d8 <enviar_comando>
		sprintf(msj," YL-69: %d\r\n", yl.adc_cuentas);
 800353a:	4b25      	ldr	r3, [pc, #148]	; (80035d0 <serial_task+0x2e4>)
 800353c:	889b      	ldrh	r3, [r3, #4]
 800353e:	461a      	mov	r2, r3
 8003540:	463b      	mov	r3, r7
 8003542:	4924      	ldr	r1, [pc, #144]	; (80035d4 <serial_task+0x2e8>)
 8003544:	4618      	mov	r0, r3
 8003546:	f001 fa5d 	bl	8004a04 <siprintf>
		enviar_comando(msj);
 800354a:	463b      	mov	r3, r7
 800354c:	4618      	mov	r0, r3
 800354e:	f000 f843 	bl	80035d8 <enviar_comando>
		serial.flag.mostrar_valores = 0;
 8003552:	4a05      	ldr	r2, [pc, #20]	; (8003568 <serial_task+0x27c>)
 8003554:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8003558:	f36f 1386 	bfc	r3, #6, #1
 800355c:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
	}
}
 8003560:	bf00      	nop
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	200002bc 	.word	0x200002bc
 800356c:	08004cd8 	.word	0x08004cd8
 8003570:	200003c4 	.word	0x200003c4
 8003574:	200004ec 	.word	0x200004ec
 8003578:	40020c00 	.word	0x40020c00
 800357c:	40020800 	.word	0x40020800
 8003580:	08004cdc 	.word	0x08004cdc
 8003584:	08004ce8 	.word	0x08004ce8
 8003588:	08004cec 	.word	0x08004cec
 800358c:	200005e2 	.word	0x200005e2
 8003590:	08004cf4 	.word	0x08004cf4
 8003594:	08004cf8 	.word	0x08004cf8
 8003598:	08004cfc 	.word	0x08004cfc
 800359c:	08004d00 	.word	0x08004d00
 80035a0:	200003e6 	.word	0x200003e6
 80035a4:	20000010 	.word	0x20000010
 80035a8:	08004d04 	.word	0x08004d04
 80035ac:	08004d08 	.word	0x08004d08
 80035b0:	08004d0c 	.word	0x08004d0c
 80035b4:	20000578 	.word	0x20000578
 80035b8:	08004d10 	.word	0x08004d10
 80035bc:	08004d1c 	.word	0x08004d1c
 80035c0:	08004d24 	.word	0x08004d24
 80035c4:	2000059a 	.word	0x2000059a
 80035c8:	200005c0 	.word	0x200005c0
 80035cc:	08004d2c 	.word	0x08004d2c
 80035d0:	20000610 	.word	0x20000610
 80035d4:	08004d38 	.word	0x08004d38

080035d8 <enviar_comando>:
	else
		cultivo.flag.control_activo = 0;
}

// Codigo para USART.
void enviar_comando(char *cmd){
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
	/*	Funcion enviar_comando
	 * Envia una cadena a traves del USART3
	 */
	uint16_t n = strlen(cmd);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f7fc fdfb 	bl	80001dc <strlen>
 80035e6:	4603      	mov	r3, r0
 80035e8:	81bb      	strh	r3, [r7, #12]
	uint16_t i;
	for(i=0;i<n;i++){
 80035ea:	2300      	movs	r3, #0
 80035ec:	81fb      	strh	r3, [r7, #14]
 80035ee:	e013      	b.n	8003618 <enviar_comando+0x40>
		USART_SendData(USART3, cmd[i]); // Se envia el dato que ingreso.
 80035f0:	89fb      	ldrh	r3, [r7, #14]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	4413      	add	r3, r2
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	4619      	mov	r1, r3
 80035fc:	480a      	ldr	r0, [pc, #40]	; (8003628 <enviar_comando+0x50>)
 80035fe:	f7fe fd95 	bl	800212c <USART_SendData>
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC) == RESET); // Se espera a que termine de enviar (NOTAR QUE DICE FLAG).
 8003602:	bf00      	nop
 8003604:	2140      	movs	r1, #64	; 0x40
 8003606:	4808      	ldr	r0, [pc, #32]	; (8003628 <enviar_comando+0x50>)
 8003608:	f7fe fdfa 	bl	8002200 <USART_GetFlagStatus>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d0f8      	beq.n	8003604 <enviar_comando+0x2c>
	for(i=0;i<n;i++){
 8003612:	89fb      	ldrh	r3, [r7, #14]
 8003614:	3301      	adds	r3, #1
 8003616:	81fb      	strh	r3, [r7, #14]
 8003618:	89fa      	ldrh	r2, [r7, #14]
 800361a:	89bb      	ldrh	r3, [r7, #12]
 800361c:	429a      	cmp	r2, r3
 800361e:	d3e7      	bcc.n	80035f0 <enviar_comando+0x18>
	}
}
 8003620:	bf00      	nop
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	40004800 	.word	0x40004800

0800362c <USART3_Config>:
static void USART3_Config(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b088      	sub	sp, #32
 8003630:	af00      	add	r7, sp, #0
	 */
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	/* USART IOs configuration ***********************************/
	/* Enable GPIOC clock */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8003632:	2101      	movs	r1, #1
 8003634:	2008      	movs	r0, #8
 8003636:	f7fd ff03 	bl	8001440 <RCC_AHB1PeriphClockCmd>
	/* Connect PC10 to USART3_Tx */
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_USART3);
 800363a:	2207      	movs	r2, #7
 800363c:	2108      	movs	r1, #8
 800363e:	4825      	ldr	r0, [pc, #148]	; (80036d4 <USART3_Config+0xa8>)
 8003640:	f7fd fd8c 	bl	800115c <GPIO_PinAFConfig>
	/* Connect PC11 to USART3_Rx*/
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_USART3);
 8003644:	2207      	movs	r2, #7
 8003646:	2109      	movs	r1, #9
 8003648:	4822      	ldr	r0, [pc, #136]	; (80036d4 <USART3_Config+0xa8>)
 800364a:	f7fd fd87 	bl	800115c <GPIO_PinAFConfig>
	/* Configure USART3_Tx and USART3_Rx as alternate function */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 800364e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003652:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8003654:	2302      	movs	r3, #2
 8003656:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz; // estaba en 50MHz
 8003658:	2303      	movs	r3, #3
 800365a:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800365c:	2300      	movs	r3, #0
 800365e:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003660:	2301      	movs	r3, #1
 8003662:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003664:	f107 0318 	add.w	r3, r7, #24
 8003668:	4619      	mov	r1, r3
 800366a:	481a      	ldr	r0, [pc, #104]	; (80036d4 <USART3_Config+0xa8>)
 800366c:	f7fd fc6c 	bl	8000f48 <GPIO_Init>
- No parity
- Hardware flow control disabled (RTS and CTS signals)
- Receive and transmit enabled
	 */
	/* Enable USART3 clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8003670:	2101      	movs	r1, #1
 8003672:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003676:	f7fd ff03 	bl	8001480 <RCC_APB1PeriphClockCmd>
	USART_InitStructure.USART_BaudRate = 9600;
 800367a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800367e:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003680:	2300      	movs	r3, #0
 8003682:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003684:	2300      	movs	r3, #0
 8003686:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8003688:	2300      	movs	r3, #0
 800368a:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800368c:	2300      	movs	r3, #0
 800368e:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003690:	230c      	movs	r3, #12
 8003692:	827b      	strh	r3, [r7, #18]
	USART_Init(USART3, &USART_InitStructure);
 8003694:	f107 0308 	add.w	r3, r7, #8
 8003698:	4619      	mov	r1, r3
 800369a:	480f      	ldr	r0, [pc, #60]	; (80036d8 <USART3_Config+0xac>)
 800369c:	f7fe fc6c 	bl	8001f78 <USART_Init>
	/* Enable USART3 */
	USART_Cmd(USART3, ENABLE);
 80036a0:	2101      	movs	r1, #1
 80036a2:	480d      	ldr	r0, [pc, #52]	; (80036d8 <USART3_Config+0xac>)
 80036a4:	f7fe fd22 	bl	80020ec <USART_Cmd>

	//USART1 is more important than USART2, so it has lower sub priority number
	NVIC_InitTypeDef NVIC_InitStruct;

	NVIC_InitStruct.NVIC_IRQChannel = USART3_IRQn;
 80036a8:	2327      	movs	r3, #39	; 0x27
 80036aa:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80036ac:	2301      	movs	r3, #1
 80036ae:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 10;
 80036b0:	230a      	movs	r3, #10
 80036b2:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 80036b4:	2300      	movs	r3, #0
 80036b6:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 80036b8:	1d3b      	adds	r3, r7, #4
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fd f980 	bl	80009c0 <NVIC_Init>

	USART_ITConfig(USART3, USART_IT_RXNE, ENABLE); // Se habilitan las interrupciones cuando se recibe un dato.
 80036c0:	2201      	movs	r2, #1
 80036c2:	f240 5125 	movw	r1, #1317	; 0x525
 80036c6:	4804      	ldr	r0, [pc, #16]	; (80036d8 <USART3_Config+0xac>)
 80036c8:	f7fe fd52 	bl	8002170 <USART_ITConfig>
}
 80036cc:	bf00      	nop
 80036ce:	3720      	adds	r7, #32
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40020c00 	.word	0x40020c00
 80036d8:	40004800 	.word	0x40004800

080036dc <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0
	 * 	Se encarga de recibir los paquetes a traves del puerto serie.
	 * 	Se asegura que cada paquete tenga su formato correcto. Se esperan caracteres hasta 100ms,
	 * 	despues de este tiempo se toma como un fallo de recepcion.
	 */

	if (USART_GetITStatus(USART3, USART_IT_RXNE)) { // Se limpia la bandera de interrupcion (NOTAR QUE DICE IT)
 80036e0:	f240 5125 	movw	r1, #1317	; 0x525
 80036e4:	48ab      	ldr	r0, [pc, #684]	; (8003994 <USART3_IRQHandler+0x2b8>)
 80036e6:	f7fe fda7 	bl	8002238 <USART_GetITStatus>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f000 814e 	beq.w	800398e <USART3_IRQHandler+0x2b2>

		serial.aux = USART_ReceiveData(USART3); // Copia el utlimo dato que ingreso.
 80036f2:	48a8      	ldr	r0, [pc, #672]	; (8003994 <USART3_IRQHandler+0x2b8>)
 80036f4:	f7fe fd2c 	bl	8002150 <USART_ReceiveData>
 80036f8:	4603      	mov	r3, r0
 80036fa:	461a      	mov	r2, r3
 80036fc:	4ba6      	ldr	r3, [pc, #664]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80036fe:	801a      	strh	r2, [r3, #0]

		if(serial.aux == ':' && !serial.flag.comienzo_paquete){ // Se guarda un paquete si comienza un mensaje con :
 8003700:	4ba5      	ldr	r3, [pc, #660]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003702:	881b      	ldrh	r3, [r3, #0]
 8003704:	2b3a      	cmp	r3, #58	; 0x3a
 8003706:	d12f      	bne.n	8003768 <USART3_IRQHandler+0x8c>
 8003708:	4ba3      	ldr	r3, [pc, #652]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800370a:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 800370e:	f003 0310 	and.w	r3, r3, #16
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	d127      	bne.n	8003768 <USART3_IRQHandler+0x8c>
			serial.timeout = 100; // Se setea el tiempo maximo de espera.
 8003718:	4b9f      	ldr	r3, [pc, #636]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800371a:	2264      	movs	r2, #100	; 0x64
 800371c:	805a      	strh	r2, [r3, #2]
			serial.contador = 0; // Se reinicia el contador.
 800371e:	4b9e      	ldr	r3, [pc, #632]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003720:	2200      	movs	r2, #0
 8003722:	711a      	strb	r2, [r3, #4]
			serial.flag.comienzo_paquete = 1; // Se informa el comienzo del paquete.
 8003724:	4a9c      	ldr	r2, [pc, #624]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003726:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 800372a:	f043 0310 	orr.w	r3, r3, #16
 800372e:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			serial.flag.fin_paquete = 0; // Se limpia la bandera de fin de paquete.
 8003732:	4a99      	ldr	r2, [pc, #612]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003734:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8003738:	f36f 1345 	bfc	r3, #5, #1
 800373c:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			strcpy(serial.buffer,""); // Limpia la string.
 8003740:	4b96      	ldr	r3, [pc, #600]	; (800399c <USART3_IRQHandler+0x2c0>)
 8003742:	781a      	ldrb	r2, [r3, #0]
 8003744:	4b94      	ldr	r3, [pc, #592]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003746:	721a      	strb	r2, [r3, #8]
			strcpy(serial.cant_bytes,""); // Limpia la string.
 8003748:	4b94      	ldr	r3, [pc, #592]	; (800399c <USART3_IRQHandler+0x2c0>)
 800374a:	781a      	ldrb	r2, [r3, #0]
 800374c:	4b92      	ldr	r3, [pc, #584]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800374e:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
			strcpy(serial.comando,""); // Limpia la string.
 8003752:	4b92      	ldr	r3, [pc, #584]	; (800399c <USART3_IRQHandler+0x2c0>)
 8003754:	781a      	ldrb	r2, [r3, #0]
 8003756:	4b90      	ldr	r3, [pc, #576]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003758:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
			strcpy(serial.datos,""); // Limpia la string.
 800375c:	4b8f      	ldr	r3, [pc, #572]	; (800399c <USART3_IRQHandler+0x2c0>)
 800375e:	781a      	ldrb	r2, [r3, #0]
 8003760:	4b8d      	ldr	r3, [pc, #564]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003762:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8003766:	e10d      	b.n	8003984 <USART3_IRQHandler+0x2a8>
		}
		else if((serial.aux == '!' && serial.flag.comienzo_paquete) || serial.contador == 256){ // Se termina paquete con !
 8003768:	4b8b      	ldr	r3, [pc, #556]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800376a:	881b      	ldrh	r3, [r3, #0]
 800376c:	2b21      	cmp	r3, #33	; 0x21
 800376e:	f040 8081 	bne.w	8003874 <USART3_IRQHandler+0x198>
 8003772:	4b89      	ldr	r3, [pc, #548]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003774:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8003778:	f003 0310 	and.w	r3, r3, #16
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d078      	beq.n	8003874 <USART3_IRQHandler+0x198>

			if(!serial.flag.fin_comando || !serial.flag.fin_cantbytes ){
 8003782:	4b85      	ldr	r3, [pc, #532]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003784:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	d007      	beq.n	80037a2 <USART3_IRQHandler+0xc6>
 8003792:	4b81      	ldr	r3, [pc, #516]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003794:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d12c      	bne.n	80037fc <USART3_IRQHandler+0x120>
				enviar_comando(":ERR,10,BAD_FORMAT!");
 80037a2:	487f      	ldr	r0, [pc, #508]	; (80039a0 <USART3_IRQHandler+0x2c4>)
 80037a4:	f7ff ff18 	bl	80035d8 <enviar_comando>
				serial.contador = 0; // Se reinica el contador.
 80037a8:	4b7b      	ldr	r3, [pc, #492]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	711a      	strb	r2, [r3, #4]
				serial.flag.comienzo_paquete = 0; // Se reinicia la bandera.
 80037ae:	4a7a      	ldr	r2, [pc, #488]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80037b0:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80037b4:	f36f 1304 	bfc	r3, #4, #1
 80037b8:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_comando = 0; // Se reinicia la bandera.
 80037bc:	4a76      	ldr	r2, [pc, #472]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80037be:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80037c2:	f36f 0300 	bfc	r3, #0, #1
 80037c6:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_cantbytes = 0; // Se reinicia la bandera.
 80037ca:	4a73      	ldr	r2, [pc, #460]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80037cc:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80037d0:	f36f 0341 	bfc	r3, #1, #1
 80037d4:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_datos = 0; // Se reinicia la bandera.
 80037d8:	4a6f      	ldr	r2, [pc, #444]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80037da:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80037de:	f36f 0382 	bfc	r3, #2, #1
 80037e2:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_paquete = 0; // Se informa el paquete disponible.
 80037e6:	4a6c      	ldr	r2, [pc, #432]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80037e8:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80037ec:	f36f 1345 	bfc	r3, #5, #1
 80037f0:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.timeout = 0; // Se detiene el contador de tiempo de espera.
 80037f4:	4b68      	ldr	r3, [pc, #416]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	805a      	strh	r2, [r3, #2]
			if(!serial.flag.fin_comando || !serial.flag.fin_cantbytes ){
 80037fa:	e0c3      	b.n	8003984 <USART3_IRQHandler+0x2a8>
			}
			else{
				strncpy(serial.datos,serial.buffer,256); // Se guardan los datos recibidos.
 80037fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003800:	4968      	ldr	r1, [pc, #416]	; (80039a4 <USART3_IRQHandler+0x2c8>)
 8003802:	4869      	ldr	r0, [pc, #420]	; (80039a8 <USART3_IRQHandler+0x2cc>)
 8003804:	f001 f944 	bl	8004a90 <strncpy>
				strncpy(serial.buffer,"",17); // Se limpia el buffer.
 8003808:	2211      	movs	r2, #17
 800380a:	4964      	ldr	r1, [pc, #400]	; (800399c <USART3_IRQHandler+0x2c0>)
 800380c:	4865      	ldr	r0, [pc, #404]	; (80039a4 <USART3_IRQHandler+0x2c8>)
 800380e:	f001 f93f 	bl	8004a90 <strncpy>
				serial.flag.fin_datos = 1; // Se informa que los datos estan disponibles.
 8003812:	4a61      	ldr	r2, [pc, #388]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003814:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8003818:	f043 0304 	orr.w	r3, r3, #4
 800381c:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.contador = 0; // Se reinica el contador.
 8003820:	4b5d      	ldr	r3, [pc, #372]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003822:	2200      	movs	r2, #0
 8003824:	711a      	strb	r2, [r3, #4]
				serial.flag.comienzo_paquete = 0; // Se reinicia la bandera.
 8003826:	4a5c      	ldr	r2, [pc, #368]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003828:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 800382c:	f36f 1304 	bfc	r3, #4, #1
 8003830:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_comando = 0; // Se reinicia la bandera.
 8003834:	4a58      	ldr	r2, [pc, #352]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003836:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 800383a:	f36f 0300 	bfc	r3, #0, #1
 800383e:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_cantbytes = 0; // Se reinicia la bandera.
 8003842:	4a55      	ldr	r2, [pc, #340]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003844:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8003848:	f36f 0341 	bfc	r3, #1, #1
 800384c:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_datos = 0; // Se reinicia la bandera.
 8003850:	4a51      	ldr	r2, [pc, #324]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003852:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8003856:	f36f 0382 	bfc	r3, #2, #1
 800385a:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_paquete = 1; // Se informa el paquete disponible.
 800385e:	4a4e      	ldr	r2, [pc, #312]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003860:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8003864:	f043 0320 	orr.w	r3, r3, #32
 8003868:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.timeout = 0; // Se detiene el contador de tiempo de espera.
 800386c:	4b4a      	ldr	r3, [pc, #296]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800386e:	2200      	movs	r2, #0
 8003870:	805a      	strh	r2, [r3, #2]
			if(!serial.flag.fin_comando || !serial.flag.fin_cantbytes ){
 8003872:	e087      	b.n	8003984 <USART3_IRQHandler+0x2a8>
			}
		}
		else if((serial.aux == ',' ) && serial.flag.comienzo_paquete){ // Se detecta el fin de campo.
 8003874:	4b48      	ldr	r3, [pc, #288]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003876:	881b      	ldrh	r3, [r3, #0]
 8003878:	2b2c      	cmp	r3, #44	; 0x2c
 800387a:	d161      	bne.n	8003940 <USART3_IRQHandler+0x264>
 800387c:	4b46      	ldr	r3, [pc, #280]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800387e:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8003882:	f003 0310 	and.w	r3, r3, #16
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	d059      	beq.n	8003940 <USART3_IRQHandler+0x264>
			serial.timeout = 100; // Se setea el tiempo maximo de espera.
 800388c:	4b42      	ldr	r3, [pc, #264]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800388e:	2264      	movs	r2, #100	; 0x64
 8003890:	805a      	strh	r2, [r3, #2]
			if(!serial.flag.fin_comando && !serial.flag.fin_cantbytes && !serial.flag.fin_datos){ // Se detecta si es la parte de comando.
 8003892:	4b41      	ldr	r3, [pc, #260]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003894:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d121      	bne.n	80038e6 <USART3_IRQHandler+0x20a>
 80038a2:	4b3d      	ldr	r3, [pc, #244]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80038a4:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d119      	bne.n	80038e6 <USART3_IRQHandler+0x20a>
 80038b2:	4b39      	ldr	r3, [pc, #228]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80038b4:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80038b8:	f003 0304 	and.w	r3, r3, #4
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d111      	bne.n	80038e6 <USART3_IRQHandler+0x20a>
				strncpy(serial.comando,serial.buffer,17); // Se guarda el comando.
 80038c2:	2211      	movs	r2, #17
 80038c4:	4937      	ldr	r1, [pc, #220]	; (80039a4 <USART3_IRQHandler+0x2c8>)
 80038c6:	4839      	ldr	r0, [pc, #228]	; (80039ac <USART3_IRQHandler+0x2d0>)
 80038c8:	f001 f8e2 	bl	8004a90 <strncpy>
				strncpy(serial.buffer,"",17); // Se limpia el buffer.
 80038cc:	2211      	movs	r2, #17
 80038ce:	4933      	ldr	r1, [pc, #204]	; (800399c <USART3_IRQHandler+0x2c0>)
 80038d0:	4834      	ldr	r0, [pc, #208]	; (80039a4 <USART3_IRQHandler+0x2c8>)
 80038d2:	f001 f8dd 	bl	8004a90 <strncpy>
				serial.flag.fin_comando = 1; // Se informa la llegada del comando.
 80038d6:	4a30      	ldr	r2, [pc, #192]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80038d8:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80038dc:	f043 0301 	orr.w	r3, r3, #1
 80038e0:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
 80038e4:	e028      	b.n	8003938 <USART3_IRQHandler+0x25c>
			}
			else if(serial.flag.fin_comando && !serial.flag.fin_cantbytes && !serial.flag.fin_datos){ // Se detecta si es la parte de cantidad de bytes.
 80038e6:	4b2c      	ldr	r3, [pc, #176]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80038e8:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d020      	beq.n	8003938 <USART3_IRQHandler+0x25c>
 80038f6:	4b28      	ldr	r3, [pc, #160]	; (8003998 <USART3_IRQHandler+0x2bc>)
 80038f8:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d118      	bne.n	8003938 <USART3_IRQHandler+0x25c>
 8003906:	4b24      	ldr	r3, [pc, #144]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003908:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 800390c:	f003 0304 	and.w	r3, r3, #4
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d110      	bne.n	8003938 <USART3_IRQHandler+0x25c>
				strncpy(serial.cant_bytes,serial.buffer,17); // Se guarda la cantidad de bytes.
 8003916:	2211      	movs	r2, #17
 8003918:	4922      	ldr	r1, [pc, #136]	; (80039a4 <USART3_IRQHandler+0x2c8>)
 800391a:	4825      	ldr	r0, [pc, #148]	; (80039b0 <USART3_IRQHandler+0x2d4>)
 800391c:	f001 f8b8 	bl	8004a90 <strncpy>
				strncpy(serial.buffer,"",17); // Se limpia el buffer.
 8003920:	2211      	movs	r2, #17
 8003922:	491e      	ldr	r1, [pc, #120]	; (800399c <USART3_IRQHandler+0x2c0>)
 8003924:	481f      	ldr	r0, [pc, #124]	; (80039a4 <USART3_IRQHandler+0x2c8>)
 8003926:	f001 f8b3 	bl	8004a90 <strncpy>
				serial.flag.fin_cantbytes = 1;  // Se informa la llegada de la cantidad de bytes.
 800392a:	4a1b      	ldr	r2, [pc, #108]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800392c:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8003930:	f043 0302 	orr.w	r3, r3, #2
 8003934:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			}
			serial.contador = 0; // Se reinica el contador para guardar el proximo campo.
 8003938:	4b17      	ldr	r3, [pc, #92]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800393a:	2200      	movs	r2, #0
 800393c:	711a      	strb	r2, [r3, #4]
 800393e:	e021      	b.n	8003984 <USART3_IRQHandler+0x2a8>
		}
		else if((serial.aux != ':' && serial.aux != '!' ) && serial.flag.comienzo_paquete){ // Se agrega un caracter al buffer.
 8003940:	4b15      	ldr	r3, [pc, #84]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003942:	881b      	ldrh	r3, [r3, #0]
 8003944:	2b3a      	cmp	r3, #58	; 0x3a
 8003946:	d01d      	beq.n	8003984 <USART3_IRQHandler+0x2a8>
 8003948:	4b13      	ldr	r3, [pc, #76]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800394a:	881b      	ldrh	r3, [r3, #0]
 800394c:	2b21      	cmp	r3, #33	; 0x21
 800394e:	d019      	beq.n	8003984 <USART3_IRQHandler+0x2a8>
 8003950:	4b11      	ldr	r3, [pc, #68]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003952:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8003956:	f003 0310 	and.w	r3, r3, #16
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2b00      	cmp	r3, #0
 800395e:	d011      	beq.n	8003984 <USART3_IRQHandler+0x2a8>
			serial.timeout = 100; // Se setea el tiempo maximo de espera.
 8003960:	4b0d      	ldr	r3, [pc, #52]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003962:	2264      	movs	r2, #100	; 0x64
 8003964:	805a      	strh	r2, [r3, #2]
			serial.buffer[serial.contador] = serial.aux; // Se guarda el caracter.
 8003966:	4b0c      	ldr	r3, [pc, #48]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003968:	791b      	ldrb	r3, [r3, #4]
 800396a:	4619      	mov	r1, r3
 800396c:	4b0a      	ldr	r3, [pc, #40]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800396e:	881b      	ldrh	r3, [r3, #0]
 8003970:	b2da      	uxtb	r2, r3
 8003972:	4b09      	ldr	r3, [pc, #36]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003974:	440b      	add	r3, r1
 8003976:	721a      	strb	r2, [r3, #8]
			serial.contador++;
 8003978:	4b07      	ldr	r3, [pc, #28]	; (8003998 <USART3_IRQHandler+0x2bc>)
 800397a:	791b      	ldrb	r3, [r3, #4]
 800397c:	3301      	adds	r3, #1
 800397e:	b2da      	uxtb	r2, r3
 8003980:	4b05      	ldr	r3, [pc, #20]	; (8003998 <USART3_IRQHandler+0x2bc>)
 8003982:	711a      	strb	r2, [r3, #4]
		}

		//Clear interrupt flag
		USART_ClearITPendingBit(USART3, USART_IT_RXNE); // Se limpia la bandera de interrupcion (NOTAR QUE DICE IT)
 8003984:	f240 5125 	movw	r1, #1317	; 0x525
 8003988:	4802      	ldr	r0, [pc, #8]	; (8003994 <USART3_IRQHandler+0x2b8>)
 800398a:	f7fe fcb0 	bl	80022ee <USART_ClearITPendingBit>
	}
}
 800398e:	bf00      	nop
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40004800 	.word	0x40004800
 8003998:	200002bc 	.word	0x200002bc
 800399c:	08004d50 	.word	0x08004d50
 80039a0:	08004d54 	.word	0x08004d54
 80039a4:	200002c4 	.word	0x200002c4
 80039a8:	200003e6 	.word	0x200003e6
 80039ac:	200003c4 	.word	0x200003c4
 80039b0:	200003d5 	.word	0x200003d5

080039b4 <TM_RTC_Init>:
uint8_t TM_RTC_Months[2][12] = {
		{31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},	/* Not leap year */
		{31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}	/* Leap year */
};

uint32_t TM_RTC_Init(TM_RTC_ClockSource_t source) {
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b088      	sub	sp, #32
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	71fb      	strb	r3, [r7, #7]
	uint32_t status;
	uint8_t stat = 1;
 80039be:	2301      	movs	r3, #1
 80039c0:	77fb      	strb	r3, [r7, #31]
	TM_RTC_t datatime;

	/* Enable PWR peripheral clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 80039c2:	2101      	movs	r1, #1
 80039c4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80039c8:	f7fd fd5a 	bl	8001480 <RCC_APB1PeriphClockCmd>

	/* Allow access to BKP Domain */
	PWR_BackupAccessCmd(ENABLE);
 80039cc:	2001      	movs	r0, #1
 80039ce:	f7fd fc0f 	bl	80011f0 <PWR_BackupAccessCmd>

	/* Get RTC status */
	status = RTC_ReadBackupRegister(RTC_STATUS_REG);
 80039d2:	2013      	movs	r0, #19
 80039d4:	f7fe f902 	bl	8001bdc <RTC_ReadBackupRegister>
 80039d8:	61b8      	str	r0, [r7, #24]

	if (status == RTC_STATUS_TIME_OK) {
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	f244 3221 	movw	r2, #17185	; 0x4321
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d120      	bne.n	8003a26 <TM_RTC_Init+0x72>
		TM_RTC_Status = RTC_STATUS_TIME_OK;
 80039e4:	4b39      	ldr	r3, [pc, #228]	; (8003acc <TM_RTC_Init+0x118>)
 80039e6:	f244 3221 	movw	r2, #17185	; 0x4321
 80039ea:	601a      	str	r2, [r3, #0]

		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 80039ec:	79fb      	ldrb	r3, [r7, #7]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d102      	bne.n	80039f8 <TM_RTC_Init+0x44>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 80039f2:	2000      	movs	r0, #0
 80039f4:	f000 fa00 	bl	8003df8 <TM_RTC_Config>
		}

		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 80039f8:	2000      	movs	r0, #0
 80039fa:	f7fd fdf7 	bl	80015ec <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 80039fe:	f7fd fe59 	bl	80016b4 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8003a02:	2001      	movs	r0, #1
 8003a04:	f7fd fdf2 	bl	80015ec <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8003a08:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a0c:	f7fe f970 	bl	8001cf0 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8003a10:	4b2f      	ldr	r3, [pc, #188]	; (8003ad0 <TM_RTC_Init+0x11c>)
 8003a12:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003a16:	615a      	str	r2, [r3, #20]

		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8003a18:	f107 0308 	add.w	r3, r7, #8
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 f99a 	bl	8003d58 <TM_RTC_GetDateTime>
 8003a24:	e046      	b.n	8003ab4 <TM_RTC_Init+0x100>
	} else if (status == RTC_STATUS_INIT_OK) {
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	f241 2234 	movw	r2, #4660	; 0x1234
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d120      	bne.n	8003a72 <TM_RTC_Init+0xbe>
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8003a30:	4b26      	ldr	r3, [pc, #152]	; (8003acc <TM_RTC_Init+0x118>)
 8003a32:	f241 2234 	movw	r2, #4660	; 0x1234
 8003a36:	601a      	str	r2, [r3, #0]

		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8003a38:	79fb      	ldrb	r3, [r7, #7]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d102      	bne.n	8003a44 <TM_RTC_Init+0x90>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 8003a3e:	2000      	movs	r0, #0
 8003a40:	f000 f9da 	bl	8003df8 <TM_RTC_Config>
		}

		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 8003a44:	2000      	movs	r0, #0
 8003a46:	f7fd fdd1 	bl	80015ec <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8003a4a:	f7fd fe33 	bl	80016b4 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8003a4e:	2001      	movs	r0, #1
 8003a50:	f7fd fdcc 	bl	80015ec <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8003a54:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003a58:	f7fe f94a 	bl	8001cf0 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8003a5c:	4b1c      	ldr	r3, [pc, #112]	; (8003ad0 <TM_RTC_Init+0x11c>)
 8003a5e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003a62:	615a      	str	r2, [r3, #20]

		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8003a64:	f107 0308 	add.w	r3, r7, #8
 8003a68:	2100      	movs	r1, #0
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f000 f974 	bl	8003d58 <TM_RTC_GetDateTime>
 8003a70:	e020      	b.n	8003ab4 <TM_RTC_Init+0x100>
	} else {
		TM_RTC_Status = RTC_STATUS_ZERO;
 8003a72:	4b16      	ldr	r3, [pc, #88]	; (8003acc <TM_RTC_Init+0x118>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
		/* Return status = 0 -> RTC Never initialized before */
		stat = RTC_STATUS_ZERO;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	77fb      	strb	r3, [r7, #31]
		/* Config RTC */
		TM_RTC_Config(source);
 8003a7c:	79fb      	ldrb	r3, [r7, #7]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f000 f9ba 	bl	8003df8 <TM_RTC_Config>

		/* Set date and time */
		datatime.date = 30;    //Dia de la semana
 8003a84:	231e      	movs	r3, #30
 8003a86:	73fb      	strb	r3, [r7, #15]
		datatime.month = 10;
 8003a88:	230a      	movs	r3, #10
 8003a8a:	743b      	strb	r3, [r7, #16]
		datatime.year = 18;
 8003a8c:	2312      	movs	r3, #18
 8003a8e:	747b      	strb	r3, [r7, #17]
		datatime.hours = 9;
 8003a90:	2309      	movs	r3, #9
 8003a92:	737b      	strb	r3, [r7, #13]
		datatime.minutes = 42;
 8003a94:	232a      	movs	r3, #42	; 0x2a
 8003a96:	733b      	strb	r3, [r7, #12]
		datatime.seconds = 0;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	723b      	strb	r3, [r7, #8]
		datatime.day = 2;      //1: Lunes
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	73bb      	strb	r3, [r7, #14]

		/* Set date and time */
		TM_RTC_SetDateTime(&datatime, TM_RTC_Format_BIN);
 8003aa0:	f107 0308 	add.w	r3, r7, #8
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 f814 	bl	8003ad4 <TM_RTC_SetDateTime>

		/* Initialized OK */
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8003aac:	4b07      	ldr	r3, [pc, #28]	; (8003acc <TM_RTC_Init+0x118>)
 8003aae:	f241 2234 	movw	r2, #4660	; 0x1234
 8003ab2:	601a      	str	r2, [r3, #0]
	}
	/* If first time initialized */
	if (stat == RTC_STATUS_ZERO) {
 8003ab4:	7ffb      	ldrb	r3, [r7, #31]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <TM_RTC_Init+0x10a>
		return 0;
 8003aba:	2300      	movs	r3, #0
 8003abc:	e001      	b.n	8003ac2 <TM_RTC_Init+0x10e>
	}
	return TM_RTC_Status;
 8003abe:	4b03      	ldr	r3, [pc, #12]	; (8003acc <TM_RTC_Init+0x118>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3720      	adds	r7, #32
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	20000298 	.word	0x20000298
 8003ad0:	40013c00 	.word	0x40013c00

08003ad4 <TM_RTC_SetDateTime>:

TM_RTC_Result_t TM_RTC_SetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 8003ad4:	b590      	push	{r4, r7, lr}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	460b      	mov	r3, r1
 8003ade:	70fb      	strb	r3, [r7, #3]
	TM_RTC_t tmp;

	/* Check date and time validation */
	if (format == TM_RTC_Format_BCD) {
 8003ae0:	78fb      	ldrb	r3, [r7, #3]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d177      	bne.n	8003bd6 <TM_RTC_SetDateTime+0x102>
		tmp.date = RTC_BCD2BIN(data->date);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	79db      	ldrb	r3, [r3, #7]
 8003aea:	091b      	lsrs	r3, r3, #4
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	461a      	mov	r2, r3
 8003af0:	0092      	lsls	r2, r2, #2
 8003af2:	4413      	add	r3, r2
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	b2da      	uxtb	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	79db      	ldrb	r3, [r3, #7]
 8003afc:	f003 030f 	and.w	r3, r3, #15
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	4413      	add	r3, r2
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	73fb      	strb	r3, [r7, #15]
		tmp.month = RTC_BCD2BIN(data->month);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	7a1b      	ldrb	r3, [r3, #8]
 8003b0c:	091b      	lsrs	r3, r3, #4
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	461a      	mov	r2, r3
 8003b12:	0092      	lsls	r2, r2, #2
 8003b14:	4413      	add	r3, r2
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	7a1b      	ldrb	r3, [r3, #8]
 8003b1e:	f003 030f 	and.w	r3, r3, #15
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	4413      	add	r3, r2
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	743b      	strb	r3, [r7, #16]
		tmp.year = RTC_BCD2BIN(data->year);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	7a5b      	ldrb	r3, [r3, #9]
 8003b2e:	091b      	lsrs	r3, r3, #4
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	461a      	mov	r2, r3
 8003b34:	0092      	lsls	r2, r2, #2
 8003b36:	4413      	add	r3, r2
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	7a5b      	ldrb	r3, [r3, #9]
 8003b40:	f003 030f 	and.w	r3, r3, #15
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	4413      	add	r3, r2
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	747b      	strb	r3, [r7, #17]
		tmp.hours = RTC_BCD2BIN(data->hours);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	795b      	ldrb	r3, [r3, #5]
 8003b50:	091b      	lsrs	r3, r3, #4
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	461a      	mov	r2, r3
 8003b56:	0092      	lsls	r2, r2, #2
 8003b58:	4413      	add	r3, r2
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	b2da      	uxtb	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	795b      	ldrb	r3, [r3, #5]
 8003b62:	f003 030f 	and.w	r3, r3, #15
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	4413      	add	r3, r2
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	737b      	strb	r3, [r7, #13]
		tmp.minutes = RTC_BCD2BIN(data->minutes);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	791b      	ldrb	r3, [r3, #4]
 8003b72:	091b      	lsrs	r3, r3, #4
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	461a      	mov	r2, r3
 8003b78:	0092      	lsls	r2, r2, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	b2da      	uxtb	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	791b      	ldrb	r3, [r3, #4]
 8003b84:	f003 030f 	and.w	r3, r3, #15
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	4413      	add	r3, r2
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	733b      	strb	r3, [r7, #12]
		tmp.seconds = RTC_BCD2BIN(data->seconds);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	091b      	lsrs	r3, r3, #4
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	461a      	mov	r2, r3
 8003b9a:	0092      	lsls	r2, r2, #2
 8003b9c:	4413      	add	r3, r2
 8003b9e:	005b      	lsls	r3, r3, #1
 8003ba0:	b2da      	uxtb	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	f003 030f 	and.w	r3, r3, #15
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	4413      	add	r3, r2
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	723b      	strb	r3, [r7, #8]
		tmp.day = RTC_BCD2BIN(data->day);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	799b      	ldrb	r3, [r3, #6]
 8003bb6:	091b      	lsrs	r3, r3, #4
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	461a      	mov	r2, r3
 8003bbc:	0092      	lsls	r2, r2, #2
 8003bbe:	4413      	add	r3, r2
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	b2da      	uxtb	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	799b      	ldrb	r3, [r3, #6]
 8003bc8:	f003 030f 	and.w	r3, r3, #15
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	4413      	add	r3, r2
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	73bb      	strb	r3, [r7, #14]
 8003bd4:	e014      	b.n	8003c00 <TM_RTC_SetDateTime+0x12c>
	} else {
		tmp.date = data->date;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	79db      	ldrb	r3, [r3, #7]
 8003bda:	73fb      	strb	r3, [r7, #15]
		tmp.month = data->month;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	7a1b      	ldrb	r3, [r3, #8]
 8003be0:	743b      	strb	r3, [r7, #16]
		tmp.year = data->year;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	7a5b      	ldrb	r3, [r3, #9]
 8003be6:	747b      	strb	r3, [r7, #17]
		tmp.hours = data->hours;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	795b      	ldrb	r3, [r3, #5]
 8003bec:	737b      	strb	r3, [r7, #13]
		tmp.minutes = data->minutes;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	791b      	ldrb	r3, [r3, #4]
 8003bf2:	733b      	strb	r3, [r7, #12]
		tmp.seconds = data->seconds;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	723b      	strb	r3, [r7, #8]
		tmp.day = data->day;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	799b      	ldrb	r3, [r3, #6]
 8003bfe:	73bb      	strb	r3, [r7, #14]
	}

	/* Check year and month */
	if (
			tmp.year > 99 ||
 8003c00:	7c7b      	ldrb	r3, [r7, #17]
	if (
 8003c02:	2b63      	cmp	r3, #99	; 0x63
 8003c04:	d84b      	bhi.n	8003c9e <TM_RTC_SetDateTime+0x1ca>
			tmp.month == 0 ||
 8003c06:	7c3b      	ldrb	r3, [r7, #16]
			tmp.year > 99 ||
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d048      	beq.n	8003c9e <TM_RTC_SetDateTime+0x1ca>
			tmp.month > 12 ||
 8003c0c:	7c3b      	ldrb	r3, [r7, #16]
			tmp.month == 0 ||
 8003c0e:	2b0c      	cmp	r3, #12
 8003c10:	d845      	bhi.n	8003c9e <TM_RTC_SetDateTime+0x1ca>
			tmp.date == 0 ||
 8003c12:	7bfb      	ldrb	r3, [r7, #15]
			tmp.month > 12 ||
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d042      	beq.n	8003c9e <TM_RTC_SetDateTime+0x1ca>
			tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8003c18:	7bf9      	ldrb	r1, [r7, #15]
 8003c1a:	7c7b      	ldrb	r3, [r7, #17]
 8003c1c:	f003 0303 	and.w	r3, r3, #3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d10e      	bne.n	8003c42 <TM_RTC_SetDateTime+0x16e>
 8003c24:	7c7b      	ldrb	r3, [r7, #17]
 8003c26:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8003c2a:	4b45      	ldr	r3, [pc, #276]	; (8003d40 <TM_RTC_SetDateTime+0x26c>)
 8003c2c:	fb83 0302 	smull	r0, r3, r3, r2
 8003c30:	1158      	asrs	r0, r3, #5
 8003c32:	17d3      	asrs	r3, r2, #31
 8003c34:	1ac3      	subs	r3, r0, r3
 8003c36:	2064      	movs	r0, #100	; 0x64
 8003c38:	fb00 f303 	mul.w	r3, r0, r3
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d10f      	bne.n	8003c62 <TM_RTC_SetDateTime+0x18e>
 8003c42:	7c7b      	ldrb	r3, [r7, #17]
 8003c44:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8003c48:	4b3d      	ldr	r3, [pc, #244]	; (8003d40 <TM_RTC_SetDateTime+0x26c>)
 8003c4a:	fb83 0302 	smull	r0, r3, r3, r2
 8003c4e:	11d8      	asrs	r0, r3, #7
 8003c50:	17d3      	asrs	r3, r2, #31
 8003c52:	1ac3      	subs	r3, r0, r3
 8003c54:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003c58:	fb00 f303 	mul.w	r3, r0, r3
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <TM_RTC_SetDateTime+0x192>
 8003c62:	2201      	movs	r2, #1
 8003c64:	e000      	b.n	8003c68 <TM_RTC_SetDateTime+0x194>
 8003c66:	2200      	movs	r2, #0
 8003c68:	7c3b      	ldrb	r3, [r7, #16]
 8003c6a:	1e58      	subs	r0, r3, #1
 8003c6c:	4c35      	ldr	r4, [pc, #212]	; (8003d44 <TM_RTC_SetDateTime+0x270>)
 8003c6e:	4613      	mov	r3, r2
 8003c70:	005b      	lsls	r3, r3, #1
 8003c72:	4413      	add	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4423      	add	r3, r4
 8003c78:	4403      	add	r3, r0
 8003c7a:	781b      	ldrb	r3, [r3, #0]
			tmp.date == 0 ||
 8003c7c:	4299      	cmp	r1, r3
 8003c7e:	d80e      	bhi.n	8003c9e <TM_RTC_SetDateTime+0x1ca>
			tmp.hours > 23 ||
 8003c80:	7b7b      	ldrb	r3, [r7, #13]
			tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8003c82:	2b17      	cmp	r3, #23
 8003c84:	d80b      	bhi.n	8003c9e <TM_RTC_SetDateTime+0x1ca>
			tmp.minutes > 59 ||
 8003c86:	7b3b      	ldrb	r3, [r7, #12]
			tmp.hours > 23 ||
 8003c88:	2b3b      	cmp	r3, #59	; 0x3b
 8003c8a:	d808      	bhi.n	8003c9e <TM_RTC_SetDateTime+0x1ca>
			tmp.seconds > 59 ||
 8003c8c:	7a3b      	ldrb	r3, [r7, #8]
			tmp.minutes > 59 ||
 8003c8e:	2b3b      	cmp	r3, #59	; 0x3b
 8003c90:	d805      	bhi.n	8003c9e <TM_RTC_SetDateTime+0x1ca>
			tmp.day == 0 ||
 8003c92:	7bbb      	ldrb	r3, [r7, #14]
			tmp.seconds > 59 ||
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d002      	beq.n	8003c9e <TM_RTC_SetDateTime+0x1ca>
			tmp.day > 7
 8003c98:	7bbb      	ldrb	r3, [r7, #14]
			tmp.day == 0 ||
 8003c9a:	2b07      	cmp	r3, #7
 8003c9c:	d901      	bls.n	8003ca2 <TM_RTC_SetDateTime+0x1ce>
	) {
		/* Invalid date */
		return TM_RTC_Result_Error; 
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e04a      	b.n	8003d38 <TM_RTC_SetDateTime+0x264>
	}

	/* Fill time */
	RTC_TimeStruct.RTC_Hours = data->hours;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	795a      	ldrb	r2, [r3, #5]
 8003ca6:	4b28      	ldr	r3, [pc, #160]	; (8003d48 <TM_RTC_SetDateTime+0x274>)
 8003ca8:	701a      	strb	r2, [r3, #0]
	RTC_TimeStruct.RTC_Minutes = data->minutes;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	791a      	ldrb	r2, [r3, #4]
 8003cae:	4b26      	ldr	r3, [pc, #152]	; (8003d48 <TM_RTC_SetDateTime+0x274>)
 8003cb0:	705a      	strb	r2, [r3, #1]
	RTC_TimeStruct.RTC_Seconds = data->seconds;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	781a      	ldrb	r2, [r3, #0]
 8003cb6:	4b24      	ldr	r3, [pc, #144]	; (8003d48 <TM_RTC_SetDateTime+0x274>)
 8003cb8:	709a      	strb	r2, [r3, #2]
	/* Fill date */
	RTC_DateStruct.RTC_Date = data->date;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	79da      	ldrb	r2, [r3, #7]
 8003cbe:	4b23      	ldr	r3, [pc, #140]	; (8003d4c <TM_RTC_SetDateTime+0x278>)
 8003cc0:	709a      	strb	r2, [r3, #2]
	RTC_DateStruct.RTC_Month = data->month;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	7a1a      	ldrb	r2, [r3, #8]
 8003cc6:	4b21      	ldr	r3, [pc, #132]	; (8003d4c <TM_RTC_SetDateTime+0x278>)
 8003cc8:	705a      	strb	r2, [r3, #1]
	RTC_DateStruct.RTC_Year = data->year;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	7a5a      	ldrb	r2, [r3, #9]
 8003cce:	4b1f      	ldr	r3, [pc, #124]	; (8003d4c <TM_RTC_SetDateTime+0x278>)
 8003cd0:	70da      	strb	r2, [r3, #3]
	RTC_DateStruct.RTC_WeekDay = data->day;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	799a      	ldrb	r2, [r3, #6]
 8003cd6:	4b1d      	ldr	r3, [pc, #116]	; (8003d4c <TM_RTC_SetDateTime+0x278>)
 8003cd8:	701a      	strb	r2, [r3, #0]

	/* Set the RTC time base to 1s and hours format to 24h */
	RTC_InitStruct.RTC_HourFormat = RTC_HourFormat_24;
 8003cda:	4b1d      	ldr	r3, [pc, #116]	; (8003d50 <TM_RTC_SetDateTime+0x27c>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
	RTC_InitStruct.RTC_AsynchPrediv = RTC_ASYNC_PREDIV;
 8003ce0:	4b1b      	ldr	r3, [pc, #108]	; (8003d50 <TM_RTC_SetDateTime+0x27c>)
 8003ce2:	221f      	movs	r2, #31
 8003ce4:	605a      	str	r2, [r3, #4]
	RTC_InitStruct.RTC_SynchPrediv = RTC_SYNC_PREDIV;
 8003ce6:	4b1a      	ldr	r3, [pc, #104]	; (8003d50 <TM_RTC_SetDateTime+0x27c>)
 8003ce8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8003cec:	609a      	str	r2, [r3, #8]
	RTC_Init(&RTC_InitStruct);
 8003cee:	4818      	ldr	r0, [pc, #96]	; (8003d50 <TM_RTC_SetDateTime+0x27c>)
 8003cf0:	f7fd fc40 	bl	8001574 <RTC_Init>

	/* Set time */
	if (format == TM_RTC_Format_BCD) {
 8003cf4:	78fb      	ldrb	r3, [r7, #3]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d104      	bne.n	8003d04 <TM_RTC_SetDateTime+0x230>
		RTC_SetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8003cfa:	4913      	ldr	r1, [pc, #76]	; (8003d48 <TM_RTC_SetDateTime+0x274>)
 8003cfc:	2001      	movs	r0, #1
 8003cfe:	f7fd fd15 	bl	800172c <RTC_SetTime>
 8003d02:	e003      	b.n	8003d0c <TM_RTC_SetDateTime+0x238>
	} else {
		RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8003d04:	4910      	ldr	r1, [pc, #64]	; (8003d48 <TM_RTC_SetDateTime+0x274>)
 8003d06:	2000      	movs	r0, #0
 8003d08:	f7fd fd10 	bl	800172c <RTC_SetTime>
	}

	/* Set date */
	if (format == TM_RTC_Format_BCD) {
 8003d0c:	78fb      	ldrb	r3, [r7, #3]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d104      	bne.n	8003d1c <TM_RTC_SetDateTime+0x248>
		RTC_SetDate(RTC_Format_BCD, &RTC_DateStruct);
 8003d12:	490e      	ldr	r1, [pc, #56]	; (8003d4c <TM_RTC_SetDateTime+0x278>)
 8003d14:	2001      	movs	r0, #1
 8003d16:	f7fd fde5 	bl	80018e4 <RTC_SetDate>
 8003d1a:	e003      	b.n	8003d24 <TM_RTC_SetDateTime+0x250>
	} else {
		RTC_SetDate(RTC_Format_BIN, &RTC_DateStruct);
 8003d1c:	490b      	ldr	r1, [pc, #44]	; (8003d4c <TM_RTC_SetDateTime+0x278>)
 8003d1e:	2000      	movs	r0, #0
 8003d20:	f7fd fde0 	bl	80018e4 <RTC_SetDate>
	}	

	if (TM_RTC_Status != RTC_STATUS_ZERO) {
 8003d24:	4b0b      	ldr	r3, [pc, #44]	; (8003d54 <TM_RTC_SetDateTime+0x280>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d004      	beq.n	8003d36 <TM_RTC_SetDateTime+0x262>
		/* Write backup registers */
		RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_TIME_OK);
 8003d2c:	f244 3121 	movw	r1, #17185	; 0x4321
 8003d30:	2013      	movs	r0, #19
 8003d32:	f7fd ff39 	bl	8001ba8 <RTC_WriteBackupRegister>
	}

	/* Return OK */
	return TM_RTC_Result_Ok;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	371c      	adds	r7, #28
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd90      	pop	{r4, r7, pc}
 8003d40:	51eb851f 	.word	0x51eb851f
 8003d44:	20000014 	.word	0x20000014
 8003d48:	20000618 	.word	0x20000618
 8003d4c:	20000628 	.word	0x20000628
 8003d50:	2000061c 	.word	0x2000061c
 8003d54:	20000298 	.word	0x20000298

08003d58 <TM_RTC_GetDateTime>:

	/* Return status from set date time function */
	return TM_RTC_SetDateTime(&tmp, TM_RTC_Format_BIN);
}

void TM_RTC_GetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	460b      	mov	r3, r1
 8003d62:	70fb      	strb	r3, [r7, #3]
	uint32_t unix;

	/* Get time */
	if (format == TM_RTC_Format_BIN) {
 8003d64:	78fb      	ldrb	r3, [r7, #3]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d104      	bne.n	8003d74 <TM_RTC_GetDateTime+0x1c>
		RTC_GetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8003d6a:	4920      	ldr	r1, [pc, #128]	; (8003dec <TM_RTC_GetDateTime+0x94>)
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	f7fd fd67 	bl	8001840 <RTC_GetTime>
 8003d72:	e003      	b.n	8003d7c <TM_RTC_GetDateTime+0x24>
	} else {
		RTC_GetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8003d74:	491d      	ldr	r1, [pc, #116]	; (8003dec <TM_RTC_GetDateTime+0x94>)
 8003d76:	2001      	movs	r0, #1
 8003d78:	f7fd fd62 	bl	8001840 <RTC_GetTime>
	}

	/* Format hours */
	data->hours = RTC_TimeStruct.RTC_Hours;
 8003d7c:	4b1b      	ldr	r3, [pc, #108]	; (8003dec <TM_RTC_GetDateTime+0x94>)
 8003d7e:	781a      	ldrb	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	715a      	strb	r2, [r3, #5]
	data->minutes = RTC_TimeStruct.RTC_Minutes;
 8003d84:	4b19      	ldr	r3, [pc, #100]	; (8003dec <TM_RTC_GetDateTime+0x94>)
 8003d86:	785a      	ldrb	r2, [r3, #1]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	711a      	strb	r2, [r3, #4]
	data->seconds = RTC_TimeStruct.RTC_Seconds;
 8003d8c:	4b17      	ldr	r3, [pc, #92]	; (8003dec <TM_RTC_GetDateTime+0x94>)
 8003d8e:	789a      	ldrb	r2, [r3, #2]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	701a      	strb	r2, [r3, #0]

	/* Get subseconds */
	data->subseconds = RTC->SSR;
 8003d94:	4b16      	ldr	r3, [pc, #88]	; (8003df0 <TM_RTC_GetDateTime+0x98>)
 8003d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	805a      	strh	r2, [r3, #2]

	/* Get date */
	if (format == TM_RTC_Format_BIN) {
 8003d9e:	78fb      	ldrb	r3, [r7, #3]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d104      	bne.n	8003dae <TM_RTC_GetDateTime+0x56>
		RTC_GetDate(RTC_Format_BIN, &RTC_DateStruct);
 8003da4:	4913      	ldr	r1, [pc, #76]	; (8003df4 <TM_RTC_GetDateTime+0x9c>)
 8003da6:	2000      	movs	r0, #0
 8003da8:	f7fd fe2c 	bl	8001a04 <RTC_GetDate>
 8003dac:	e003      	b.n	8003db6 <TM_RTC_GetDateTime+0x5e>
	} else {
		RTC_GetDate(RTC_Format_BCD, &RTC_DateStruct);
 8003dae:	4911      	ldr	r1, [pc, #68]	; (8003df4 <TM_RTC_GetDateTime+0x9c>)
 8003db0:	2001      	movs	r0, #1
 8003db2:	f7fd fe27 	bl	8001a04 <RTC_GetDate>
	}

	/* Format date */
	data->year = RTC_DateStruct.RTC_Year;
 8003db6:	4b0f      	ldr	r3, [pc, #60]	; (8003df4 <TM_RTC_GetDateTime+0x9c>)
 8003db8:	78da      	ldrb	r2, [r3, #3]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	725a      	strb	r2, [r3, #9]
	data->month = RTC_DateStruct.RTC_Month;
 8003dbe:	4b0d      	ldr	r3, [pc, #52]	; (8003df4 <TM_RTC_GetDateTime+0x9c>)
 8003dc0:	785a      	ldrb	r2, [r3, #1]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	721a      	strb	r2, [r3, #8]
	data->date = RTC_DateStruct.RTC_Date;
 8003dc6:	4b0b      	ldr	r3, [pc, #44]	; (8003df4 <TM_RTC_GetDateTime+0x9c>)
 8003dc8:	789a      	ldrb	r2, [r3, #2]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	71da      	strb	r2, [r3, #7]
	data->day = RTC_DateStruct.RTC_WeekDay;
 8003dce:	4b09      	ldr	r3, [pc, #36]	; (8003df4 <TM_RTC_GetDateTime+0x9c>)
 8003dd0:	781a      	ldrb	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	719a      	strb	r2, [r3, #6]

	/* Calculate unix offset */
	unix = TM_RTC_GetUnixTimeStamp(data);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f8ec 	bl	8003fb4 <TM_RTC_GetUnixTimeStamp>
 8003ddc:	60f8      	str	r0, [r7, #12]
	data->unix = unix;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	60da      	str	r2, [r3, #12]
}
 8003de4:	bf00      	nop
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	20000618 	.word	0x20000618
 8003df0:	40002800 	.word	0x40002800
 8003df4:	20000628 	.word	0x20000628

08003df8 <TM_RTC_Config>:
uint16_t TM_RTC_GetDaysInYear(uint8_t year) {
	/* Return days in year */
	return RTC_DAYS_IN_YEAR(2000 + year);
}

void TM_RTC_Config(TM_RTC_ClockSource_t source) {
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	71fb      	strb	r3, [r7, #7]
	if (source == TM_RTC_ClockSource_Internal) {
 8003e02:	79fb      	ldrb	r3, [r7, #7]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10e      	bne.n	8003e26 <TM_RTC_Config+0x2e>
		/* Enable the LSI OSC */
		RCC_LSICmd(ENABLE);
 8003e08:	2001      	movs	r0, #1
 8003e0a:	f7fd fa23 	bl	8001254 <RCC_LSICmd>

		/* Wait till LSI is ready */
		while (RCC_GetFlagStatus(RCC_FLAG_LSIRDY) == RESET);
 8003e0e:	bf00      	nop
 8003e10:	2061      	movs	r0, #97	; 0x61
 8003e12:	f7fd fb75 	bl	8001500 <RCC_GetFlagStatus>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f9      	beq.n	8003e10 <TM_RTC_Config+0x18>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSI);
 8003e1c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003e20:	f7fd fad0 	bl	80013c4 <RCC_RTCCLKConfig>
 8003e24:	e010      	b.n	8003e48 <TM_RTC_Config+0x50>
	} else if (source == TM_RTC_ClockSource_External) {
 8003e26:	79fb      	ldrb	r3, [r7, #7]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d10d      	bne.n	8003e48 <TM_RTC_Config+0x50>
		/* Enable the LSE OSC */
		RCC_LSEConfig(RCC_LSE_ON);
 8003e2c:	2001      	movs	r0, #1
 8003e2e:	f7fd f9ef 	bl	8001210 <RCC_LSEConfig>

		/* Wait till LSE is ready */ 
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET);
 8003e32:	bf00      	nop
 8003e34:	2041      	movs	r0, #65	; 0x41
 8003e36:	f7fd fb63 	bl	8001500 <RCC_GetFlagStatus>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0f9      	beq.n	8003e34 <TM_RTC_Config+0x3c>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);
 8003e40:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003e44:	f7fd fabe 	bl	80013c4 <RCC_RTCCLKConfig>
	}

	/* Enable the RTC Clock */
	RCC_RTCCLKCmd(ENABLE);
 8003e48:	2001      	movs	r0, #1
 8003e4a:	f7fd fae9 	bl	8001420 <RCC_RTCCLKCmd>

	/* Disable write protection */
	RTC_WriteProtectionCmd(DISABLE);
 8003e4e:	2000      	movs	r0, #0
 8003e50:	f7fd fbcc 	bl	80015ec <RTC_WriteProtectionCmd>

	/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
	RTC_WaitForSynchro();
 8003e54:	f7fd fc2e 	bl	80016b4 <RTC_WaitForSynchro>

	/* Enable write protection */
	RTC_WriteProtectionCmd(ENABLE);
 8003e58:	2001      	movs	r0, #1
 8003e5a:	f7fd fbc7 	bl	80015ec <RTC_WriteProtectionCmd>

	/* Write status */
	RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_INIT_OK);
 8003e5e:	f241 2134 	movw	r1, #4660	; 0x1234
 8003e62:	2013      	movs	r0, #19
 8003e64:	f7fd fea0 	bl	8001ba8 <RTC_WriteBackupRegister>
}
 8003e68:	bf00      	nop
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <TM_RTC_Interrupts>:

void TM_RTC_Interrupts(TM_RTC_Int_t int_value) {
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	71fb      	strb	r3, [r7, #7]
	uint32_t int_val;

	/* Clear pending bit */
	EXTI->PR = 0x00400000;
 8003e7a:	4b49      	ldr	r3, [pc, #292]	; (8003fa0 <TM_RTC_Interrupts+0x130>)
 8003e7c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003e80:	615a      	str	r2, [r3, #20]

	/* Disable wakeup interrupt */
	RTC_WakeUpCmd(DISABLE);
 8003e82:	2000      	movs	r0, #0
 8003e84:	f7fd fe46 	bl	8001b14 <RTC_WakeUpCmd>

	/* Disable RTC interrupt flag */
	RTC_ITConfig(RTC_IT_WUT, DISABLE);
 8003e88:	2100      	movs	r1, #0
 8003e8a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003e8e:	f7fd febd 	bl	8001c0c <RTC_ITConfig>

	/* NVIC init for RTC */
	NVIC_InitStruct.NVIC_IRQChannel = RTC_WKUP_IRQn;
 8003e92:	4b44      	ldr	r3, [pc, #272]	; (8003fa4 <TM_RTC_Interrupts+0x134>)
 8003e94:	2203      	movs	r2, #3
 8003e96:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = RTC_PRIORITY;
 8003e98:	4b42      	ldr	r3, [pc, #264]	; (8003fa4 <TM_RTC_Interrupts+0x134>)
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = RTC_WAKEUP_SUBPRIORITY;
 8003e9e:	4b41      	ldr	r3, [pc, #260]	; (8003fa4 <TM_RTC_Interrupts+0x134>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	709a      	strb	r2, [r3, #2]
	NVIC_InitStruct.NVIC_IRQChannelCmd = DISABLE;
 8003ea4:	4b3f      	ldr	r3, [pc, #252]	; (8003fa4 <TM_RTC_Interrupts+0x134>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&NVIC_InitStruct); 
 8003eaa:	483e      	ldr	r0, [pc, #248]	; (8003fa4 <TM_RTC_Interrupts+0x134>)
 8003eac:	f7fc fd88 	bl	80009c0 <NVIC_Init>

	/* RTC connected to EXTI_Line22 */
	EXTI_InitStruct.EXTI_Line = EXTI_Line22;
 8003eb0:	4b3d      	ldr	r3, [pc, #244]	; (8003fa8 <TM_RTC_Interrupts+0x138>)
 8003eb2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003eb6:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8003eb8:	4b3b      	ldr	r3, [pc, #236]	; (8003fa8 <TM_RTC_Interrupts+0x138>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8003ebe:	4b3a      	ldr	r3, [pc, #232]	; (8003fa8 <TM_RTC_Interrupts+0x138>)
 8003ec0:	2208      	movs	r2, #8
 8003ec2:	715a      	strb	r2, [r3, #5]
	EXTI_InitStruct.EXTI_LineCmd = DISABLE;
 8003ec4:	4b38      	ldr	r3, [pc, #224]	; (8003fa8 <TM_RTC_Interrupts+0x138>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	719a      	strb	r2, [r3, #6]
	EXTI_Init(&EXTI_InitStruct);
 8003eca:	4837      	ldr	r0, [pc, #220]	; (8003fa8 <TM_RTC_Interrupts+0x138>)
 8003ecc:	f7fc ffca 	bl	8000e64 <EXTI_Init>

	if (int_value != TM_RTC_Int_Disable) {
 8003ed0:	79fb      	ldrb	r3, [r7, #7]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d05f      	beq.n	8003f96 <TM_RTC_Interrupts+0x126>
		/* Enable NVIC */
		NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8003ed6:	4b33      	ldr	r3, [pc, #204]	; (8003fa4 <TM_RTC_Interrupts+0x134>)
 8003ed8:	2201      	movs	r2, #1
 8003eda:	70da      	strb	r2, [r3, #3]
		NVIC_Init(&NVIC_InitStruct); 
 8003edc:	4831      	ldr	r0, [pc, #196]	; (8003fa4 <TM_RTC_Interrupts+0x134>)
 8003ede:	f7fc fd6f 	bl	80009c0 <NVIC_Init>
		/* Enable EXT1 interrupt */
		EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 8003ee2:	4b31      	ldr	r3, [pc, #196]	; (8003fa8 <TM_RTC_Interrupts+0x138>)
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStruct);
 8003ee8:	482f      	ldr	r0, [pc, #188]	; (8003fa8 <TM_RTC_Interrupts+0x138>)
 8003eea:	f7fc ffbb 	bl	8000e64 <EXTI_Init>

		/* First disable wake up command */
		RTC_WakeUpCmd(DISABLE);
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f7fd fe10 	bl	8001b14 <RTC_WakeUpCmd>

		if (int_value == TM_RTC_Int_60s) {
 8003ef4:	79fb      	ldrb	r3, [r7, #7]
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d102      	bne.n	8003f00 <TM_RTC_Interrupts+0x90>
			int_val = 0x3BFFF; 		/* 60 seconds = 60 * 4096 / 1 = 245760 */
 8003efa:	4b2c      	ldr	r3, [pc, #176]	; (8003fac <TM_RTC_Interrupts+0x13c>)
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	e03c      	b.n	8003f7a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_30s) {
 8003f00:	79fb      	ldrb	r3, [r7, #7]
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d102      	bne.n	8003f0c <TM_RTC_Interrupts+0x9c>
			int_val = 0x1DFFF;		/* 30 seconds */
 8003f06:	4b2a      	ldr	r3, [pc, #168]	; (8003fb0 <TM_RTC_Interrupts+0x140>)
 8003f08:	60fb      	str	r3, [r7, #12]
 8003f0a:	e036      	b.n	8003f7a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_15s) {
 8003f0c:	79fb      	ldrb	r3, [r7, #7]
 8003f0e:	2b03      	cmp	r3, #3
 8003f10:	d103      	bne.n	8003f1a <TM_RTC_Interrupts+0xaa>
			int_val = 0xEFFF;		/* 15 seconds */
 8003f12:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003f16:	60fb      	str	r3, [r7, #12]
 8003f18:	e02f      	b.n	8003f7a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_10s) {
 8003f1a:	79fb      	ldrb	r3, [r7, #7]
 8003f1c:	2b04      	cmp	r3, #4
 8003f1e:	d103      	bne.n	8003f28 <TM_RTC_Interrupts+0xb8>
			int_val = 0x9FFF;		/* 10 seconds */
 8003f20:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8003f24:	60fb      	str	r3, [r7, #12]
 8003f26:	e028      	b.n	8003f7a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_5s) {
 8003f28:	79fb      	ldrb	r3, [r7, #7]
 8003f2a:	2b05      	cmp	r3, #5
 8003f2c:	d103      	bne.n	8003f36 <TM_RTC_Interrupts+0xc6>
			int_val = 0x4FFF;		/* 5 seconds */
 8003f2e:	f644 73ff 	movw	r3, #20479	; 0x4fff
 8003f32:	60fb      	str	r3, [r7, #12]
 8003f34:	e021      	b.n	8003f7a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_2s) {
 8003f36:	79fb      	ldrb	r3, [r7, #7]
 8003f38:	2b06      	cmp	r3, #6
 8003f3a:	d103      	bne.n	8003f44 <TM_RTC_Interrupts+0xd4>
			int_val = 0x1FFF;		/* 2 seconds */
 8003f3c:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8003f40:	60fb      	str	r3, [r7, #12]
 8003f42:	e01a      	b.n	8003f7a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_1s) {
 8003f44:	79fb      	ldrb	r3, [r7, #7]
 8003f46:	2b07      	cmp	r3, #7
 8003f48:	d103      	bne.n	8003f52 <TM_RTC_Interrupts+0xe2>
			int_val = 0x0FFF;		/* 1 second */
 8003f4a:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003f4e:	60fb      	str	r3, [r7, #12]
 8003f50:	e013      	b.n	8003f7a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_500ms) {
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d103      	bne.n	8003f60 <TM_RTC_Interrupts+0xf0>
			int_val = 0x7FF;		/* 500 ms */
 8003f58:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003f5c:	60fb      	str	r3, [r7, #12]
 8003f5e:	e00c      	b.n	8003f7a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_250ms) {
 8003f60:	79fb      	ldrb	r3, [r7, #7]
 8003f62:	2b09      	cmp	r3, #9
 8003f64:	d103      	bne.n	8003f6e <TM_RTC_Interrupts+0xfe>
			int_val = 0x3FF;		/* 250 ms */
 8003f66:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	e005      	b.n	8003f7a <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_125ms) {
 8003f6e:	79fb      	ldrb	r3, [r7, #7]
 8003f70:	2b0a      	cmp	r3, #10
 8003f72:	d102      	bne.n	8003f7a <TM_RTC_Interrupts+0x10a>
			int_val = 0x1FF;		/* 125 ms */
 8003f74:	f240 13ff 	movw	r3, #511	; 0x1ff
 8003f78:	60fb      	str	r3, [r7, #12]
		}		

		/* Clock divided by 8, 32768 / 8 = 4096 */
		/* 4096 ticks for 1second interrupt */
		RTC_WakeUpClockConfig(RTC_WakeUpClock_RTCCLK_Div8);
 8003f7a:	2001      	movs	r0, #1
 8003f7c:	f7fd fd90 	bl	8001aa0 <RTC_WakeUpClockConfig>

		/* Set RTC wakeup counter */
		RTC_SetWakeUpCounter(int_val);
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f7fd fdaf 	bl	8001ae4 <RTC_SetWakeUpCounter>
		/* Enable wakeup interrupt */
		RTC_ITConfig(RTC_IT_WUT, ENABLE);
 8003f86:	2101      	movs	r1, #1
 8003f88:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003f8c:	f7fd fe3e 	bl	8001c0c <RTC_ITConfig>
		/* Enable wakeup command */
		RTC_WakeUpCmd(ENABLE);
 8003f90:	2001      	movs	r0, #1
 8003f92:	f7fd fdbf 	bl	8001b14 <RTC_WakeUpCmd>
	}
}
 8003f96:	bf00      	nop
 8003f98:	3710      	adds	r7, #16
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	40013c00 	.word	0x40013c00
 8003fa4:	2000062c 	.word	0x2000062c
 8003fa8:	20000630 	.word	0x20000630
 8003fac:	0003bfff 	.word	0x0003bfff
 8003fb0:	0001dfff 	.word	0x0001dfff

08003fb4 <TM_RTC_GetUnixTimeStamp>:

uint32_t TM_RTC_GetUnixTimeStamp(TM_RTC_t* data) {
 8003fb4:	b480      	push	{r7}
 8003fb6:	b087      	sub	sp, #28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
	uint32_t days = 0, seconds = 0;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	60fb      	str	r3, [r7, #12]
	uint16_t i;
	uint16_t year = (uint16_t) (data->year + 2000);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	7a5b      	ldrb	r3, [r3, #9]
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003fce:	817b      	strh	r3, [r7, #10]
	/* Year is below offset year */
	if (year < RTC_OFFSET_YEAR) {
 8003fd0:	897b      	ldrh	r3, [r7, #10]
 8003fd2:	f240 72b1 	movw	r2, #1969	; 0x7b1
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d801      	bhi.n	8003fde <TM_RTC_GetUnixTimeStamp+0x2a>
		return 0;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	e096      	b.n	800410c <TM_RTC_GetUnixTimeStamp+0x158>
	}
	/* Days in back years */
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 8003fde:	f240 73b2 	movw	r3, #1970	; 0x7b2
 8003fe2:	827b      	strh	r3, [r7, #18]
 8003fe4:	e029      	b.n	800403a <TM_RTC_GetUnixTimeStamp+0x86>
		days += RTC_DAYS_IN_YEAR(i);
 8003fe6:	8a7b      	ldrh	r3, [r7, #18]
 8003fe8:	f003 0303 	and.w	r3, r3, #3
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d10b      	bne.n	800400a <TM_RTC_GetUnixTimeStamp+0x56>
 8003ff2:	8a7b      	ldrh	r3, [r7, #18]
 8003ff4:	4a48      	ldr	r2, [pc, #288]	; (8004118 <TM_RTC_GetUnixTimeStamp+0x164>)
 8003ff6:	fba2 1203 	umull	r1, r2, r2, r3
 8003ffa:	0952      	lsrs	r2, r2, #5
 8003ffc:	2164      	movs	r1, #100	; 0x64
 8003ffe:	fb01 f202 	mul.w	r2, r1, r2
 8004002:	1a9b      	subs	r3, r3, r2
 8004004:	b29b      	uxth	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d10c      	bne.n	8004024 <TM_RTC_GetUnixTimeStamp+0x70>
 800400a:	8a7b      	ldrh	r3, [r7, #18]
 800400c:	4a42      	ldr	r2, [pc, #264]	; (8004118 <TM_RTC_GetUnixTimeStamp+0x164>)
 800400e:	fba2 1203 	umull	r1, r2, r2, r3
 8004012:	09d2      	lsrs	r2, r2, #7
 8004014:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8004018:	fb01 f202 	mul.w	r2, r1, r2
 800401c:	1a9b      	subs	r3, r3, r2
 800401e:	b29b      	uxth	r3, r3
 8004020:	2b00      	cmp	r3, #0
 8004022:	d102      	bne.n	800402a <TM_RTC_GetUnixTimeStamp+0x76>
 8004024:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8004028:	e001      	b.n	800402e <TM_RTC_GetUnixTimeStamp+0x7a>
 800402a:	f240 136d 	movw	r3, #365	; 0x16d
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	4413      	add	r3, r2
 8004032:	617b      	str	r3, [r7, #20]
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 8004034:	8a7b      	ldrh	r3, [r7, #18]
 8004036:	3301      	adds	r3, #1
 8004038:	827b      	strh	r3, [r7, #18]
 800403a:	8a7a      	ldrh	r2, [r7, #18]
 800403c:	897b      	ldrh	r3, [r7, #10]
 800403e:	429a      	cmp	r2, r3
 8004040:	d3d1      	bcc.n	8003fe6 <TM_RTC_GetUnixTimeStamp+0x32>
	}
	/* Days in current year */
	for (i = 1; i < data->month; i++) {
 8004042:	2301      	movs	r3, #1
 8004044:	827b      	strh	r3, [r7, #18]
 8004046:	e032      	b.n	80040ae <TM_RTC_GetUnixTimeStamp+0xfa>
		days += TM_RTC_Months[RTC_LEAP_YEAR(year)][i - 1];
 8004048:	897b      	ldrh	r3, [r7, #10]
 800404a:	f003 0303 	and.w	r3, r3, #3
 800404e:	b29b      	uxth	r3, r3
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10b      	bne.n	800406c <TM_RTC_GetUnixTimeStamp+0xb8>
 8004054:	897b      	ldrh	r3, [r7, #10]
 8004056:	4a30      	ldr	r2, [pc, #192]	; (8004118 <TM_RTC_GetUnixTimeStamp+0x164>)
 8004058:	fba2 1203 	umull	r1, r2, r2, r3
 800405c:	0952      	lsrs	r2, r2, #5
 800405e:	2164      	movs	r1, #100	; 0x64
 8004060:	fb01 f202 	mul.w	r2, r1, r2
 8004064:	1a9b      	subs	r3, r3, r2
 8004066:	b29b      	uxth	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10c      	bne.n	8004086 <TM_RTC_GetUnixTimeStamp+0xd2>
 800406c:	897b      	ldrh	r3, [r7, #10]
 800406e:	4a2a      	ldr	r2, [pc, #168]	; (8004118 <TM_RTC_GetUnixTimeStamp+0x164>)
 8004070:	fba2 1203 	umull	r1, r2, r2, r3
 8004074:	09d2      	lsrs	r2, r2, #7
 8004076:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800407a:	fb01 f202 	mul.w	r2, r1, r2
 800407e:	1a9b      	subs	r3, r3, r2
 8004080:	b29b      	uxth	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <TM_RTC_GetUnixTimeStamp+0xd6>
 8004086:	2201      	movs	r2, #1
 8004088:	e000      	b.n	800408c <TM_RTC_GetUnixTimeStamp+0xd8>
 800408a:	2200      	movs	r2, #0
 800408c:	8a7b      	ldrh	r3, [r7, #18]
 800408e:	1e59      	subs	r1, r3, #1
 8004090:	4822      	ldr	r0, [pc, #136]	; (800411c <TM_RTC_GetUnixTimeStamp+0x168>)
 8004092:	4613      	mov	r3, r2
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	4413      	add	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	4403      	add	r3, r0
 800409c:	440b      	add	r3, r1
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	461a      	mov	r2, r3
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	4413      	add	r3, r2
 80040a6:	617b      	str	r3, [r7, #20]
	for (i = 1; i < data->month; i++) {
 80040a8:	8a7b      	ldrh	r3, [r7, #18]
 80040aa:	3301      	adds	r3, #1
 80040ac:	827b      	strh	r3, [r7, #18]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	7a1b      	ldrb	r3, [r3, #8]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	8a7a      	ldrh	r2, [r7, #18]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d3c6      	bcc.n	8004048 <TM_RTC_GetUnixTimeStamp+0x94>
	}
	/* Day starts with 1 */
	days += data->date - 1;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	79db      	ldrb	r3, [r3, #7]
 80040be:	461a      	mov	r2, r3
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	4413      	add	r3, r2
 80040c4:	3b01      	subs	r3, #1
 80040c6:	617b      	str	r3, [r7, #20]
	seconds = days * RTC_SECONDS_PER_DAY;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	4a15      	ldr	r2, [pc, #84]	; (8004120 <TM_RTC_GetUnixTimeStamp+0x16c>)
 80040cc:	fb02 f303 	mul.w	r3, r2, r3
 80040d0:	60fb      	str	r3, [r7, #12]
	seconds += data->hours * RTC_SECONDS_PER_HOUR;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	795b      	ldrb	r3, [r3, #5]
 80040d6:	461a      	mov	r2, r3
 80040d8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80040dc:	fb03 f302 	mul.w	r3, r3, r2
 80040e0:	461a      	mov	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	4413      	add	r3, r2
 80040e6:	60fb      	str	r3, [r7, #12]
	seconds += data->minutes * RTC_SECONDS_PER_MINUTE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	791b      	ldrb	r3, [r3, #4]
 80040ec:	461a      	mov	r2, r3
 80040ee:	4613      	mov	r3, r2
 80040f0:	011b      	lsls	r3, r3, #4
 80040f2:	1a9b      	subs	r3, r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	461a      	mov	r2, r3
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	4413      	add	r3, r2
 80040fc:	60fb      	str	r3, [r7, #12]
	seconds += data->seconds;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	461a      	mov	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4413      	add	r3, r2
 8004108:	60fb      	str	r3, [r7, #12]

	/* seconds = days * 86400; */
	return seconds;
 800410a:	68fb      	ldr	r3, [r7, #12]
}
 800410c:	4618      	mov	r0, r3
 800410e:	371c      	adds	r7, #28
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	51eb851f 	.word	0x51eb851f
 800411c:	20000014 	.word	0x20000014
 8004120:	00015180 	.word	0x00015180

08004124 <TM_RTC_RequestHandler>:
	return *(uint32_t *)((&RTC->BKP0R) + 4 * location);
}

/* Callbacks */
void TM_RTC_RequestHandler(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
	sprintf(texto2, "   %d:%d:%d          ",datatime.hours,datatime.minutes,datatime.seconds);

	//UB_LCD_2x16_String(0,0,texto1); // Texto en la linea 1
	UB_LCD_2x16_String(0,1,texto2); // Texto en la linea 2
*/
}
 8004128:	bf00      	nop
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
	...

08004134 <TM_RTC_AlarmAHandler>:

void TM_RTC_AlarmAHandler(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	af00      	add	r7, sp, #0
	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
 8004138:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800413c:	4807      	ldr	r0, [pc, #28]	; (800415c <TM_RTC_AlarmAHandler+0x28>)
 800413e:	f7fc fffb 	bl	8001138 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_13);
 8004142:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004146:	4805      	ldr	r0, [pc, #20]	; (800415c <TM_RTC_AlarmAHandler+0x28>)
 8004148:	f7fc fff6 	bl	8001138 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 800414c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004150:	4802      	ldr	r0, [pc, #8]	; (800415c <TM_RTC_AlarmAHandler+0x28>)
 8004152:	f7fc fff1 	bl	8001138 <GPIO_ToggleBits>
}
 8004156:	bf00      	nop
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40020c00 	.word	0x40020c00

08004160 <TM_RTC_AlarmBHandler>:

void TM_RTC_AlarmBHandler(void) {
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 8004164:	bf00      	nop
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
	...

08004170 <RTC_WKUP_IRQHandler>:

/* Private RTC IRQ handlers */
void RTC_WKUP_IRQHandler(void) {
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
	/* Check for RTC interrupt */
	if (RTC_GetITStatus(RTC_IT_WUT) != RESET) {
 8004174:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004178:	f7fd fd86 	bl	8001c88 <RTC_GetITStatus>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d005      	beq.n	800418e <RTC_WKUP_IRQHandler+0x1e>
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8004182:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004186:	f7fd fdb3 	bl	8001cf0 <RTC_ClearITPendingBit>

		/* Call user function */
		TM_RTC_RequestHandler();
 800418a:	f7ff ffcb 	bl	8004124 <TM_RTC_RequestHandler>
	}

	/* Clear EXTI line 22 bit */
	EXTI->PR = 0x00400000;
 800418e:	4b03      	ldr	r3, [pc, #12]	; (800419c <RTC_WKUP_IRQHandler+0x2c>)
 8004190:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004194:	615a      	str	r2, [r3, #20]
}
 8004196:	bf00      	nop
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	40013c00 	.word	0x40013c00

080041a0 <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void) {
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
	/* RTC Alarm A check */
	if (RTC_GetITStatus(RTC_IT_ALRA) != RESET) {
 80041a4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80041a8:	f7fd fd6e 	bl	8001c88 <RTC_GetITStatus>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d005      	beq.n	80041be <RTC_Alarm_IRQHandler+0x1e>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRA);
 80041b2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80041b6:	f7fd fd9b 	bl	8001cf0 <RTC_ClearITPendingBit>

		/* Call user function for Alarm A */
		TM_RTC_AlarmAHandler();
 80041ba:	f7ff ffbb 	bl	8004134 <TM_RTC_AlarmAHandler>
	}

	/* RTC Alarm B check */
	if (RTC_GetITStatus(RTC_IT_ALRB) != RESET) {
 80041be:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80041c2:	f7fd fd61 	bl	8001c88 <RTC_GetITStatus>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <RTC_Alarm_IRQHandler+0x38>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRB);
 80041cc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80041d0:	f7fd fd8e 	bl	8001cf0 <RTC_ClearITPendingBit>

		/* Call user function for Alarm B */
		TM_RTC_AlarmBHandler();
 80041d4:	f7ff ffc4 	bl	8004160 <TM_RTC_AlarmBHandler>
	}

	/* Clear EXTI line 17 bit */
	EXTI->PR = 0x00020000;
 80041d8:	4b02      	ldr	r3, [pc, #8]	; (80041e4 <RTC_Alarm_IRQHandler+0x44>)
 80041da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80041de:	615a      	str	r2, [r3, #20]
}
 80041e0:	bf00      	nop
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40013c00 	.word	0x40013c00

080041e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80041e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004220 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80041ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80041ee:	e003      	b.n	80041f8 <LoopCopyDataInit>

080041f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80041f0:	4b0c      	ldr	r3, [pc, #48]	; (8004224 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80041f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80041f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80041f6:	3104      	adds	r1, #4

080041f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80041f8:	480b      	ldr	r0, [pc, #44]	; (8004228 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80041fa:	4b0c      	ldr	r3, [pc, #48]	; (800422c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80041fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80041fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004200:	d3f6      	bcc.n	80041f0 <CopyDataInit>
  ldr  r2, =_sbss
 8004202:	4a0b      	ldr	r2, [pc, #44]	; (8004230 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004204:	e002      	b.n	800420c <LoopFillZerobss>

08004206 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004206:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004208:	f842 3b04 	str.w	r3, [r2], #4

0800420c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800420c:	4b09      	ldr	r3, [pc, #36]	; (8004234 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800420e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004210:	d3f9      	bcc.n	8004206 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004212:	f000 fa6d 	bl	80046f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004216:	f000 fc0f 	bl	8004a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800421a:	f7fe fd19 	bl	8002c50 <main>
  bx  lr    
 800421e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004220:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004224:	08004e7c 	.word	0x08004e7c
  ldr  r0, =_sdata
 8004228:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800422c:	20000278 	.word	0x20000278
  ldr  r2, =_sbss
 8004230:	20000278 	.word	0x20000278
  ldr  r3, = _ebss
 8004234:	20000638 	.word	0x20000638

08004238 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004238:	e7fe      	b.n	8004238 <ADC_IRQHandler>
	...

0800423c <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 8004240:	f000 f83a 	bl	80042b8 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 8004244:	480b      	ldr	r0, [pc, #44]	; (8004274 <UB_LCD_2x16_Init+0x38>)
 8004246:	f000 fa14 	bl	8004672 <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 800424a:	f000 f8db 	bl	8004404 <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 800424e:	2028      	movs	r0, #40	; 0x28
 8004250:	f000 f90c 	bl	800446c <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 8004254:	2006      	movs	r0, #6
 8004256:	f000 f909 	bl	800446c <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 800425a:	200c      	movs	r0, #12
 800425c:	f000 f906 	bl	800446c <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8004260:	2001      	movs	r0, #1
 8004262:	f000 f903 	bl	800446c <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8004266:	f24c 3050 	movw	r0, #50000	; 0xc350
 800426a:	f000 fa02 	bl	8004672 <P_LCD_2x16_Delay>
}
 800426e:	bf00      	nop
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	000186a0 	.word	0x000186a0

08004278 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	603a      	str	r2, [r7, #0]
 8004282:	71fb      	strb	r3, [r7, #7]
 8004284:	460b      	mov	r3, r1
 8004286:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 8004288:	79ba      	ldrb	r2, [r7, #6]
 800428a:	79fb      	ldrb	r3, [r7, #7]
 800428c:	4611      	mov	r1, r2
 800428e:	4618      	mov	r0, r3
 8004290:	f000 f9ca 	bl	8004628 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8004294:	e007      	b.n	80042a6 <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	4618      	mov	r0, r3
 800429c:	f000 f955 	bl	800454a <P_LCD_2x16_Data>
    ptr++;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	3301      	adds	r3, #1
 80042a4:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1f3      	bne.n	8004296 <UB_LCD_2x16_String+0x1e>
  }
}
 80042ae:	bf00      	nop
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
	...

080042b8 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 80042be:	2300      	movs	r3, #0
 80042c0:	73fb      	strb	r3, [r7, #15]
 80042c2:	e043      	b.n	800434c <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 80042c4:	7bfa      	ldrb	r2, [r7, #15]
 80042c6:	4925      	ldr	r1, [pc, #148]	; (800435c <P_LCD_2x16_InitIO+0xa4>)
 80042c8:	4613      	mov	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	4413      	add	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	440b      	add	r3, r1
 80042d2:	330c      	adds	r3, #12
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2101      	movs	r1, #1
 80042d8:	4618      	mov	r0, r3
 80042da:	f7fd f8b1 	bl	8001440 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 80042de:	7bfa      	ldrb	r2, [r7, #15]
 80042e0:	491e      	ldr	r1, [pc, #120]	; (800435c <P_LCD_2x16_InitIO+0xa4>)
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	440b      	add	r3, r1
 80042ec:	3308      	adds	r3, #8
 80042ee:	881b      	ldrh	r3, [r3, #0]
 80042f0:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80042f2:	2301      	movs	r3, #1
 80042f4:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80042f6:	2300      	movs	r3, #0
 80042f8:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80042fa:	2301      	movs	r3, #1
 80042fc:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80042fe:	2302      	movs	r3, #2
 8004300:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8004302:	7bfa      	ldrb	r2, [r7, #15]
 8004304:	4915      	ldr	r1, [pc, #84]	; (800435c <P_LCD_2x16_InitIO+0xa4>)
 8004306:	4613      	mov	r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	4413      	add	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	440b      	add	r3, r1
 8004310:	3304      	adds	r3, #4
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	1d3a      	adds	r2, r7, #4
 8004316:	4611      	mov	r1, r2
 8004318:	4618      	mov	r0, r3
 800431a:	f7fc fe15 	bl	8000f48 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 800431e:	7bfa      	ldrb	r2, [r7, #15]
 8004320:	490e      	ldr	r1, [pc, #56]	; (800435c <P_LCD_2x16_InitIO+0xa4>)
 8004322:	4613      	mov	r3, r2
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4413      	add	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	440b      	add	r3, r1
 800432c:	3310      	adds	r3, #16
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d104      	bne.n	800433e <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 8004334:	7bfb      	ldrb	r3, [r7, #15]
 8004336:	4618      	mov	r0, r3
 8004338:	f000 f812 	bl	8004360 <P_LCD_2x16_PinLo>
 800433c:	e003      	b.n	8004346 <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 800433e:	7bfb      	ldrb	r3, [r7, #15]
 8004340:	4618      	mov	r0, r3
 8004342:	f000 f82d 	bl	80043a0 <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8004346:	7bfb      	ldrb	r3, [r7, #15]
 8004348:	3301      	adds	r3, #1
 800434a:	73fb      	strb	r3, [r7, #15]
 800434c:	7bfb      	ldrb	r3, [r7, #15]
 800434e:	2b05      	cmp	r3, #5
 8004350:	d9b8      	bls.n	80042c4 <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 8004352:	bf00      	nop
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	2000002c 	.word	0x2000002c

08004360 <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 800436a:	79fa      	ldrb	r2, [r7, #7]
 800436c:	490b      	ldr	r1, [pc, #44]	; (800439c <P_LCD_2x16_PinLo+0x3c>)
 800436e:	4613      	mov	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	440b      	add	r3, r1
 8004378:	3304      	adds	r3, #4
 800437a:	6819      	ldr	r1, [r3, #0]
 800437c:	79fa      	ldrb	r2, [r7, #7]
 800437e:	4807      	ldr	r0, [pc, #28]	; (800439c <P_LCD_2x16_PinLo+0x3c>)
 8004380:	4613      	mov	r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	4413      	add	r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	4403      	add	r3, r0
 800438a:	3308      	adds	r3, #8
 800438c:	881b      	ldrh	r3, [r3, #0]
 800438e:	834b      	strh	r3, [r1, #26]
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	2000002c 	.word	0x2000002c

080043a0 <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	4603      	mov	r3, r0
 80043a8:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 80043aa:	79fa      	ldrb	r2, [r7, #7]
 80043ac:	490b      	ldr	r1, [pc, #44]	; (80043dc <P_LCD_2x16_PinHi+0x3c>)
 80043ae:	4613      	mov	r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	4413      	add	r3, r2
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	440b      	add	r3, r1
 80043b8:	3304      	adds	r3, #4
 80043ba:	6819      	ldr	r1, [r3, #0]
 80043bc:	79fa      	ldrb	r2, [r7, #7]
 80043be:	4807      	ldr	r0, [pc, #28]	; (80043dc <P_LCD_2x16_PinHi+0x3c>)
 80043c0:	4613      	mov	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4413      	add	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4403      	add	r3, r0
 80043ca:	3308      	adds	r3, #8
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	830b      	strh	r3, [r1, #24]
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr
 80043dc:	2000002c 	.word	0x2000002c

080043e0 <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 80043e4:	2001      	movs	r0, #1
 80043e6:	f7ff ffdb 	bl	80043a0 <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 80043ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80043ee:	f000 f940 	bl	8004672 <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 80043f2:	2001      	movs	r0, #1
 80043f4:	f7ff ffb4 	bl	8004360 <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 80043f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80043fc:	f000 f939 	bl	8004672 <P_LCD_2x16_Delay>
}
 8004400:	bf00      	nop
 8004402:	bd80      	pop	{r7, pc}

08004404 <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8004408:	2002      	movs	r0, #2
 800440a:	f7ff ffc9 	bl	80043a0 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 800440e:	2003      	movs	r0, #3
 8004410:	f7ff ffc6 	bl	80043a0 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8004414:	2004      	movs	r0, #4
 8004416:	f7ff ffa3 	bl	8004360 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 800441a:	2005      	movs	r0, #5
 800441c:	f7ff ffa0 	bl	8004360 <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 8004420:	f7ff ffde 	bl	80043e0 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8004424:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004428:	f000 f923 	bl	8004672 <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 800442c:	f7ff ffd8 	bl	80043e0 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8004430:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004434:	f000 f91d 	bl	8004672 <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 8004438:	f7ff ffd2 	bl	80043e0 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 800443c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004440:	f000 f917 	bl	8004672 <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 8004444:	2002      	movs	r0, #2
 8004446:	f7ff ff8b 	bl	8004360 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 800444a:	2003      	movs	r0, #3
 800444c:	f7ff ffa8 	bl	80043a0 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8004450:	2004      	movs	r0, #4
 8004452:	f7ff ff85 	bl	8004360 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8004456:	2005      	movs	r0, #5
 8004458:	f7ff ff82 	bl	8004360 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 800445c:	f7ff ffc0 	bl	80043e0 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8004460:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004464:	f000 f905 	bl	8004672 <P_LCD_2x16_Delay>
}
 8004468:	bf00      	nop
 800446a:	bd80      	pop	{r7, pc}

0800446c <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 8004476:	2000      	movs	r0, #0
 8004478:	f7ff ff72 	bl	8004360 <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 800447c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004480:	2b00      	cmp	r3, #0
 8004482:	da03      	bge.n	800448c <P_LCD_2x16_Cmd+0x20>
 8004484:	2005      	movs	r0, #5
 8004486:	f7ff ff8b 	bl	80043a0 <P_LCD_2x16_PinHi>
 800448a:	e002      	b.n	8004492 <P_LCD_2x16_Cmd+0x26>
 800448c:	2005      	movs	r0, #5
 800448e:	f7ff ff67 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8004492:	79fb      	ldrb	r3, [r7, #7]
 8004494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004498:	2b00      	cmp	r3, #0
 800449a:	d003      	beq.n	80044a4 <P_LCD_2x16_Cmd+0x38>
 800449c:	2004      	movs	r0, #4
 800449e:	f7ff ff7f 	bl	80043a0 <P_LCD_2x16_PinHi>
 80044a2:	e002      	b.n	80044aa <P_LCD_2x16_Cmd+0x3e>
 80044a4:	2004      	movs	r0, #4
 80044a6:	f7ff ff5b 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 80044aa:	79fb      	ldrb	r3, [r7, #7]
 80044ac:	f003 0320 	and.w	r3, r3, #32
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <P_LCD_2x16_Cmd+0x50>
 80044b4:	2003      	movs	r0, #3
 80044b6:	f7ff ff73 	bl	80043a0 <P_LCD_2x16_PinHi>
 80044ba:	e002      	b.n	80044c2 <P_LCD_2x16_Cmd+0x56>
 80044bc:	2003      	movs	r0, #3
 80044be:	f7ff ff4f 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	f003 0310 	and.w	r3, r3, #16
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d003      	beq.n	80044d4 <P_LCD_2x16_Cmd+0x68>
 80044cc:	2002      	movs	r0, #2
 80044ce:	f7ff ff67 	bl	80043a0 <P_LCD_2x16_PinHi>
 80044d2:	e002      	b.n	80044da <P_LCD_2x16_Cmd+0x6e>
 80044d4:	2002      	movs	r0, #2
 80044d6:	f7ff ff43 	bl	8004360 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 80044da:	f7ff ff81 	bl	80043e0 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 80044de:	79fb      	ldrb	r3, [r7, #7]
 80044e0:	f003 0308 	and.w	r3, r3, #8
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d003      	beq.n	80044f0 <P_LCD_2x16_Cmd+0x84>
 80044e8:	2005      	movs	r0, #5
 80044ea:	f7ff ff59 	bl	80043a0 <P_LCD_2x16_PinHi>
 80044ee:	e002      	b.n	80044f6 <P_LCD_2x16_Cmd+0x8a>
 80044f0:	2005      	movs	r0, #5
 80044f2:	f7ff ff35 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 80044f6:	79fb      	ldrb	r3, [r7, #7]
 80044f8:	f003 0304 	and.w	r3, r3, #4
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d003      	beq.n	8004508 <P_LCD_2x16_Cmd+0x9c>
 8004500:	2004      	movs	r0, #4
 8004502:	f7ff ff4d 	bl	80043a0 <P_LCD_2x16_PinHi>
 8004506:	e002      	b.n	800450e <P_LCD_2x16_Cmd+0xa2>
 8004508:	2004      	movs	r0, #4
 800450a:	f7ff ff29 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	f003 0302 	and.w	r3, r3, #2
 8004514:	2b00      	cmp	r3, #0
 8004516:	d003      	beq.n	8004520 <P_LCD_2x16_Cmd+0xb4>
 8004518:	2003      	movs	r0, #3
 800451a:	f7ff ff41 	bl	80043a0 <P_LCD_2x16_PinHi>
 800451e:	e002      	b.n	8004526 <P_LCD_2x16_Cmd+0xba>
 8004520:	2003      	movs	r0, #3
 8004522:	f7ff ff1d 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8004526:	79fb      	ldrb	r3, [r7, #7]
 8004528:	f003 0301 	and.w	r3, r3, #1
 800452c:	2b00      	cmp	r3, #0
 800452e:	d003      	beq.n	8004538 <P_LCD_2x16_Cmd+0xcc>
 8004530:	2002      	movs	r0, #2
 8004532:	f7ff ff35 	bl	80043a0 <P_LCD_2x16_PinHi>
 8004536:	e002      	b.n	800453e <P_LCD_2x16_Cmd+0xd2>
 8004538:	2002      	movs	r0, #2
 800453a:	f7ff ff11 	bl	8004360 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 800453e:	f7ff ff4f 	bl	80043e0 <P_LCD_2x16_Clk>
}
 8004542:	bf00      	nop
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b082      	sub	sp, #8
 800454e:	af00      	add	r7, sp, #0
 8004550:	4603      	mov	r3, r0
 8004552:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 8004554:	2000      	movs	r0, #0
 8004556:	f7ff ff23 	bl	80043a0 <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 800455a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800455e:	2b00      	cmp	r3, #0
 8004560:	da03      	bge.n	800456a <P_LCD_2x16_Data+0x20>
 8004562:	2005      	movs	r0, #5
 8004564:	f7ff ff1c 	bl	80043a0 <P_LCD_2x16_PinHi>
 8004568:	e002      	b.n	8004570 <P_LCD_2x16_Data+0x26>
 800456a:	2005      	movs	r0, #5
 800456c:	f7ff fef8 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8004570:	79fb      	ldrb	r3, [r7, #7]
 8004572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <P_LCD_2x16_Data+0x38>
 800457a:	2004      	movs	r0, #4
 800457c:	f7ff ff10 	bl	80043a0 <P_LCD_2x16_PinHi>
 8004580:	e002      	b.n	8004588 <P_LCD_2x16_Data+0x3e>
 8004582:	2004      	movs	r0, #4
 8004584:	f7ff feec 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8004588:	79fb      	ldrb	r3, [r7, #7]
 800458a:	f003 0320 	and.w	r3, r3, #32
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <P_LCD_2x16_Data+0x50>
 8004592:	2003      	movs	r0, #3
 8004594:	f7ff ff04 	bl	80043a0 <P_LCD_2x16_PinHi>
 8004598:	e002      	b.n	80045a0 <P_LCD_2x16_Data+0x56>
 800459a:	2003      	movs	r0, #3
 800459c:	f7ff fee0 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <P_LCD_2x16_Data+0x68>
 80045aa:	2002      	movs	r0, #2
 80045ac:	f7ff fef8 	bl	80043a0 <P_LCD_2x16_PinHi>
 80045b0:	e002      	b.n	80045b8 <P_LCD_2x16_Data+0x6e>
 80045b2:	2002      	movs	r0, #2
 80045b4:	f7ff fed4 	bl	8004360 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 80045b8:	f7ff ff12 	bl	80043e0 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 80045bc:	79fb      	ldrb	r3, [r7, #7]
 80045be:	f003 0308 	and.w	r3, r3, #8
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <P_LCD_2x16_Data+0x84>
 80045c6:	2005      	movs	r0, #5
 80045c8:	f7ff feea 	bl	80043a0 <P_LCD_2x16_PinHi>
 80045cc:	e002      	b.n	80045d4 <P_LCD_2x16_Data+0x8a>
 80045ce:	2005      	movs	r0, #5
 80045d0:	f7ff fec6 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 80045d4:	79fb      	ldrb	r3, [r7, #7]
 80045d6:	f003 0304 	and.w	r3, r3, #4
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <P_LCD_2x16_Data+0x9c>
 80045de:	2004      	movs	r0, #4
 80045e0:	f7ff fede 	bl	80043a0 <P_LCD_2x16_PinHi>
 80045e4:	e002      	b.n	80045ec <P_LCD_2x16_Data+0xa2>
 80045e6:	2004      	movs	r0, #4
 80045e8:	f7ff feba 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 80045ec:	79fb      	ldrb	r3, [r7, #7]
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <P_LCD_2x16_Data+0xb4>
 80045f6:	2003      	movs	r0, #3
 80045f8:	f7ff fed2 	bl	80043a0 <P_LCD_2x16_PinHi>
 80045fc:	e002      	b.n	8004604 <P_LCD_2x16_Data+0xba>
 80045fe:	2003      	movs	r0, #3
 8004600:	f7ff feae 	bl	8004360 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8004604:	79fb      	ldrb	r3, [r7, #7]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <P_LCD_2x16_Data+0xcc>
 800460e:	2002      	movs	r0, #2
 8004610:	f7ff fec6 	bl	80043a0 <P_LCD_2x16_PinHi>
 8004614:	e002      	b.n	800461c <P_LCD_2x16_Data+0xd2>
 8004616:	2002      	movs	r0, #2
 8004618:	f7ff fea2 	bl	8004360 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 800461c:	f7ff fee0 	bl	80043e0 <P_LCD_2x16_Clk>
}
 8004620:	bf00      	nop
 8004622:	3708      	adds	r7, #8
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	4603      	mov	r3, r0
 8004630:	460a      	mov	r2, r1
 8004632:	71fb      	strb	r3, [r7, #7]
 8004634:	4613      	mov	r3, r2
 8004636:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 8004638:	79fb      	ldrb	r3, [r7, #7]
 800463a:	2b0f      	cmp	r3, #15
 800463c:	d901      	bls.n	8004642 <P_LCD_2x16_Cursor+0x1a>
 800463e:	2300      	movs	r3, #0
 8004640:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 8004642:	79bb      	ldrb	r3, [r7, #6]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d901      	bls.n	800464c <P_LCD_2x16_Cursor+0x24>
 8004648:	2300      	movs	r3, #0
 800464a:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 800464c:	79bb      	ldrb	r3, [r7, #6]
 800464e:	019b      	lsls	r3, r3, #6
 8004650:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 8004652:	7bfa      	ldrb	r2, [r7, #15]
 8004654:	79fb      	ldrb	r3, [r7, #7]
 8004656:	4313      	orrs	r3, r2
 8004658:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 800465a:	7bfb      	ldrb	r3, [r7, #15]
 800465c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004660:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 8004662:	7bfb      	ldrb	r3, [r7, #15]
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff ff01 	bl	800446c <P_LCD_2x16_Cmd>
}
 800466a:	bf00      	nop
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 8004672:	b480      	push	{r7}
 8004674:	b083      	sub	sp, #12
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
  while(nCount--)
 800467a:	bf00      	nop
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	1e5a      	subs	r2, r3, #1
 8004680:	607a      	str	r2, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1fa      	bne.n	800467c <P_LCD_2x16_Delay+0xa>
  {
  }
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8004692:	b480      	push	{r7}
 8004694:	af00      	add	r7, sp, #0
}
 8004696:	bf00      	nop
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80046a4:	e7fe      	b.n	80046a4 <HardFault_Handler+0x4>

080046a6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80046a6:	b480      	push	{r7}
 80046a8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80046aa:	e7fe      	b.n	80046aa <MemManage_Handler+0x4>

080046ac <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80046b0:	e7fe      	b.n	80046b0 <BusFault_Handler+0x4>

080046b2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80046b2:	b480      	push	{r7}
 80046b4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80046b6:	e7fe      	b.n	80046b6 <UsageFault_Handler+0x4>

080046b8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80046b8:	b480      	push	{r7}
 80046ba:	af00      	add	r7, sp, #0
}
 80046bc:	bf00      	nop
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr

080046c6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80046c6:	b480      	push	{r7}
 80046c8:	af00      	add	r7, sp, #0
}
 80046ca:	bf00      	nop
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0
}
 80046d8:	bf00      	nop
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr

080046e2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	af00      	add	r7, sp, #0
	task_scheduler();
 80046e6:	f7fe fb0b 	bl	8002d00 <task_scheduler>
}
 80046ea:	bf00      	nop
 80046ec:	bd80      	pop	{r7, pc}
	...

080046f0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80046f4:	4a12      	ldr	r2, [pc, #72]	; (8004740 <SystemInit+0x50>)
 80046f6:	4b12      	ldr	r3, [pc, #72]	; (8004740 <SystemInit+0x50>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004700:	4b0f      	ldr	r3, [pc, #60]	; (8004740 <SystemInit+0x50>)
 8004702:	2200      	movs	r2, #0
 8004704:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004706:	4a0e      	ldr	r2, [pc, #56]	; (8004740 <SystemInit+0x50>)
 8004708:	4b0d      	ldr	r3, [pc, #52]	; (8004740 <SystemInit+0x50>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004710:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004714:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004716:	4b0a      	ldr	r3, [pc, #40]	; (8004740 <SystemInit+0x50>)
 8004718:	4a0a      	ldr	r2, [pc, #40]	; (8004744 <SystemInit+0x54>)
 800471a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800471c:	4a08      	ldr	r2, [pc, #32]	; (8004740 <SystemInit+0x50>)
 800471e:	4b08      	ldr	r3, [pc, #32]	; (8004740 <SystemInit+0x50>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004726:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004728:	4b05      	ldr	r3, [pc, #20]	; (8004740 <SystemInit+0x50>)
 800472a:	2200      	movs	r2, #0
 800472c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800472e:	f000 f80d 	bl	800474c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004732:	4b05      	ldr	r3, [pc, #20]	; (8004748 <SystemInit+0x58>)
 8004734:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004738:	609a      	str	r2, [r3, #8]
#endif
}
 800473a:	bf00      	nop
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	40023800 	.word	0x40023800
 8004744:	24003010 	.word	0x24003010
 8004748:	e000ed00 	.word	0xe000ed00

0800474c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8004752:	2300      	movs	r3, #0
 8004754:	607b      	str	r3, [r7, #4]
 8004756:	2300      	movs	r3, #0
 8004758:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800475a:	4a36      	ldr	r2, [pc, #216]	; (8004834 <SetSysClock+0xe8>)
 800475c:	4b35      	ldr	r3, [pc, #212]	; (8004834 <SetSysClock+0xe8>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004764:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8004766:	4b33      	ldr	r3, [pc, #204]	; (8004834 <SetSysClock+0xe8>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800476e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	3301      	adds	r3, #1
 8004774:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d103      	bne.n	8004784 <SetSysClock+0x38>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004782:	d1f0      	bne.n	8004766 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8004784:	4b2b      	ldr	r3, [pc, #172]	; (8004834 <SetSysClock+0xe8>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d002      	beq.n	8004796 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8004790:	2301      	movs	r3, #1
 8004792:	603b      	str	r3, [r7, #0]
 8004794:	e001      	b.n	800479a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8004796:	2300      	movs	r3, #0
 8004798:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b01      	cmp	r3, #1
 800479e:	d142      	bne.n	8004826 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80047a0:	4a24      	ldr	r2, [pc, #144]	; (8004834 <SetSysClock+0xe8>)
 80047a2:	4b24      	ldr	r3, [pc, #144]	; (8004834 <SetSysClock+0xe8>)
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047aa:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80047ac:	4a22      	ldr	r2, [pc, #136]	; (8004838 <SetSysClock+0xec>)
 80047ae:	4b22      	ldr	r3, [pc, #136]	; (8004838 <SetSysClock+0xec>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047b6:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80047b8:	4a1e      	ldr	r2, [pc, #120]	; (8004834 <SetSysClock+0xe8>)
 80047ba:	4b1e      	ldr	r3, [pc, #120]	; (8004834 <SetSysClock+0xe8>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80047c0:	4a1c      	ldr	r2, [pc, #112]	; (8004834 <SetSysClock+0xe8>)
 80047c2:	4b1c      	ldr	r3, [pc, #112]	; (8004834 <SetSysClock+0xe8>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047ca:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80047cc:	4a19      	ldr	r2, [pc, #100]	; (8004834 <SetSysClock+0xe8>)
 80047ce:	4b19      	ldr	r3, [pc, #100]	; (8004834 <SetSysClock+0xe8>)
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80047d6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80047d8:	4b16      	ldr	r3, [pc, #88]	; (8004834 <SetSysClock+0xe8>)
 80047da:	4a18      	ldr	r2, [pc, #96]	; (800483c <SetSysClock+0xf0>)
 80047dc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80047de:	4a15      	ldr	r2, [pc, #84]	; (8004834 <SetSysClock+0xe8>)
 80047e0:	4b14      	ldr	r3, [pc, #80]	; (8004834 <SetSysClock+0xe8>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047e8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80047ea:	bf00      	nop
 80047ec:	4b11      	ldr	r3, [pc, #68]	; (8004834 <SetSysClock+0xe8>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d0f9      	beq.n	80047ec <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80047f8:	4b11      	ldr	r3, [pc, #68]	; (8004840 <SetSysClock+0xf4>)
 80047fa:	f240 6205 	movw	r2, #1541	; 0x605
 80047fe:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8004800:	4a0c      	ldr	r2, [pc, #48]	; (8004834 <SetSysClock+0xe8>)
 8004802:	4b0c      	ldr	r3, [pc, #48]	; (8004834 <SetSysClock+0xe8>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f023 0303 	bic.w	r3, r3, #3
 800480a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800480c:	4a09      	ldr	r2, [pc, #36]	; (8004834 <SetSysClock+0xe8>)
 800480e:	4b09      	ldr	r3, [pc, #36]	; (8004834 <SetSysClock+0xe8>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f043 0302 	orr.w	r3, r3, #2
 8004816:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8004818:	bf00      	nop
 800481a:	4b06      	ldr	r3, [pc, #24]	; (8004834 <SetSysClock+0xe8>)
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	f003 030c 	and.w	r3, r3, #12
 8004822:	2b08      	cmp	r3, #8
 8004824:	d1f9      	bne.n	800481a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8004826:	bf00      	nop
 8004828:	370c      	adds	r7, #12
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	40023800 	.word	0x40023800
 8004838:	40007000 	.word	0x40007000
 800483c:	07405408 	.word	0x07405408
 8004840:	40023c00 	.word	0x40023c00

08004844 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8004850:	2301      	movs	r3, #1
 8004852:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8004854:	e004      	b.n	8004860 <ts_itoa+0x1c>
		div *= base;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	fb02 f303 	mul.w	r3, r2, r3
 800485e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	68ba      	ldr	r2, [r7, #8]
 8004864:	fbb2 f2f3 	udiv	r2, r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	429a      	cmp	r2, r3
 800486c:	d2f3      	bcs.n	8004856 <ts_itoa+0x12>

	while (div != 0)
 800486e:	e029      	b.n	80048c4 <ts_itoa+0x80>
	{
		int num = d/div;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	fbb2 f3f3 	udiv	r3, r2, r3
 8004878:	613b      	str	r3, [r7, #16]
		d = d%div;
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	fbb3 f1f2 	udiv	r1, r3, r2
 8004882:	fb02 f201 	mul.w	r2, r2, r1
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	60bb      	str	r3, [r7, #8]
		div /= base;
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	fb92 f3f3 	sdiv	r3, r2, r3
 8004892:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	2b09      	cmp	r3, #9
 8004898:	dd0a      	ble.n	80048b0 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	1c59      	adds	r1, r3, #1
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	6011      	str	r1, [r2, #0]
 80048a4:	693a      	ldr	r2, [r7, #16]
 80048a6:	b2d2      	uxtb	r2, r2
 80048a8:	3237      	adds	r2, #55	; 0x37
 80048aa:	b2d2      	uxtb	r2, r2
 80048ac:	701a      	strb	r2, [r3, #0]
 80048ae:	e009      	b.n	80048c4 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	1c59      	adds	r1, r3, #1
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	6011      	str	r1, [r2, #0]
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	b2d2      	uxtb	r2, r2
 80048be:	3230      	adds	r2, #48	; 0x30
 80048c0:	b2d2      	uxtb	r2, r2
 80048c2:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1d2      	bne.n	8004870 <ts_itoa+0x2c>
	}
}
 80048ca:	bf00      	nop
 80048cc:	371c      	adds	r7, #28
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr

080048d6 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b088      	sub	sp, #32
 80048da:	af00      	add	r7, sp, #0
 80048dc:	60f8      	str	r0, [r7, #12]
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80048e6:	e07d      	b.n	80049e4 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	2b25      	cmp	r3, #37	; 0x25
 80048ee:	d171      	bne.n	80049d4 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	3301      	adds	r3, #1
 80048f4:	60bb      	str	r3, [r7, #8]
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	2b64      	cmp	r3, #100	; 0x64
 80048fc:	d01e      	beq.n	800493c <ts_formatstring+0x66>
 80048fe:	2b64      	cmp	r3, #100	; 0x64
 8004900:	dc06      	bgt.n	8004910 <ts_formatstring+0x3a>
 8004902:	2b58      	cmp	r3, #88	; 0x58
 8004904:	d050      	beq.n	80049a8 <ts_formatstring+0xd2>
 8004906:	2b63      	cmp	r3, #99	; 0x63
 8004908:	d00e      	beq.n	8004928 <ts_formatstring+0x52>
 800490a:	2b25      	cmp	r3, #37	; 0x25
 800490c:	d058      	beq.n	80049c0 <ts_formatstring+0xea>
 800490e:	e05d      	b.n	80049cc <ts_formatstring+0xf6>
 8004910:	2b73      	cmp	r3, #115	; 0x73
 8004912:	d02b      	beq.n	800496c <ts_formatstring+0x96>
 8004914:	2b73      	cmp	r3, #115	; 0x73
 8004916:	dc02      	bgt.n	800491e <ts_formatstring+0x48>
 8004918:	2b69      	cmp	r3, #105	; 0x69
 800491a:	d00f      	beq.n	800493c <ts_formatstring+0x66>
 800491c:	e056      	b.n	80049cc <ts_formatstring+0xf6>
 800491e:	2b75      	cmp	r3, #117	; 0x75
 8004920:	d037      	beq.n	8004992 <ts_formatstring+0xbc>
 8004922:	2b78      	cmp	r3, #120	; 0x78
 8004924:	d040      	beq.n	80049a8 <ts_formatstring+0xd2>
 8004926:	e051      	b.n	80049cc <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	60fa      	str	r2, [r7, #12]
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	1d11      	adds	r1, r2, #4
 8004932:	6079      	str	r1, [r7, #4]
 8004934:	6812      	ldr	r2, [r2, #0]
 8004936:	b2d2      	uxtb	r2, r2
 8004938:	701a      	strb	r2, [r3, #0]
				break;
 800493a:	e047      	b.n	80049cc <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	1d1a      	adds	r2, r3, #4
 8004940:	607a      	str	r2, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	2b00      	cmp	r3, #0
 800494a:	da07      	bge.n	800495c <ts_formatstring+0x86>
					{
						val *= -1;
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	425b      	negs	r3, r3
 8004950:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	60fa      	str	r2, [r7, #12]
 8004958:	222d      	movs	r2, #45	; 0x2d
 800495a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800495c:	69f9      	ldr	r1, [r7, #28]
 800495e:	f107 030c 	add.w	r3, r7, #12
 8004962:	220a      	movs	r2, #10
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff ff6d 	bl	8004844 <ts_itoa>
				}
				break;
 800496a:	e02f      	b.n	80049cc <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	1d1a      	adds	r2, r3, #4
 8004970:	607a      	str	r2, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8004976:	e007      	b.n	8004988 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	60fa      	str	r2, [r7, #12]
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	1c51      	adds	r1, r2, #1
 8004982:	61b9      	str	r1, [r7, #24]
 8004984:	7812      	ldrb	r2, [r2, #0]
 8004986:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1f3      	bne.n	8004978 <ts_formatstring+0xa2>
					}
				}
				break;
 8004990:	e01c      	b.n	80049cc <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	1d1a      	adds	r2, r3, #4
 8004996:	607a      	str	r2, [r7, #4]
 8004998:	6819      	ldr	r1, [r3, #0]
 800499a:	f107 030c 	add.w	r3, r7, #12
 800499e:	220a      	movs	r2, #10
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7ff ff4f 	bl	8004844 <ts_itoa>
				break;
 80049a6:	e011      	b.n	80049cc <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	1d1a      	adds	r2, r3, #4
 80049ac:	607a      	str	r2, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4619      	mov	r1, r3
 80049b2:	f107 030c 	add.w	r3, r7, #12
 80049b6:	2210      	movs	r2, #16
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff ff43 	bl	8004844 <ts_itoa>
				break;
 80049be:	e005      	b.n	80049cc <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	1c5a      	adds	r2, r3, #1
 80049c4:	60fa      	str	r2, [r7, #12]
 80049c6:	2225      	movs	r2, #37	; 0x25
 80049c8:	701a      	strb	r2, [r3, #0]
				  break;
 80049ca:	bf00      	nop
			}
			fmt++;
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	3301      	adds	r3, #1
 80049d0:	60bb      	str	r3, [r7, #8]
 80049d2:	e007      	b.n	80049e4 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	1c5a      	adds	r2, r3, #1
 80049d8:	60fa      	str	r2, [r7, #12]
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	1c51      	adds	r1, r2, #1
 80049de:	60b9      	str	r1, [r7, #8]
 80049e0:	7812      	ldrb	r2, [r2, #0]
 80049e2:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f47f af7d 	bne.w	80048e8 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	461a      	mov	r2, r3
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	1ad3      	subs	r3, r2, r3
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3720      	adds	r7, #32
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8004a04:	b40e      	push	{r1, r2, r3}
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b085      	sub	sp, #20
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8004a0e:	f107 0320 	add.w	r3, r7, #32
 8004a12:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	69f9      	ldr	r1, [r7, #28]
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7ff ff5c 	bl	80048d6 <ts_formatstring>
 8004a1e:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8004a20:	68fb      	ldr	r3, [r7, #12]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3714      	adds	r7, #20
 8004a26:	46bd      	mov	sp, r7
 8004a28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a2c:	b003      	add	sp, #12
 8004a2e:	4770      	bx	lr

08004a30 <atoi>:
 8004a30:	220a      	movs	r2, #10
 8004a32:	2100      	movs	r1, #0
 8004a34:	f000 b8c2 	b.w	8004bbc <strtol>

08004a38 <__libc_init_array>:
 8004a38:	b570      	push	{r4, r5, r6, lr}
 8004a3a:	4e0d      	ldr	r6, [pc, #52]	; (8004a70 <__libc_init_array+0x38>)
 8004a3c:	4c0d      	ldr	r4, [pc, #52]	; (8004a74 <__libc_init_array+0x3c>)
 8004a3e:	1ba4      	subs	r4, r4, r6
 8004a40:	10a4      	asrs	r4, r4, #2
 8004a42:	2500      	movs	r5, #0
 8004a44:	42a5      	cmp	r5, r4
 8004a46:	d109      	bne.n	8004a5c <__libc_init_array+0x24>
 8004a48:	4e0b      	ldr	r6, [pc, #44]	; (8004a78 <__libc_init_array+0x40>)
 8004a4a:	4c0c      	ldr	r4, [pc, #48]	; (8004a7c <__libc_init_array+0x44>)
 8004a4c:	f000 f8ee 	bl	8004c2c <_init>
 8004a50:	1ba4      	subs	r4, r4, r6
 8004a52:	10a4      	asrs	r4, r4, #2
 8004a54:	2500      	movs	r5, #0
 8004a56:	42a5      	cmp	r5, r4
 8004a58:	d105      	bne.n	8004a66 <__libc_init_array+0x2e>
 8004a5a:	bd70      	pop	{r4, r5, r6, pc}
 8004a5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a60:	4798      	blx	r3
 8004a62:	3501      	adds	r5, #1
 8004a64:	e7ee      	b.n	8004a44 <__libc_init_array+0xc>
 8004a66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a6a:	4798      	blx	r3
 8004a6c:	3501      	adds	r5, #1
 8004a6e:	e7f2      	b.n	8004a56 <__libc_init_array+0x1e>
 8004a70:	08004e74 	.word	0x08004e74
 8004a74:	08004e74 	.word	0x08004e74
 8004a78:	08004e74 	.word	0x08004e74
 8004a7c:	08004e78 	.word	0x08004e78

08004a80 <strcpy>:
 8004a80:	4603      	mov	r3, r0
 8004a82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a86:	f803 2b01 	strb.w	r2, [r3], #1
 8004a8a:	2a00      	cmp	r2, #0
 8004a8c:	d1f9      	bne.n	8004a82 <strcpy+0x2>
 8004a8e:	4770      	bx	lr

08004a90 <strncpy>:
 8004a90:	b570      	push	{r4, r5, r6, lr}
 8004a92:	4604      	mov	r4, r0
 8004a94:	b902      	cbnz	r2, 8004a98 <strncpy+0x8>
 8004a96:	bd70      	pop	{r4, r5, r6, pc}
 8004a98:	4623      	mov	r3, r4
 8004a9a:	f811 5b01 	ldrb.w	r5, [r1], #1
 8004a9e:	f803 5b01 	strb.w	r5, [r3], #1
 8004aa2:	1e56      	subs	r6, r2, #1
 8004aa4:	b91d      	cbnz	r5, 8004aae <strncpy+0x1e>
 8004aa6:	4414      	add	r4, r2
 8004aa8:	42a3      	cmp	r3, r4
 8004aaa:	d103      	bne.n	8004ab4 <strncpy+0x24>
 8004aac:	bd70      	pop	{r4, r5, r6, pc}
 8004aae:	461c      	mov	r4, r3
 8004ab0:	4632      	mov	r2, r6
 8004ab2:	e7ef      	b.n	8004a94 <strncpy+0x4>
 8004ab4:	f803 5b01 	strb.w	r5, [r3], #1
 8004ab8:	e7f6      	b.n	8004aa8 <strncpy+0x18>

08004aba <_strtol_l.isra.0>:
 8004aba:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004abe:	4680      	mov	r8, r0
 8004ac0:	4689      	mov	r9, r1
 8004ac2:	4692      	mov	sl, r2
 8004ac4:	461f      	mov	r7, r3
 8004ac6:	468b      	mov	fp, r1
 8004ac8:	465d      	mov	r5, fp
 8004aca:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004acc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004ad0:	f000 f88a 	bl	8004be8 <__locale_ctype_ptr_l>
 8004ad4:	4420      	add	r0, r4
 8004ad6:	7846      	ldrb	r6, [r0, #1]
 8004ad8:	f016 0608 	ands.w	r6, r6, #8
 8004adc:	d10b      	bne.n	8004af6 <_strtol_l.isra.0+0x3c>
 8004ade:	2c2d      	cmp	r4, #45	; 0x2d
 8004ae0:	d10b      	bne.n	8004afa <_strtol_l.isra.0+0x40>
 8004ae2:	782c      	ldrb	r4, [r5, #0]
 8004ae4:	2601      	movs	r6, #1
 8004ae6:	f10b 0502 	add.w	r5, fp, #2
 8004aea:	b167      	cbz	r7, 8004b06 <_strtol_l.isra.0+0x4c>
 8004aec:	2f10      	cmp	r7, #16
 8004aee:	d114      	bne.n	8004b1a <_strtol_l.isra.0+0x60>
 8004af0:	2c30      	cmp	r4, #48	; 0x30
 8004af2:	d00a      	beq.n	8004b0a <_strtol_l.isra.0+0x50>
 8004af4:	e011      	b.n	8004b1a <_strtol_l.isra.0+0x60>
 8004af6:	46ab      	mov	fp, r5
 8004af8:	e7e6      	b.n	8004ac8 <_strtol_l.isra.0+0xe>
 8004afa:	2c2b      	cmp	r4, #43	; 0x2b
 8004afc:	bf04      	itt	eq
 8004afe:	782c      	ldrbeq	r4, [r5, #0]
 8004b00:	f10b 0502 	addeq.w	r5, fp, #2
 8004b04:	e7f1      	b.n	8004aea <_strtol_l.isra.0+0x30>
 8004b06:	2c30      	cmp	r4, #48	; 0x30
 8004b08:	d127      	bne.n	8004b5a <_strtol_l.isra.0+0xa0>
 8004b0a:	782b      	ldrb	r3, [r5, #0]
 8004b0c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004b10:	2b58      	cmp	r3, #88	; 0x58
 8004b12:	d14b      	bne.n	8004bac <_strtol_l.isra.0+0xf2>
 8004b14:	786c      	ldrb	r4, [r5, #1]
 8004b16:	2710      	movs	r7, #16
 8004b18:	3502      	adds	r5, #2
 8004b1a:	2e00      	cmp	r6, #0
 8004b1c:	bf0c      	ite	eq
 8004b1e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004b22:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004b26:	2200      	movs	r2, #0
 8004b28:	fbb1 fef7 	udiv	lr, r1, r7
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	fb07 1c1e 	mls	ip, r7, lr, r1
 8004b32:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004b36:	2b09      	cmp	r3, #9
 8004b38:	d811      	bhi.n	8004b5e <_strtol_l.isra.0+0xa4>
 8004b3a:	461c      	mov	r4, r3
 8004b3c:	42a7      	cmp	r7, r4
 8004b3e:	dd1d      	ble.n	8004b7c <_strtol_l.isra.0+0xc2>
 8004b40:	1c53      	adds	r3, r2, #1
 8004b42:	d007      	beq.n	8004b54 <_strtol_l.isra.0+0x9a>
 8004b44:	4586      	cmp	lr, r0
 8004b46:	d316      	bcc.n	8004b76 <_strtol_l.isra.0+0xbc>
 8004b48:	d101      	bne.n	8004b4e <_strtol_l.isra.0+0x94>
 8004b4a:	45a4      	cmp	ip, r4
 8004b4c:	db13      	blt.n	8004b76 <_strtol_l.isra.0+0xbc>
 8004b4e:	fb00 4007 	mla	r0, r0, r7, r4
 8004b52:	2201      	movs	r2, #1
 8004b54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004b58:	e7eb      	b.n	8004b32 <_strtol_l.isra.0+0x78>
 8004b5a:	270a      	movs	r7, #10
 8004b5c:	e7dd      	b.n	8004b1a <_strtol_l.isra.0+0x60>
 8004b5e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004b62:	2b19      	cmp	r3, #25
 8004b64:	d801      	bhi.n	8004b6a <_strtol_l.isra.0+0xb0>
 8004b66:	3c37      	subs	r4, #55	; 0x37
 8004b68:	e7e8      	b.n	8004b3c <_strtol_l.isra.0+0x82>
 8004b6a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004b6e:	2b19      	cmp	r3, #25
 8004b70:	d804      	bhi.n	8004b7c <_strtol_l.isra.0+0xc2>
 8004b72:	3c57      	subs	r4, #87	; 0x57
 8004b74:	e7e2      	b.n	8004b3c <_strtol_l.isra.0+0x82>
 8004b76:	f04f 32ff 	mov.w	r2, #4294967295
 8004b7a:	e7eb      	b.n	8004b54 <_strtol_l.isra.0+0x9a>
 8004b7c:	1c53      	adds	r3, r2, #1
 8004b7e:	d108      	bne.n	8004b92 <_strtol_l.isra.0+0xd8>
 8004b80:	2322      	movs	r3, #34	; 0x22
 8004b82:	f8c8 3000 	str.w	r3, [r8]
 8004b86:	4608      	mov	r0, r1
 8004b88:	f1ba 0f00 	cmp.w	sl, #0
 8004b8c:	d107      	bne.n	8004b9e <_strtol_l.isra.0+0xe4>
 8004b8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b92:	b106      	cbz	r6, 8004b96 <_strtol_l.isra.0+0xdc>
 8004b94:	4240      	negs	r0, r0
 8004b96:	f1ba 0f00 	cmp.w	sl, #0
 8004b9a:	d00c      	beq.n	8004bb6 <_strtol_l.isra.0+0xfc>
 8004b9c:	b122      	cbz	r2, 8004ba8 <_strtol_l.isra.0+0xee>
 8004b9e:	3d01      	subs	r5, #1
 8004ba0:	f8ca 5000 	str.w	r5, [sl]
 8004ba4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ba8:	464d      	mov	r5, r9
 8004baa:	e7f9      	b.n	8004ba0 <_strtol_l.isra.0+0xe6>
 8004bac:	2430      	movs	r4, #48	; 0x30
 8004bae:	2f00      	cmp	r7, #0
 8004bb0:	d1b3      	bne.n	8004b1a <_strtol_l.isra.0+0x60>
 8004bb2:	2708      	movs	r7, #8
 8004bb4:	e7b1      	b.n	8004b1a <_strtol_l.isra.0+0x60>
 8004bb6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004bbc <strtol>:
 8004bbc:	4b08      	ldr	r3, [pc, #32]	; (8004be0 <strtol+0x24>)
 8004bbe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004bc0:	681c      	ldr	r4, [r3, #0]
 8004bc2:	4d08      	ldr	r5, [pc, #32]	; (8004be4 <strtol+0x28>)
 8004bc4:	6a23      	ldr	r3, [r4, #32]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	bf08      	it	eq
 8004bca:	462b      	moveq	r3, r5
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	460a      	mov	r2, r1
 8004bd2:	4601      	mov	r1, r0
 8004bd4:	4620      	mov	r0, r4
 8004bd6:	f7ff ff70 	bl	8004aba <_strtol_l.isra.0>
 8004bda:	b003      	add	sp, #12
 8004bdc:	bd30      	pop	{r4, r5, pc}
 8004bde:	bf00      	nop
 8004be0:	200000a8 	.word	0x200000a8
 8004be4:	2000010c 	.word	0x2000010c

08004be8 <__locale_ctype_ptr_l>:
 8004be8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004bec:	4770      	bx	lr

08004bee <__ascii_mbtowc>:
 8004bee:	b082      	sub	sp, #8
 8004bf0:	b901      	cbnz	r1, 8004bf4 <__ascii_mbtowc+0x6>
 8004bf2:	a901      	add	r1, sp, #4
 8004bf4:	b142      	cbz	r2, 8004c08 <__ascii_mbtowc+0x1a>
 8004bf6:	b14b      	cbz	r3, 8004c0c <__ascii_mbtowc+0x1e>
 8004bf8:	7813      	ldrb	r3, [r2, #0]
 8004bfa:	600b      	str	r3, [r1, #0]
 8004bfc:	7812      	ldrb	r2, [r2, #0]
 8004bfe:	1c10      	adds	r0, r2, #0
 8004c00:	bf18      	it	ne
 8004c02:	2001      	movne	r0, #1
 8004c04:	b002      	add	sp, #8
 8004c06:	4770      	bx	lr
 8004c08:	4610      	mov	r0, r2
 8004c0a:	e7fb      	b.n	8004c04 <__ascii_mbtowc+0x16>
 8004c0c:	f06f 0001 	mvn.w	r0, #1
 8004c10:	e7f8      	b.n	8004c04 <__ascii_mbtowc+0x16>

08004c12 <__ascii_wctomb>:
 8004c12:	b149      	cbz	r1, 8004c28 <__ascii_wctomb+0x16>
 8004c14:	2aff      	cmp	r2, #255	; 0xff
 8004c16:	bf85      	ittet	hi
 8004c18:	238a      	movhi	r3, #138	; 0x8a
 8004c1a:	6003      	strhi	r3, [r0, #0]
 8004c1c:	700a      	strbls	r2, [r1, #0]
 8004c1e:	f04f 30ff 	movhi.w	r0, #4294967295
 8004c22:	bf98      	it	ls
 8004c24:	2001      	movls	r0, #1
 8004c26:	4770      	bx	lr
 8004c28:	4608      	mov	r0, r1
 8004c2a:	4770      	bx	lr

08004c2c <_init>:
 8004c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c2e:	bf00      	nop
 8004c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c32:	bc08      	pop	{r3}
 8004c34:	469e      	mov	lr, r3
 8004c36:	4770      	bx	lr

08004c38 <_fini>:
 8004c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3a:	bf00      	nop
 8004c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c3e:	bc08      	pop	{r3}
 8004c40:	469e      	mov	lr, r3
 8004c42:	4770      	bx	lr
