#-- Synplicity, Inc.
#-- Version 7.1        
#-- Project file /home/cs/eylon/brass/tdfc/verilog/queues/proj/Q_fifo_bubl_test/proj_Q_fifo_bubl_test.prj
#-- Written on Thu May  8 21:53:52 2003


#add_file options
add_file -verilog "/home/cs/eylon/brass/tdfc/verilog/queues/Q_fifo_bubl_test.v"

#reporting options


#implementation: "rev_1__speed"
impl -add rev_1__speed

#device options
set_option -technology VIRTEX2
set_option -part XC2V40
set_option -package CS144
set_option -speed_grade -6

#compilation/mapping options
set_option -default_enum_encoding default
set_option -symbolic_fsm_compiler 1
set_option -resource_sharing 1
set_option -use_fsm_explorer 0
set_option -top_module "Q_fifo_bubl_test"

#map options
set_option -frequency 500.000
set_option -fanout_limit 100
set_option -disable_io_insertion 1
set_option -pipe 1
set_option -modular 0
set_option -retiming 1

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_1__speed/Q_fifo_bubl_test.edf"

#implementation attributes
set_option -vlog_std v2001
set_option -compiler_compatible 0


#implementation: "rev_2__area"
impl -add rev_2__area

#device options
set_option -technology VIRTEX2
set_option -part XC2V40
set_option -package CS144
set_option -speed_grade -6

#compilation/mapping options
set_option -default_enum_encoding default
set_option -symbolic_fsm_compiler 1
set_option -resource_sharing 1
set_option -use_fsm_explorer 0
set_option -top_module "Q_fifo_bubl_test"

#map options
set_option -frequency 0.000
set_option -fanout_limit 100
set_option -disable_io_insertion 1
set_option -pipe 0
set_option -modular 0
set_option -retiming 0

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_2__area/Q_fifo_bubl_test.edf"

#implementation attributes
set_option -vlog_std v2001
set_option -compiler_compatible 0


#implementation: "rev_3__no_optim"
impl -add rev_3__no_optim

#device options
set_option -technology VIRTEX2
set_option -part XC2V40
set_option -package CS144
set_option -speed_grade -6

#compilation/mapping options
set_option -default_enum_encoding default
set_option -symbolic_fsm_compiler 0
set_option -resource_sharing 0
set_option -use_fsm_explorer 0
set_option -top_module "Q_fifo_bubl_test"

#map options
set_option -frequency 0.000
set_option -fanout_limit 100
set_option -disable_io_insertion 1
set_option -pipe 0
set_option -modular 0
set_option -retiming 0

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_3__no_optim/Q_fifo_bubl_test.edf"

#implementation attributes
set_option -vlog_std v2001
set_option -compiler_compatible 0
impl -active "rev_1__speed"
