|FFT_demo
clk => clk.IN2
rst_n => rst_n.IN2
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
frequency[9] => frequency[9].IN1
frequency[10] => frequency[10].IN1
frequency[11] => frequency[11].IN1
frequency[12] => frequency[12].IN1
frequency[13] => frequency[13].IN1
frequency[14] => frequency[14].IN1
frequency[15] => frequency[15].IN1
frequency[16] => frequency[16].IN1
frequency[17] => frequency[17].IN1
frequency[18] => frequency[18].IN1
frequency[19] => frequency[19].IN1
frequency[20] => frequency[20].IN1
frequency[21] => frequency[21].IN1
frequency[22] => frequency[22].IN1
frequency[23] => frequency[23].IN1
frequency[24] => frequency[24].IN1
frequency[25] => frequency[25].IN1
frequency[26] => frequency[26].IN1
frequency[27] => frequency[27].IN1
frequency[28] => frequency[28].IN1
frequency[29] => frequency[29].IN1
frequency[30] => frequency[30].IN1
frequency[31] => frequency[31].IN1
amp[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
amp[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0
clk => clk.IN1
reset_n => reset_n.IN1
sink_valid => sink_valid.IN1
sink_ready <= fft_fft_ii_0:fft_ii_0.sink_ready
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_real[8] => sink_real[8].IN1
sink_real[9] => sink_real[9].IN1
sink_real[10] => sink_real[10].IN1
sink_real[11] => sink_real[11].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_imag[8] => sink_imag[8].IN1
sink_imag[9] => sink_imag[9].IN1
sink_imag[10] => sink_imag[10].IN1
sink_imag[11] => sink_imag[11].IN1
inverse[0] => inverse[0].IN1
source_valid <= fft_fft_ii_0:fft_ii_0.source_valid
source_ready => source_ready.IN1
source_error[0] <= fft_fft_ii_0:fft_ii_0.source_error
source_error[1] <= fft_fft_ii_0:fft_ii_0.source_error
source_sop <= fft_fft_ii_0:fft_ii_0.source_sop
source_eop <= fft_fft_ii_0:fft_ii_0.source_eop
source_real[0] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[1] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[2] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[3] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[4] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[5] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[6] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[7] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[8] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[9] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[10] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[11] <= fft_fft_ii_0:fft_ii_0.source_real
source_imag[0] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[1] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[2] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[3] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[4] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[5] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[6] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[7] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[8] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[9] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[10] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[11] <= fft_fft_ii_0:fft_ii_0.source_imag
source_exp[0] <= fft_fft_ii_0:fft_ii_0.source_exp
source_exp[1] <= fft_fft_ii_0:fft_ii_0.source_exp
source_exp[2] <= fft_fft_ii_0:fft_ii_0.source_exp
source_exp[3] <= fft_fft_ii_0:fft_ii_0.source_exp
source_exp[4] <= fft_fft_ii_0:fft_ii_0.source_exp
source_exp[5] <= fft_fft_ii_0:fft_ii_0.source_exp


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0
clk => clk.IN1
reset_n => reset_n.IN1
inverse[0] => inverse[0].IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_real[8] => sink_real[8].IN1
sink_real[9] => sink_real[9].IN1
sink_real[10] => sink_real[10].IN1
sink_real[11] => sink_real[11].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_imag[8] => sink_imag[8].IN1
sink_imag[9] => sink_imag[9].IN1
sink_imag[10] => sink_imag[10].IN1
sink_imag[11] => sink_imag[11].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
source_exp[0] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_exp
source_exp[1] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_exp
source_exp[2] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_exp
source_exp[3] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_exp
source_exp[4] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_exp
source_exp[5] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_exp
sink_ready <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.sink_ready
source_error[0] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_error
source_error[1] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_error
source_sop <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_sop
source_eop <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_eop
source_valid <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_valid
source_real[0] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[1] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[2] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[3] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[4] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[5] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[6] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[7] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[8] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[9] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[10] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_real[11] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_real
source_imag[0] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[1] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[2] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[3] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[4] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[5] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[6] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[7] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[8] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[9] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[10] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag
source_imag[11] <= asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst.source_imag


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst
clk => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_imag_in[8].CLK
clk => core_imag_in[9].CLK
clk => core_imag_in[10].CLK
clk => core_imag_in[11].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => core_real_in[8].CLK
clk => core_real_in[9].CLK
clk => core_real_in[10].CLK
clk => core_real_in[11].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_imag_in_reg[8].CLK
clk => data_imag_in_reg[9].CLK
clk => data_imag_in_reg[10].CLK
clk => data_imag_in_reg[11].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => data_real_in_reg[8].CLK
clk => data_real_in_reg[9].CLK
clk => data_real_in_reg[10].CLK
clk => data_real_in_reg[11].CLK
clk => output_count[0].CLK
clk => output_count[1].CLK
clk => output_count[2].CLK
clk => output_count[3].CLK
clk => output_count[4].CLK
clk => output_count[5].CLK
clk => output_count[6].CLK
clk => output_count[7].CLK
clk => output_count[8].CLK
clk => output_count[9].CLK
clk => sop_d.CLK
clk => exp_en.CLK
clk => sop_de.CLK
clk => del_sop_cnt[0].CLK
clk => del_sop_cnt[1].CLK
clk => del_sop_cnt[2].CLK
clk => del_sop_cnt[3].CLK
clk => del_sop_cnt[4].CLK
clk => val_out.CLK
clk => eop_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_imag_out[8].CLK
clk => fft_imag_out[9].CLK
clk => fft_imag_out[10].CLK
clk => fft_imag_out[11].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => fft_real_out[8].CLK
clk => fft_real_out[9].CLK
clk => fft_real_out[10].CLK
clk => fft_real_out[11].CLK
clk => k_count_tw[0].CLK
clk => k_count_tw[1].CLK
clk => k_count_tw[2].CLK
clk => k_count_tw[3].CLK
clk => k_count_tw[4].CLK
clk => k_count_tw[5].CLK
clk => k_count_tw[6].CLK
clk => k_count_tw[7].CLK
clk => k_count_tw[8].CLK
clk => k_count_tw[9].CLK
clk => k_count_tw_en.CLK
clk => quad_del_1[0].CLK
clk => quad_del_1[1].CLK
clk => quad_del_1[2].CLK
clk => quad_del_0[0].CLK
clk => quad_del_0[1].CLK
clk => quad_del_0[2].CLK
clk => twiddle_data_imag[0].CLK
clk => twiddle_data_imag[1].CLK
clk => twiddle_data_imag[2].CLK
clk => twiddle_data_imag[3].CLK
clk => twiddle_data_imag[4].CLK
clk => twiddle_data_imag[5].CLK
clk => twiddle_data_imag[6].CLK
clk => twiddle_data_imag[7].CLK
clk => twiddle_data_imag[8].CLK
clk => twiddle_data_imag[9].CLK
clk => twiddle_data_imag[10].CLK
clk => twiddle_data_imag[11].CLK
clk => twiddle_data_real[0].CLK
clk => twiddle_data_real[1].CLK
clk => twiddle_data_real[2].CLK
clk => twiddle_data_real[3].CLK
clk => twiddle_data_real[4].CLK
clk => twiddle_data_real[5].CLK
clk => twiddle_data_real[6].CLK
clk => twiddle_data_real[7].CLK
clk => twiddle_data_real[8].CLK
clk => twiddle_data_real[9].CLK
clk => twiddle_data_real[10].CLK
clk => twiddle_data_real[11].CLK
clk => wraddress_a_bus_ctrl_i[0].CLK
clk => wraddress_a_bus_ctrl_i[1].CLK
clk => wraddress_a_bus_ctrl_i[2].CLK
clk => wraddress_a_bus_ctrl_i[3].CLK
clk => wraddress_a_bus_ctrl_i[4].CLK
clk => wraddress_a_bus_ctrl_i[5].CLK
clk => wraddress_a_bus_ctrl_i[6].CLK
clk => wraddress_a_bus_ctrl_i[7].CLK
clk => wraddress_a_bus_ctrl_i[8].CLK
clk => wraddress_a_bus_ctrl_i[9].CLK
clk => k_count_wr[0].CLK
clk => k_count_wr[1].CLK
clk => k_count_wr[2].CLK
clk => k_count_wr[3].CLK
clk => k_count_wr[4].CLK
clk => k_count_wr[5].CLK
clk => k_count_wr[6].CLK
clk => k_count_wr[7].CLK
clk => k_count_wr[8].CLK
clk => k_count_wr[9].CLK
clk => k_count_wr_en.CLK
clk => sel_lpp_i.CLK
clk => sel_lpp.CLK
clk => sel_lpp_nm1.CLK
clk => sel_ram_in.CLK
clk => wren_a.CLK
clk => p_tdl[18][0].CLK
clk => p_tdl[18][1].CLK
clk => p_tdl[18][2].CLK
clk => p_tdl[18][3].CLK
clk => p_tdl[17][0].CLK
clk => p_tdl[17][1].CLK
clk => p_tdl[17][2].CLK
clk => p_tdl[17][3].CLK
clk => p_tdl[16][0].CLK
clk => p_tdl[16][1].CLK
clk => p_tdl[16][2].CLK
clk => p_tdl[16][3].CLK
clk => p_tdl[15][0].CLK
clk => p_tdl[15][1].CLK
clk => p_tdl[15][2].CLK
clk => p_tdl[15][3].CLK
clk => p_tdl[14][0].CLK
clk => p_tdl[14][1].CLK
clk => p_tdl[14][2].CLK
clk => p_tdl[14][3].CLK
clk => p_tdl[13][0].CLK
clk => p_tdl[13][1].CLK
clk => p_tdl[13][2].CLK
clk => p_tdl[13][3].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[12][2].CLK
clk => p_tdl[12][3].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[11][2].CLK
clk => p_tdl[11][3].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[10][2].CLK
clk => p_tdl[10][3].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[9][2].CLK
clk => p_tdl[9][3].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[8][2].CLK
clk => p_tdl[8][3].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[7][2].CLK
clk => p_tdl[7][3].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[6][2].CLK
clk => p_tdl[6][3].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[5][2].CLK
clk => p_tdl[5][3].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[4][2].CLK
clk => p_tdl[4][3].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[3][2].CLK
clk => p_tdl[3][3].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[2][2].CLK
clk => p_tdl[2][3].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[1][2].CLK
clk => p_tdl[1][3].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => p_tdl[0][2].CLK
clk => p_tdl[0][3].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[10].CLK
clk => data_rdy_vec[11].CLK
clk => data_rdy_vec[12].CLK
clk => data_rdy_vec[13].CLK
clk => data_rdy_vec[14].CLK
clk => data_rdy_vec[15].CLK
clk => data_rdy_vec[16].CLK
clk => data_rdy_vec[17].CLK
clk => data_rdy_vec[18].CLK
clk => data_rdy_vec[19].CLK
clk => data_rdy_vec[20].CLK
clk => data_rdy_vec[21].CLK
clk => data_rdy_vec[22].CLK
clk => data_rdy_vec[23].CLK
clk => data_rdy_vec[24].CLK
clk => data_rdy_vec[25].CLK
clk => data_rdy_vec[26].CLK
clk => data_rdy_vec[27].CLK
clk => inv_i.CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => data_count_sig[6].CLK
clk => data_count_sig[7].CLK
clk => data_count_sig[8].CLK
clk => data_count_sig[9].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => sink_in_work.CLK
clk => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter:ctrl.clk
clk => asj_fft_tdl_bit_rst:delay_swd.clk
clk => asj_fft_in_write_sgl:writer.clk
clk => asj_fft_unbburst_sose_ctrl:ccc.clk
clk => asj_fft_1dp_ram:gen_1_ram:gen_M4K:dat_A.clk
clk => asj_fft_dataadgen:rd_adgen.clk
clk => asj_fft_dataadgen:gen_wraddr_se:wr_adgen.clk
clk => asj_fft_dft_bfp_sgl:gen_se:bfpdft.clk
clk => asj_fft_bfp_ctrl:gen_se:bfpc.clk
clk => asj_fft_twadsogen_q:gen_se:gen_new:twid_factors.clk
clk => asj_fft_1tdp_rom:gen_se:gen_new:twrom.clk
clk => asj_fft_tdl_bit:no_del_input_blk:delay_next_block.clk
clk => fft_s1_cur~1.DATAIN
clk => fft_s2_cur~1.DATAIN
reset_n => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.reset_n
reset_n => sink_in_work.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => k_count_wr_en.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => quad_del_0.OUTPUTSELECT
reset_n => quad_del_0.OUTPUTSELECT
reset_n => quad_del_0.OUTPUTSELECT
reset_n => quad_del_1.OUTPUTSELECT
reset_n => quad_del_1.OUTPUTSELECT
reset_n => quad_del_1.OUTPUTSELECT
reset_n => k_count_tw_en.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => master_sink_ena.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s2_cur.IDLE.DATAB
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => data_count_sig[6].ACLR
reset_n => data_count_sig[7].ACLR
reset_n => data_count_sig[8].ACLR
reset_n => data_count_sig[9].ACLR
reset_n => asj_fft_m_k_counter:ctrl.reset
reset_n => asj_fft_tdl_bit_rst:delay_swd.reset
reset_n => asj_fft_in_write_sgl:writer.reset
reset_n => asj_fft_dft_bfp_sgl:gen_se:bfpdft.reset
reset_n => asj_fft_bfp_ctrl:gen_se:bfpc.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => inv_i.DATAIN
sink_real[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_real[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_real[2] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_real[3] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[15]
sink_real[4] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[16]
sink_real[5] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[17]
sink_real[6] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[18]
sink_real[7] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[19]
sink_real[8] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[20]
sink_real[9] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[21]
sink_real[10] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[22]
sink_real[11] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[23]
sink_imag[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[7]
sink_imag[8] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_imag[9] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_imag[10] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_imag[11] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[11]
source_real[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[18]
source_real[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[19]
source_real[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[20]
source_real[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[21]
source_real[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[22]
source_real[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[23]
source_real[6] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[24]
source_real[7] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[25]
source_real[8] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[26]
source_real[9] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[27]
source_real[10] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[28]
source_real[11] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[29]
source_imag[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[6]
source_imag[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[7]
source_imag[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[8]
source_imag[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[9]
source_imag[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[10]
source_imag[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[11]
source_imag[6] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[12]
source_imag[7] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[13]
source_imag[8] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[14]
source_imag[9] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[15]
source_imag[10] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[16]
source_imag[11] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[17]
source_exp[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[0]
source_exp[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[1]
source_exp[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[2]
source_exp[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[3]
source_exp[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[4]
source_exp[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[5]
sink_sop => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_valid
sink_valid => inv_i.ENA
sink_ready <= auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_ready
sink_error[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_error[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_error[0]
source_error[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_error[1]
source_ready => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_ready
source_valid <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_valid
source_sop <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_sop
source_eop <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_eop


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_data_int[16].CLK
clk => at_sink_data_int[17].CLK
clk => at_sink_data_int[18].CLK
clk => at_sink_data_int[19].CLK
clk => at_sink_data_int[20].CLK
clk => at_sink_data_int[21].CLK
clk => at_sink_data_int[22].CLK
clk => at_sink_data_int[23].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => out_cnt[6].ACLR
reset_n => out_cnt[7].ACLR
reset_n => out_cnt[8].ACLR
reset_n => out_cnt[9].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_data_int[16].ACLR
reset_n => at_sink_data_int[17].ACLR
reset_n => at_sink_data_int[18].ACLR
reset_n => at_sink_data_int[19].ACLR
reset_n => at_sink_data_int[20].ACLR
reset_n => at_sink_data_int[21].ACLR
reset_n => at_sink_data_int[22].ACLR
reset_n => at_sink_data_int[23].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
data[16] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
data[17] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
data[18] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[18]
data[19] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[19]
data[20] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[20]
data[21] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[21]
data[22] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[22]
data[23] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[23]
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= send_sop_s.DB_MAX_OUTPUT_PORT_TYPE
send_eop <= send_eop_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => packet_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_data[16] => at_sink_data_int[16].DATAIN
at_sink_data[17] => at_sink_data_int[17].DATAIN
at_sink_data[18] => at_sink_data_int[18].DATAIN
at_sink_data[19] => at_sink_data_int[19].DATAIN
at_sink_data[20] => at_sink_data_int[20].DATAIN
at_sink_data[21] => at_sink_data_int[21].DATAIN
at_sink_data[22] => at_sink_data_int[22].DATAIN
at_sink_data[23] => at_sink_data_int[23].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_s2j1:auto_generated.data[0]
data[1] => scfifo_s2j1:auto_generated.data[1]
data[2] => scfifo_s2j1:auto_generated.data[2]
data[3] => scfifo_s2j1:auto_generated.data[3]
data[4] => scfifo_s2j1:auto_generated.data[4]
data[5] => scfifo_s2j1:auto_generated.data[5]
data[6] => scfifo_s2j1:auto_generated.data[6]
data[7] => scfifo_s2j1:auto_generated.data[7]
data[8] => scfifo_s2j1:auto_generated.data[8]
data[9] => scfifo_s2j1:auto_generated.data[9]
data[10] => scfifo_s2j1:auto_generated.data[10]
data[11] => scfifo_s2j1:auto_generated.data[11]
data[12] => scfifo_s2j1:auto_generated.data[12]
data[13] => scfifo_s2j1:auto_generated.data[13]
data[14] => scfifo_s2j1:auto_generated.data[14]
data[15] => scfifo_s2j1:auto_generated.data[15]
data[16] => scfifo_s2j1:auto_generated.data[16]
data[17] => scfifo_s2j1:auto_generated.data[17]
data[18] => scfifo_s2j1:auto_generated.data[18]
data[19] => scfifo_s2j1:auto_generated.data[19]
data[20] => scfifo_s2j1:auto_generated.data[20]
data[21] => scfifo_s2j1:auto_generated.data[21]
data[22] => scfifo_s2j1:auto_generated.data[22]
data[23] => scfifo_s2j1:auto_generated.data[23]
data[24] => scfifo_s2j1:auto_generated.data[24]
data[25] => scfifo_s2j1:auto_generated.data[25]
q[0] <= scfifo_s2j1:auto_generated.q[0]
q[1] <= scfifo_s2j1:auto_generated.q[1]
q[2] <= scfifo_s2j1:auto_generated.q[2]
q[3] <= scfifo_s2j1:auto_generated.q[3]
q[4] <= scfifo_s2j1:auto_generated.q[4]
q[5] <= scfifo_s2j1:auto_generated.q[5]
q[6] <= scfifo_s2j1:auto_generated.q[6]
q[7] <= scfifo_s2j1:auto_generated.q[7]
q[8] <= scfifo_s2j1:auto_generated.q[8]
q[9] <= scfifo_s2j1:auto_generated.q[9]
q[10] <= scfifo_s2j1:auto_generated.q[10]
q[11] <= scfifo_s2j1:auto_generated.q[11]
q[12] <= scfifo_s2j1:auto_generated.q[12]
q[13] <= scfifo_s2j1:auto_generated.q[13]
q[14] <= scfifo_s2j1:auto_generated.q[14]
q[15] <= scfifo_s2j1:auto_generated.q[15]
q[16] <= scfifo_s2j1:auto_generated.q[16]
q[17] <= scfifo_s2j1:auto_generated.q[17]
q[18] <= scfifo_s2j1:auto_generated.q[18]
q[19] <= scfifo_s2j1:auto_generated.q[19]
q[20] <= scfifo_s2j1:auto_generated.q[20]
q[21] <= scfifo_s2j1:auto_generated.q[21]
q[22] <= scfifo_s2j1:auto_generated.q[22]
q[23] <= scfifo_s2j1:auto_generated.q[23]
q[24] <= scfifo_s2j1:auto_generated.q[24]
q[25] <= scfifo_s2j1:auto_generated.q[25]
wrreq => scfifo_s2j1:auto_generated.wrreq
rdreq => scfifo_s2j1:auto_generated.rdreq
clock => scfifo_s2j1:auto_generated.clock
aclr => scfifo_s2j1:auto_generated.aclr
sclr => scfifo_s2j1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_s2j1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_s2j1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_s2j1:auto_generated.usedw[0]
usedw[1] <= scfifo_s2j1:auto_generated.usedw[1]
usedw[2] <= scfifo_s2j1:auto_generated.usedw[2]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated
aclr => a_dpfifo_gc81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_gc81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_gc81:dpfifo.data[0]
data[1] => a_dpfifo_gc81:dpfifo.data[1]
data[2] => a_dpfifo_gc81:dpfifo.data[2]
data[3] => a_dpfifo_gc81:dpfifo.data[3]
data[4] => a_dpfifo_gc81:dpfifo.data[4]
data[5] => a_dpfifo_gc81:dpfifo.data[5]
data[6] => a_dpfifo_gc81:dpfifo.data[6]
data[7] => a_dpfifo_gc81:dpfifo.data[7]
data[8] => a_dpfifo_gc81:dpfifo.data[8]
data[9] => a_dpfifo_gc81:dpfifo.data[9]
data[10] => a_dpfifo_gc81:dpfifo.data[10]
data[11] => a_dpfifo_gc81:dpfifo.data[11]
data[12] => a_dpfifo_gc81:dpfifo.data[12]
data[13] => a_dpfifo_gc81:dpfifo.data[13]
data[14] => a_dpfifo_gc81:dpfifo.data[14]
data[15] => a_dpfifo_gc81:dpfifo.data[15]
data[16] => a_dpfifo_gc81:dpfifo.data[16]
data[17] => a_dpfifo_gc81:dpfifo.data[17]
data[18] => a_dpfifo_gc81:dpfifo.data[18]
data[19] => a_dpfifo_gc81:dpfifo.data[19]
data[20] => a_dpfifo_gc81:dpfifo.data[20]
data[21] => a_dpfifo_gc81:dpfifo.data[21]
data[22] => a_dpfifo_gc81:dpfifo.data[22]
data[23] => a_dpfifo_gc81:dpfifo.data[23]
data[24] => a_dpfifo_gc81:dpfifo.data[24]
data[25] => a_dpfifo_gc81:dpfifo.data[25]
empty <= a_dpfifo_gc81:dpfifo.empty
q[0] <= a_dpfifo_gc81:dpfifo.q[0]
q[1] <= a_dpfifo_gc81:dpfifo.q[1]
q[2] <= a_dpfifo_gc81:dpfifo.q[2]
q[3] <= a_dpfifo_gc81:dpfifo.q[3]
q[4] <= a_dpfifo_gc81:dpfifo.q[4]
q[5] <= a_dpfifo_gc81:dpfifo.q[5]
q[6] <= a_dpfifo_gc81:dpfifo.q[6]
q[7] <= a_dpfifo_gc81:dpfifo.q[7]
q[8] <= a_dpfifo_gc81:dpfifo.q[8]
q[9] <= a_dpfifo_gc81:dpfifo.q[9]
q[10] <= a_dpfifo_gc81:dpfifo.q[10]
q[11] <= a_dpfifo_gc81:dpfifo.q[11]
q[12] <= a_dpfifo_gc81:dpfifo.q[12]
q[13] <= a_dpfifo_gc81:dpfifo.q[13]
q[14] <= a_dpfifo_gc81:dpfifo.q[14]
q[15] <= a_dpfifo_gc81:dpfifo.q[15]
q[16] <= a_dpfifo_gc81:dpfifo.q[16]
q[17] <= a_dpfifo_gc81:dpfifo.q[17]
q[18] <= a_dpfifo_gc81:dpfifo.q[18]
q[19] <= a_dpfifo_gc81:dpfifo.q[19]
q[20] <= a_dpfifo_gc81:dpfifo.q[20]
q[21] <= a_dpfifo_gc81:dpfifo.q[21]
q[22] <= a_dpfifo_gc81:dpfifo.q[22]
q[23] <= a_dpfifo_gc81:dpfifo.q[23]
q[24] <= a_dpfifo_gc81:dpfifo.q[24]
q[25] <= a_dpfifo_gc81:dpfifo.q[25]
rdreq => a_dpfifo_gc81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_gc81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_gc81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_gc81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_gc81:dpfifo.usedw[2]
wrreq => a_dpfifo_gc81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_o8j1:FIFOram.clock0
clock => altsyncram_o8j1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_o8j1:FIFOram.data_a[0]
data[1] => altsyncram_o8j1:FIFOram.data_a[1]
data[2] => altsyncram_o8j1:FIFOram.data_a[2]
data[3] => altsyncram_o8j1:FIFOram.data_a[3]
data[4] => altsyncram_o8j1:FIFOram.data_a[4]
data[5] => altsyncram_o8j1:FIFOram.data_a[5]
data[6] => altsyncram_o8j1:FIFOram.data_a[6]
data[7] => altsyncram_o8j1:FIFOram.data_a[7]
data[8] => altsyncram_o8j1:FIFOram.data_a[8]
data[9] => altsyncram_o8j1:FIFOram.data_a[9]
data[10] => altsyncram_o8j1:FIFOram.data_a[10]
data[11] => altsyncram_o8j1:FIFOram.data_a[11]
data[12] => altsyncram_o8j1:FIFOram.data_a[12]
data[13] => altsyncram_o8j1:FIFOram.data_a[13]
data[14] => altsyncram_o8j1:FIFOram.data_a[14]
data[15] => altsyncram_o8j1:FIFOram.data_a[15]
data[16] => altsyncram_o8j1:FIFOram.data_a[16]
data[17] => altsyncram_o8j1:FIFOram.data_a[17]
data[18] => altsyncram_o8j1:FIFOram.data_a[18]
data[19] => altsyncram_o8j1:FIFOram.data_a[19]
data[20] => altsyncram_o8j1:FIFOram.data_a[20]
data[21] => altsyncram_o8j1:FIFOram.data_a[21]
data[22] => altsyncram_o8j1:FIFOram.data_a[22]
data[23] => altsyncram_o8j1:FIFOram.data_a[23]
data[24] => altsyncram_o8j1:FIFOram.data_a[24]
data[25] => altsyncram_o8j1:FIFOram.data_a[25]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_o8j1:FIFOram.q_b[0]
q[1] <= altsyncram_o8j1:FIFOram.q_b[1]
q[2] <= altsyncram_o8j1:FIFOram.q_b[2]
q[3] <= altsyncram_o8j1:FIFOram.q_b[3]
q[4] <= altsyncram_o8j1:FIFOram.q_b[4]
q[5] <= altsyncram_o8j1:FIFOram.q_b[5]
q[6] <= altsyncram_o8j1:FIFOram.q_b[6]
q[7] <= altsyncram_o8j1:FIFOram.q_b[7]
q[8] <= altsyncram_o8j1:FIFOram.q_b[8]
q[9] <= altsyncram_o8j1:FIFOram.q_b[9]
q[10] <= altsyncram_o8j1:FIFOram.q_b[10]
q[11] <= altsyncram_o8j1:FIFOram.q_b[11]
q[12] <= altsyncram_o8j1:FIFOram.q_b[12]
q[13] <= altsyncram_o8j1:FIFOram.q_b[13]
q[14] <= altsyncram_o8j1:FIFOram.q_b[14]
q[15] <= altsyncram_o8j1:FIFOram.q_b[15]
q[16] <= altsyncram_o8j1:FIFOram.q_b[16]
q[17] <= altsyncram_o8j1:FIFOram.q_b[17]
q[18] <= altsyncram_o8j1:FIFOram.q_b[18]
q[19] <= altsyncram_o8j1:FIFOram.q_b[19]
q[20] <= altsyncram_o8j1:FIFOram.q_b[20]
q[21] <= altsyncram_o8j1:FIFOram.q_b[21]
q[22] <= altsyncram_o8j1:FIFOram.q_b[22]
q[23] <= altsyncram_o8j1:FIFOram.q_b[23]
q[24] <= altsyncram_o8j1:FIFOram.q_b[24]
q[25] <= altsyncram_o8j1:FIFOram.q_b[25]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_o8j1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_o8j1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int1[22].CLK
clk => data_int1[23].CLK
clk => data_int1[24].CLK
clk => data_int1[25].CLK
clk => data_int1[26].CLK
clk => data_int1[27].CLK
clk => data_int1[28].CLK
clk => data_int1[29].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => data_int[28].CLK
clk => data_int[29].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => at_source_data[22]~reg0.CLK
clk => at_source_data[23]~reg0.CLK
clk => at_source_data[24]~reg0.CLK
clk => at_source_data[25]~reg0.CLK
clk => at_source_data[26]~reg0.CLK
clk => at_source_data[27]~reg0.CLK
clk => at_source_data[28]~reg0.CLK
clk => at_source_data[29]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int1[6].CLK
clk => data_count_int1[7].CLK
clk => data_count_int1[8].CLK
clk => data_count_int1[9].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => data_count_int[6].CLK
clk => data_count_int[7].CLK
clk => data_count_int[8].CLK
clk => data_count_int[9].CLK
clk => \packet_multi:source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => at_source_data[22]~reg0.ACLR
reset_n => at_source_data[23]~reg0.ACLR
reset_n => at_source_data[24]~reg0.ACLR
reset_n => at_source_data[25]~reg0.ACLR
reset_n => at_source_data[26]~reg0.ACLR
reset_n => at_source_data[27]~reg0.ACLR
reset_n => at_source_data[28]~reg0.ACLR
reset_n => at_source_data[29]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int[6].ACLR
reset_n => data_count_int[7].ACLR
reset_n => data_count_int[8].ACLR
reset_n => data_count_int[9].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_count_int1[6].ACLR
reset_n => data_count_int1[7].ACLR
reset_n => data_count_int1[8].ACLR
reset_n => data_count_int1[9].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int[22].ACLR
reset_n => data_int[23].ACLR
reset_n => data_int[24].ACLR
reset_n => data_int[25].ACLR
reset_n => data_int[26].ACLR
reset_n => data_int[27].ACLR
reset_n => data_int[28].ACLR
reset_n => data_int[29].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => data_int1[22].ACLR
reset_n => data_int1[23].ACLR
reset_n => data_int1[24].ACLR
reset_n => data_int1[25].ACLR
reset_n => data_int1[26].ACLR
reset_n => data_int1[27].ACLR
reset_n => data_int1[28].ACLR
reset_n => data_int1[29].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => \packet_multi:source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data[22] => data_int[22].DATAIN
data[22] => data_int1[22].DATAIN
data[23] => data_int[23].DATAIN
data[23] => data_int1[23].DATAIN
data[24] => data_int[24].DATAIN
data[24] => data_int1[24].DATAIN
data[25] => data_int[25].DATAIN
data[25] => data_int1[25].DATAIN
data[26] => data_int[26].DATAIN
data[26] => data_int1[26].DATAIN
data[27] => data_int[27].DATAIN
data[27] => data_int1[27].DATAIN
data[28] => data_int[28].DATAIN
data[28] => data_int1[28].DATAIN
data[29] => data_int[29].DATAIN
data[29] => data_int1[29].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
data_count[6] => data_count_int[6].DATAIN
data_count[6] => data_count_int1[6].DATAIN
data_count[7] => data_count_int[7].DATAIN
data_count[7] => data_count_int1[7].DATAIN
data_count[8] => data_count_int[8].DATAIN
data_count[8] => data_count_int1[8].DATAIN
data_count[9] => data_count_int[9].DATAIN
data_count[9] => data_count_int1[9].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= at_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= at_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= at_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= at_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= at_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= at_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= at_source_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= at_source_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_channel[1] <= <GND>
at_source_channel[2] <= <GND>
at_source_channel[3] <= <GND>
at_source_channel[4] <= <GND>
at_source_channel[5] <= <GND>
at_source_channel[6] <= <GND>
at_source_channel[7] <= <GND>
at_source_channel[8] <= <GND>
at_source_channel[9] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_id.ENA
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done~reg0.ENA
global_clock_enable => del_npi_cnt[0].ENA
global_clock_enable => del_npi_cnt[1].ENA
global_clock_enable => del_npi_cnt[2].ENA
global_clock_enable => del_npi_cnt[3].ENA
global_clock_enable => del_npi_cnt[4].ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => p[2].ENA
global_clock_enable => p[3].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k[6].ENA
global_clock_enable => k[7].ENA
global_clock_enable => k[8].ENA
global_clock_enable => k[9].ENA
global_clock_enable => k[10].ENA
global_clock_enable => k[11].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => k_count[4]~reg0.ENA
global_clock_enable => k_count[5]~reg0.ENA
global_clock_enable => k_count[6]~reg0.ENA
global_clock_enable => k_count[7]~reg0.ENA
global_clock_enable => k_count[8]~reg0.ENA
global_clock_enable => k_count[9]~reg0.ENA
clk => blk_done~reg0.CLK
clk => next_pass_i.CLK
clk => next_pass_id.CLK
clk => del_npi_cnt[0].CLK
clk => del_npi_cnt[1].CLK
clk => del_npi_cnt[2].CLK
clk => del_npi_cnt[3].CLK
clk => del_npi_cnt[4].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k[6].CLK
clk => k[7].CLK
clk => k[8].CLK
clk => k[9].CLK
clk => k[10].CLK
clk => k[11].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => k_count[4]~reg0.CLK
clk => k_count[5]~reg0.CLK
clk => k_count[6]~reg0.CLK
clk => k_count[7]~reg0.CLK
clk => k_count[8]~reg0.CLK
clk => k_count[9]~reg0.CLK
clk => k_state~2.DATAIN
reset => cnt_k.IN0
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => np.IN0
stp => np.IN1
start => next_pass_en.IN1
start => Selector1.IN2
start => Selector0.IN1
start => next_pass_ds.IN1
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => cnt_k.IN1
p_count[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
p_count[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
p_count[2] <= p[2].DB_MAX_OUTPUT_PORT_TYPE
p_count[3] <= p[3].DB_MAX_OUTPUT_PORT_TYPE
k_count[0] <= k_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[1] <= k_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[2] <= k_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[3] <= k_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[4] <= k_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[5] <= k_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[6] <= k_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[7] <= k_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[8] <= k_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[9] <= k_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pass <= next_pass_i.DB_MAX_OUTPUT_PORT_TYPE
blk_done <= blk_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer
clk => asj_fft_tdl_bit_rst:gen_soe:delay_swd.clk
clk => wr_address_i_early[0].CLK
clk => wr_address_i_early[1].CLK
clk => wr_address_i_early[2].CLK
clk => wr_address_i_early[3].CLK
clk => wr_address_i_early[4].CLK
clk => wr_address_i_early[5].CLK
clk => wr_address_i_early[6].CLK
clk => wr_address_i_early[7].CLK
clk => wr_address_i_early[8].CLK
clk => wr_address_i_early[9].CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => wr_address_i_int[4].CLK
clk => wr_address_i_int[5].CLK
clk => wr_address_i_int[6].CLK
clk => wr_address_i_int[7].CLK
clk => wr_address_i_int[8].CLK
clk => wr_address_i_int[9].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_i[8]~reg0.CLK
clk => data_in_i[9]~reg0.CLK
clk => data_in_i[10]~reg0.CLK
clk => data_in_i[11]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => data_in_r[8]~reg0.CLK
clk => data_in_r[9]~reg0.CLK
clk => data_in_r[10]~reg0.CLK
clk => data_in_r[11]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => disable_wr~reg0.CLK
clk => rdy_for_next_block.CLK
clk => burst_count_en.CLK
clk => data_rdy_int.CLK
clk => anb.CLK
clk => so_count[0].CLK
clk => so_count[1].CLK
clk => so_count[2].CLK
clk => so_count[3].CLK
clk => so_count[4].CLK
clk => so_count[5].CLK
clk => so_count[6].CLK
clk => so_count[7].CLK
clk => so_count[8].CLK
clk => so_count[9].CLK
global_clock_enable => asj_fft_tdl_bit_rst:gen_soe:delay_swd.global_clock_enable
global_clock_enable => wr_address_i_early[6].ENA
global_clock_enable => wr_address_i_early[5].ENA
global_clock_enable => wr_address_i_early[4].ENA
global_clock_enable => wr_address_i_early[3].ENA
global_clock_enable => wr_address_i_early[2].ENA
global_clock_enable => wr_address_i_early[1].ENA
global_clock_enable => wr_address_i_early[0].ENA
global_clock_enable => wr_address_i_early[7].ENA
global_clock_enable => wr_address_i_early[8].ENA
global_clock_enable => wr_address_i_early[9].ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => wr_address_i_int[4].ENA
global_clock_enable => wr_address_i_int[5].ENA
global_clock_enable => wr_address_i_int[6].ENA
global_clock_enable => wr_address_i_int[7].ENA
global_clock_enable => wr_address_i_int[8].ENA
global_clock_enable => wr_address_i_int[9].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_i[8]~reg0.ENA
global_clock_enable => data_in_i[9]~reg0.ENA
global_clock_enable => data_in_i[10]~reg0.ENA
global_clock_enable => data_in_i[11]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => data_in_r[8]~reg0.ENA
global_clock_enable => data_in_r[9]~reg0.ENA
global_clock_enable => data_in_r[10]~reg0.ENA
global_clock_enable => data_in_r[11]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => disable_wr~reg0.ENA
global_clock_enable => rdy_for_next_block.ENA
global_clock_enable => burst_count_en.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => anb.ENA
global_clock_enable => so_count[0].ENA
global_clock_enable => so_count[1].ENA
global_clock_enable => so_count[2].ENA
global_clock_enable => so_count[3].ENA
global_clock_enable => so_count[4].ENA
global_clock_enable => so_count[5].ENA
global_clock_enable => so_count[6].ENA
global_clock_enable => so_count[7].ENA
global_clock_enable => so_count[8].ENA
global_clock_enable => so_count[9].ENA
reset => counter_i.IN0
reset => anb.OUTPUTSELECT
reset => data_rdy_int.OUTPUTSELECT
reset => burst_count_en.OUTPUTSELECT
reset => rdy_for_next_block.OUTPUTSELECT
reset => disable_wr.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst:gen_soe:delay_swd.reset
reset => wren[0].DATAIN
reset => wren[1].DATAIN
reset => wren[2].DATAIN
reset => wren[3].DATAIN
stp => counter_i.IN1
stp => burst_count_en.OUTPUTSELECT
val => asj_fft_tdl_bit_rst:gen_soe:delay_swd.data_in
block_done => data_rdy_int.OUTPUTSELECT
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_real_in[8] => data_in_r.DATAA
data_real_in[9] => data_in_r.DATAA
data_real_in[10] => data_in_r.DATAA
data_real_in[11] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA
data_imag_in[8] => data_in_i.DATAA
data_imag_in[9] => data_in_i.DATAA
data_imag_in[10] => data_in_i.DATAA
data_imag_in[11] => data_in_i.DATAA
wr_address_i[0] <= wr_address_i_int[0].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[1] <= wr_address_i_int[1].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[2] <= wr_address_i_int[2].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[3] <= wr_address_i_int[3].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[4] <= wr_address_i_int[4].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[5] <= wr_address_i_int[5].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[6] <= wr_address_i_int[6].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[7] <= wr_address_i_int[7].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[8] <= wr_address_i_int[8].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[9] <= wr_address_i_int[9].DB_MAX_OUTPUT_PORT_TYPE
byte_enable[0] <= <VCC>
byte_enable[1] <= <VCC>
byte_enable[2] <= <VCC>
byte_enable[3] <= <VCC>
byte_enable[4] <= <VCC>
byte_enable[5] <= <VCC>
byte_enable[6] <= <VCC>
byte_enable[7] <= <VCC>
byte_enable[8] <= <VCC>
byte_enable[9] <= <VCC>
byte_enable[10] <= <VCC>
byte_enable[11] <= <VCC>
byte_enable[12] <= <VCC>
byte_enable[13] <= <VCC>
byte_enable[14] <= <VCC>
byte_enable[15] <= <VCC>
wren_i[0] <= wren[0].DB_MAX_OUTPUT_PORT_TYPE
wren_i[1] <= wren[1].DB_MAX_OUTPUT_PORT_TYPE
wren_i[2] <= wren[2].DB_MAX_OUTPUT_PORT_TYPE
wren_i[3] <= wren[3].DB_MAX_OUTPUT_PORT_TYPE
data_rdy <= data_rdy_int.DB_MAX_OUTPUT_PORT_TYPE
a_not_b <= anb.DB_MAX_OUTPUT_PORT_TYPE
disable_wr <= disable_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_block <= rdy_for_next_block.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[0] <= data_in_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[1] <= data_in_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[2] <= data_in_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[3] <= data_in_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[4] <= data_in_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[5] <= data_in_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[6] <= data_in_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[7] <= data_in_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[8] <= data_in_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[9] <= data_in_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[10] <= data_in_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[11] <= data_in_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[0] <= data_in_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[1] <= data_in_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[2] <= data_in_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[3] <= data_in_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[4] <= data_in_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[5] <= data_in_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[6] <= data_in_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[7] <= data_in_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[8] <= data_in_i[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[9] <= data_in_i[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[10] <= data_in_i[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[11] <= data_in_i[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => ram_data_out[0]~reg0.CLK
clk => ram_data_out[1]~reg0.CLK
clk => ram_data_out[2]~reg0.CLK
clk => ram_data_out[3]~reg0.CLK
clk => ram_data_out[4]~reg0.CLK
clk => ram_data_out[5]~reg0.CLK
clk => ram_data_out[6]~reg0.CLK
clk => ram_data_out[7]~reg0.CLK
clk => ram_data_out[8]~reg0.CLK
clk => ram_data_out[9]~reg0.CLK
clk => ram_data_out[10]~reg0.CLK
clk => ram_data_out[11]~reg0.CLK
clk => ram_data_out[12]~reg0.CLK
clk => ram_data_out[13]~reg0.CLK
clk => ram_data_out[14]~reg0.CLK
clk => ram_data_out[15]~reg0.CLK
clk => ram_data_out[16]~reg0.CLK
clk => ram_data_out[17]~reg0.CLK
clk => ram_data_out[18]~reg0.CLK
clk => ram_data_out[19]~reg0.CLK
clk => ram_data_out[20]~reg0.CLK
clk => ram_data_out[21]~reg0.CLK
clk => ram_data_out[22]~reg0.CLK
clk => ram_data_out[23]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => a_ram_data_in_bus[16]~reg0.CLK
clk => a_ram_data_in_bus[17]~reg0.CLK
clk => a_ram_data_in_bus[18]~reg0.CLK
clk => a_ram_data_in_bus[19]~reg0.CLK
clk => a_ram_data_in_bus[20]~reg0.CLK
clk => a_ram_data_in_bus[21]~reg0.CLK
clk => a_ram_data_in_bus[22]~reg0.CLK
clk => a_ram_data_in_bus[23]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[9]~reg0.CLK
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => rdaddress_a_bus[8]~reg0.ENA
global_clock_enable => rdaddress_a_bus[9]~reg0.ENA
global_clock_enable => ram_data_out[0]~reg0.ENA
global_clock_enable => ram_data_out[1]~reg0.ENA
global_clock_enable => ram_data_out[2]~reg0.ENA
global_clock_enable => ram_data_out[3]~reg0.ENA
global_clock_enable => ram_data_out[4]~reg0.ENA
global_clock_enable => ram_data_out[5]~reg0.ENA
global_clock_enable => ram_data_out[6]~reg0.ENA
global_clock_enable => ram_data_out[7]~reg0.ENA
global_clock_enable => ram_data_out[8]~reg0.ENA
global_clock_enable => ram_data_out[9]~reg0.ENA
global_clock_enable => ram_data_out[10]~reg0.ENA
global_clock_enable => ram_data_out[11]~reg0.ENA
global_clock_enable => ram_data_out[12]~reg0.ENA
global_clock_enable => ram_data_out[13]~reg0.ENA
global_clock_enable => ram_data_out[14]~reg0.ENA
global_clock_enable => ram_data_out[15]~reg0.ENA
global_clock_enable => ram_data_out[16]~reg0.ENA
global_clock_enable => ram_data_out[17]~reg0.ENA
global_clock_enable => ram_data_out[18]~reg0.ENA
global_clock_enable => ram_data_out[19]~reg0.ENA
global_clock_enable => ram_data_out[20]~reg0.ENA
global_clock_enable => ram_data_out[21]~reg0.ENA
global_clock_enable => ram_data_out[22]~reg0.ENA
global_clock_enable => ram_data_out[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
global_clock_enable => wraddress_a_bus[8]~reg0.ENA
global_clock_enable => wraddress_a_bus[9]~reg0.ENA
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_lpp => ~NO_FANOUT~
sel_lpp_nm1 => ~NO_FANOUT~
data_rdy => ~NO_FANOUT~
wraddr_i_sw[0] => wraddress_a_bus.DATAB
wraddr_i_sw[1] => wraddress_a_bus.DATAB
wraddr_i_sw[2] => wraddress_a_bus.DATAB
wraddr_i_sw[3] => wraddress_a_bus.DATAB
wraddr_i_sw[4] => wraddress_a_bus.DATAB
wraddr_i_sw[5] => wraddress_a_bus.DATAB
wraddr_i_sw[6] => wraddress_a_bus.DATAB
wraddr_i_sw[7] => wraddress_a_bus.DATAB
wraddr_i_sw[8] => wraddress_a_bus.DATAB
wraddr_i_sw[9] => wraddress_a_bus.DATAB
wraddr_sw[0] => wraddress_a_bus.DATAA
wraddr_sw[1] => wraddress_a_bus.DATAA
wraddr_sw[2] => wraddress_a_bus.DATAA
wraddr_sw[3] => wraddress_a_bus.DATAA
wraddr_sw[4] => wraddress_a_bus.DATAA
wraddr_sw[5] => wraddress_a_bus.DATAA
wraddr_sw[6] => wraddress_a_bus.DATAA
wraddr_sw[7] => wraddress_a_bus.DATAA
wraddr_sw[8] => wraddress_a_bus.DATAA
wraddr_sw[9] => wraddress_a_bus.DATAA
rdaddr_sw[0] => rdaddress_a_bus[0]~reg0.DATAIN
rdaddr_sw[1] => rdaddress_a_bus[1]~reg0.DATAIN
rdaddr_sw[2] => rdaddress_a_bus[2]~reg0.DATAIN
rdaddr_sw[3] => rdaddress_a_bus[3]~reg0.DATAIN
rdaddr_sw[4] => rdaddress_a_bus[4]~reg0.DATAIN
rdaddr_sw[5] => rdaddress_a_bus[5]~reg0.DATAIN
rdaddr_sw[6] => rdaddress_a_bus[6]~reg0.DATAIN
rdaddr_sw[7] => rdaddress_a_bus[7]~reg0.DATAIN
rdaddr_sw[8] => rdaddress_a_bus[8]~reg0.DATAIN
rdaddr_sw[9] => rdaddress_a_bus[9]~reg0.DATAIN
lpp_rdaddr_sw[0] => ~NO_FANOUT~
lpp_rdaddr_sw[1] => ~NO_FANOUT~
lpp_rdaddr_sw[2] => ~NO_FANOUT~
lpp_rdaddr_sw[3] => ~NO_FANOUT~
lpp_rdaddr_sw[4] => ~NO_FANOUT~
lpp_rdaddr_sw[5] => ~NO_FANOUT~
lpp_rdaddr_sw[6] => ~NO_FANOUT~
lpp_rdaddr_sw[7] => ~NO_FANOUT~
lpp_rdaddr_sw[8] => ~NO_FANOUT~
lpp_rdaddr_sw[9] => ~NO_FANOUT~
ram_data_in_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in_sw[16] => a_ram_data_in_bus.DATAA
ram_data_in_sw[17] => a_ram_data_in_bus.DATAA
ram_data_in_sw[18] => a_ram_data_in_bus.DATAA
ram_data_in_sw[19] => a_ram_data_in_bus.DATAA
ram_data_in_sw[20] => a_ram_data_in_bus.DATAA
ram_data_in_sw[21] => a_ram_data_in_bus.DATAA
ram_data_in_sw[22] => a_ram_data_in_bus.DATAA
ram_data_in_sw[23] => a_ram_data_in_bus.DATAA
i_ram_data_in_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[16] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[17] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[18] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[19] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[20] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[21] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[22] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[23] => a_ram_data_in_bus.DATAB
a_ram_data_out_bus[0] => ram_data_out[0]~reg0.DATAIN
a_ram_data_out_bus[1] => ram_data_out[1]~reg0.DATAIN
a_ram_data_out_bus[2] => ram_data_out[2]~reg0.DATAIN
a_ram_data_out_bus[3] => ram_data_out[3]~reg0.DATAIN
a_ram_data_out_bus[4] => ram_data_out[4]~reg0.DATAIN
a_ram_data_out_bus[5] => ram_data_out[5]~reg0.DATAIN
a_ram_data_out_bus[6] => ram_data_out[6]~reg0.DATAIN
a_ram_data_out_bus[7] => ram_data_out[7]~reg0.DATAIN
a_ram_data_out_bus[8] => ram_data_out[8]~reg0.DATAIN
a_ram_data_out_bus[9] => ram_data_out[9]~reg0.DATAIN
a_ram_data_out_bus[10] => ram_data_out[10]~reg0.DATAIN
a_ram_data_out_bus[11] => ram_data_out[11]~reg0.DATAIN
a_ram_data_out_bus[12] => ram_data_out[12]~reg0.DATAIN
a_ram_data_out_bus[13] => ram_data_out[13]~reg0.DATAIN
a_ram_data_out_bus[14] => ram_data_out[14]~reg0.DATAIN
a_ram_data_out_bus[15] => ram_data_out[15]~reg0.DATAIN
a_ram_data_out_bus[16] => ram_data_out[16]~reg0.DATAIN
a_ram_data_out_bus[17] => ram_data_out[17]~reg0.DATAIN
a_ram_data_out_bus[18] => ram_data_out[18]~reg0.DATAIN
a_ram_data_out_bus[19] => ram_data_out[19]~reg0.DATAIN
a_ram_data_out_bus[20] => ram_data_out[20]~reg0.DATAIN
a_ram_data_out_bus[21] => ram_data_out[21]~reg0.DATAIN
a_ram_data_out_bus[22] => ram_data_out[22]~reg0.DATAIN
a_ram_data_out_bus[23] => ram_data_out[23]~reg0.DATAIN
a_ram_data_in_bus[0] <= a_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[1] <= a_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[2] <= a_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[3] <= a_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[4] <= a_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[5] <= a_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[6] <= a_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[7] <= a_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[8] <= a_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[9] <= a_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[10] <= a_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[11] <= a_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[12] <= a_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[13] <= a_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[14] <= a_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[15] <= a_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[16] <= a_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[17] <= a_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[18] <= a_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[19] <= a_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[20] <= a_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[21] <= a_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[22] <= a_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[23] <= a_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[0] <= wraddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[1] <= wraddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[2] <= wraddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[3] <= wraddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[4] <= wraddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[5] <= wraddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[6] <= wraddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[7] <= wraddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[8] <= wraddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[9] <= wraddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[0] <= rdaddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[1] <= rdaddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[2] <= rdaddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[3] <= rdaddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[4] <= rdaddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[5] <= rdaddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[6] <= rdaddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[7] <= rdaddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[8] <= rdaddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[9] <= rdaddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[0] <= ram_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[1] <= ram_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[2] <= ram_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[3] <= ram_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[4] <= ram_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[5] <= ram_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[6] <= ram_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[7] <= ram_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[8] <= ram_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[9] <= ram_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[10] <= ram_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[11] <= ram_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[12] <= ram_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[13] <= ram_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[14] <= ram_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[15] <= ram_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[16] <= ram_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[17] <= ram_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[18] <= ram_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[19] <= ram_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[20] <= ram_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[21] <= ram_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[22] <= ram_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[23] <= ram_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A
global_clock_enable => asj_fft_data_ram:dat_A.global_clock_enable
clk => asj_fft_data_ram:dat_A.clock
rdaddress[0] => asj_fft_data_ram:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram:dat_A.rdaddress[8]
rdaddress[9] => asj_fft_data_ram:dat_A.rdaddress[9]
wraddress[0] => asj_fft_data_ram:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram:dat_A.wraddress[8]
wraddress[9] => asj_fft_data_ram:dat_A.wraddress[9]
data_in[0] => asj_fft_data_ram:dat_A.data[0]
data_in[1] => asj_fft_data_ram:dat_A.data[1]
data_in[2] => asj_fft_data_ram:dat_A.data[2]
data_in[3] => asj_fft_data_ram:dat_A.data[3]
data_in[4] => asj_fft_data_ram:dat_A.data[4]
data_in[5] => asj_fft_data_ram:dat_A.data[5]
data_in[6] => asj_fft_data_ram:dat_A.data[6]
data_in[7] => asj_fft_data_ram:dat_A.data[7]
data_in[8] => asj_fft_data_ram:dat_A.data[8]
data_in[9] => asj_fft_data_ram:dat_A.data[9]
data_in[10] => asj_fft_data_ram:dat_A.data[10]
data_in[11] => asj_fft_data_ram:dat_A.data[11]
data_in[12] => asj_fft_data_ram:dat_A.data[12]
data_in[13] => asj_fft_data_ram:dat_A.data[13]
data_in[14] => asj_fft_data_ram:dat_A.data[14]
data_in[15] => asj_fft_data_ram:dat_A.data[15]
data_in[16] => asj_fft_data_ram:dat_A.data[16]
data_in[17] => asj_fft_data_ram:dat_A.data[17]
data_in[18] => asj_fft_data_ram:dat_A.data[18]
data_in[19] => asj_fft_data_ram:dat_A.data[19]
data_in[20] => asj_fft_data_ram:dat_A.data[20]
data_in[21] => asj_fft_data_ram:dat_A.data[21]
data_in[22] => asj_fft_data_ram:dat_A.data[22]
data_in[23] => asj_fft_data_ram:dat_A.data[23]
wren => asj_fft_data_ram:dat_A.wren
rden => asj_fft_data_ram:dat_A.rden
data_out[0] <= asj_fft_data_ram:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:dat_A.q[16]
data_out[17] <= asj_fft_data_ram:dat_A.q[17]
data_out[18] <= asj_fft_data_ram:dat_A.q[18]
data_out[19] <= asj_fft_data_ram:dat_A.q[19]
data_out[20] <= asj_fft_data_ram:dat_A.q[20]
data_out[21] <= asj_fft_data_ram:dat_A.q[21]
data_out[22] <= asj_fft_data_ram:dat_A.q[22]
data_out[23] <= asj_fft_data_ram:dat_A.q[23]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
wraddress[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[8]
wraddress[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[9]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
rdaddress[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[8]
rdaddress[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[9]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_a[9] => altsyncram:old_ram_gen:old_ram_component.address_a[9]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
address_b[8] => altsyncram:old_ram_gen:old_ram_component.address_b[8]
address_b[9] => altsyncram:old_ram_gen:old_ram_component.address_b[9]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_r5q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_r5q3:auto_generated.rden_b
data_a[0] => altsyncram_r5q3:auto_generated.data_a[0]
data_a[1] => altsyncram_r5q3:auto_generated.data_a[1]
data_a[2] => altsyncram_r5q3:auto_generated.data_a[2]
data_a[3] => altsyncram_r5q3:auto_generated.data_a[3]
data_a[4] => altsyncram_r5q3:auto_generated.data_a[4]
data_a[5] => altsyncram_r5q3:auto_generated.data_a[5]
data_a[6] => altsyncram_r5q3:auto_generated.data_a[6]
data_a[7] => altsyncram_r5q3:auto_generated.data_a[7]
data_a[8] => altsyncram_r5q3:auto_generated.data_a[8]
data_a[9] => altsyncram_r5q3:auto_generated.data_a[9]
data_a[10] => altsyncram_r5q3:auto_generated.data_a[10]
data_a[11] => altsyncram_r5q3:auto_generated.data_a[11]
data_a[12] => altsyncram_r5q3:auto_generated.data_a[12]
data_a[13] => altsyncram_r5q3:auto_generated.data_a[13]
data_a[14] => altsyncram_r5q3:auto_generated.data_a[14]
data_a[15] => altsyncram_r5q3:auto_generated.data_a[15]
data_a[16] => altsyncram_r5q3:auto_generated.data_a[16]
data_a[17] => altsyncram_r5q3:auto_generated.data_a[17]
data_a[18] => altsyncram_r5q3:auto_generated.data_a[18]
data_a[19] => altsyncram_r5q3:auto_generated.data_a[19]
data_a[20] => altsyncram_r5q3:auto_generated.data_a[20]
data_a[21] => altsyncram_r5q3:auto_generated.data_a[21]
data_a[22] => altsyncram_r5q3:auto_generated.data_a[22]
data_a[23] => altsyncram_r5q3:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_r5q3:auto_generated.address_a[0]
address_a[1] => altsyncram_r5q3:auto_generated.address_a[1]
address_a[2] => altsyncram_r5q3:auto_generated.address_a[2]
address_a[3] => altsyncram_r5q3:auto_generated.address_a[3]
address_a[4] => altsyncram_r5q3:auto_generated.address_a[4]
address_a[5] => altsyncram_r5q3:auto_generated.address_a[5]
address_a[6] => altsyncram_r5q3:auto_generated.address_a[6]
address_a[7] => altsyncram_r5q3:auto_generated.address_a[7]
address_a[8] => altsyncram_r5q3:auto_generated.address_a[8]
address_a[9] => altsyncram_r5q3:auto_generated.address_a[9]
address_b[0] => altsyncram_r5q3:auto_generated.address_b[0]
address_b[1] => altsyncram_r5q3:auto_generated.address_b[1]
address_b[2] => altsyncram_r5q3:auto_generated.address_b[2]
address_b[3] => altsyncram_r5q3:auto_generated.address_b[3]
address_b[4] => altsyncram_r5q3:auto_generated.address_b[4]
address_b[5] => altsyncram_r5q3:auto_generated.address_b[5]
address_b[6] => altsyncram_r5q3:auto_generated.address_b[6]
address_b[7] => altsyncram_r5q3:auto_generated.address_b[7]
address_b[8] => altsyncram_r5q3:auto_generated.address_b[8]
address_b[9] => altsyncram_r5q3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r5q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_r5q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_r5q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_r5q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_r5q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_r5q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_r5q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_r5q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_r5q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_r5q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_r5q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_r5q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_r5q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_r5q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_r5q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_r5q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_r5q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_r5q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_r5q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_r5q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_r5q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_r5q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_r5q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_r5q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_r5q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_r5q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_r5q3:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => rd_addr_a[8]~reg0.CLK
clk => rd_addr_a[9]~reg0.CLK
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
global_clock_enable => rd_addr_a[8]~reg0.ENA
global_clock_enable => rd_addr_a[9]~reg0.ENA
k_count[0] => Mux1.IN2
k_count[0] => Mux1.IN3
k_count[0] => Mux3.IN7
k_count[0] => Mux5.IN7
k_count[0] => Mux7.IN7
k_count[0] => Mux9.IN7
k_count[1] => Mux0.IN2
k_count[1] => Mux0.IN3
k_count[1] => Mux2.IN7
k_count[1] => Mux4.IN7
k_count[1] => Mux6.IN7
k_count[1] => Mux8.IN7
k_count[2] => Mux3.IN4
k_count[2] => Mux3.IN5
k_count[2] => Mux3.IN6
k_count[2] => Mux7.IN6
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[3] => Mux2.IN4
k_count[3] => Mux2.IN5
k_count[3] => Mux2.IN6
k_count[3] => Mux6.IN6
k_count[3] => Mux8.IN3
k_count[3] => Mux8.IN4
k_count[3] => Mux8.IN5
k_count[3] => Mux8.IN6
k_count[4] => Mux5.IN2
k_count[4] => Mux5.IN3
k_count[4] => Mux5.IN4
k_count[4] => Mux5.IN5
k_count[4] => Mux5.IN6
k_count[4] => Mux7.IN3
k_count[4] => Mux7.IN4
k_count[4] => Mux7.IN5
k_count[5] => Mux4.IN2
k_count[5] => Mux4.IN3
k_count[5] => Mux4.IN4
k_count[5] => Mux4.IN5
k_count[5] => Mux4.IN6
k_count[5] => Mux6.IN3
k_count[5] => Mux6.IN4
k_count[5] => Mux6.IN5
k_count[6] => Mux3.IN1
k_count[6] => Mux3.IN2
k_count[6] => Mux3.IN3
k_count[6] => Mux5.IN0
k_count[6] => Mux5.IN1
k_count[6] => Mux7.IN0
k_count[6] => Mux7.IN1
k_count[6] => Mux7.IN2
k_count[7] => Mux2.IN1
k_count[7] => Mux2.IN2
k_count[7] => Mux2.IN3
k_count[7] => Mux4.IN0
k_count[7] => Mux4.IN1
k_count[7] => Mux6.IN0
k_count[7] => Mux6.IN1
k_count[7] => Mux6.IN2
k_count[8] => Mux1.IN0
k_count[8] => Mux1.IN1
k_count[8] => Mux3.IN0
k_count[8] => Mux9.IN0
k_count[8] => Mux9.IN1
k_count[8] => Mux9.IN2
k_count[9] => Mux0.IN0
k_count[9] => Mux0.IN1
k_count[9] => Mux2.IN0
k_count[9] => Mux8.IN0
k_count[9] => Mux8.IN1
k_count[9] => Mux8.IN2
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[1] => Mux0.IN5
p_count[1] => Mux1.IN5
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[2] => Mux0.IN4
p_count[2] => Mux1.IN4
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[3] => ~NO_FANOUT~
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[8] <= rd_addr_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[9] <= rd_addr_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= <GND>
rd_addr_b[1] <= <GND>
rd_addr_b[2] <= <GND>
rd_addr_b[3] <= <GND>
rd_addr_b[4] <= <GND>
rd_addr_b[5] <= <GND>
rd_addr_b[6] <= <GND>
rd_addr_b[7] <= <GND>
rd_addr_b[8] <= <GND>
rd_addr_b[9] <= <GND>
rd_addr_c[0] <= <GND>
rd_addr_c[1] <= <GND>
rd_addr_c[2] <= <GND>
rd_addr_c[3] <= <GND>
rd_addr_c[4] <= <GND>
rd_addr_c[5] <= <GND>
rd_addr_c[6] <= <GND>
rd_addr_c[7] <= <GND>
rd_addr_c[8] <= <GND>
rd_addr_c[9] <= <GND>
rd_addr_d[0] <= <GND>
rd_addr_d[1] <= <GND>
rd_addr_d[2] <= <GND>
rd_addr_d[3] <= <GND>
rd_addr_d[4] <= <GND>
rd_addr_d[5] <= <GND>
rd_addr_d[6] <= <GND>
rd_addr_d[7] <= <GND>
rd_addr_d[8] <= <GND>
rd_addr_d[9] <= <GND>
sw_data_read[0] <= <GND>
sw_data_read[1] <= <GND>


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => rd_addr_a[8]~reg0.CLK
clk => rd_addr_a[9]~reg0.CLK
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
global_clock_enable => rd_addr_a[8]~reg0.ENA
global_clock_enable => rd_addr_a[9]~reg0.ENA
k_count[0] => Mux1.IN2
k_count[0] => Mux1.IN3
k_count[0] => Mux3.IN7
k_count[0] => Mux5.IN7
k_count[0] => Mux7.IN7
k_count[0] => Mux9.IN7
k_count[1] => Mux0.IN2
k_count[1] => Mux0.IN3
k_count[1] => Mux2.IN7
k_count[1] => Mux4.IN7
k_count[1] => Mux6.IN7
k_count[1] => Mux8.IN7
k_count[2] => Mux3.IN4
k_count[2] => Mux3.IN5
k_count[2] => Mux3.IN6
k_count[2] => Mux7.IN6
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[3] => Mux2.IN4
k_count[3] => Mux2.IN5
k_count[3] => Mux2.IN6
k_count[3] => Mux6.IN6
k_count[3] => Mux8.IN3
k_count[3] => Mux8.IN4
k_count[3] => Mux8.IN5
k_count[3] => Mux8.IN6
k_count[4] => Mux5.IN2
k_count[4] => Mux5.IN3
k_count[4] => Mux5.IN4
k_count[4] => Mux5.IN5
k_count[4] => Mux5.IN6
k_count[4] => Mux7.IN3
k_count[4] => Mux7.IN4
k_count[4] => Mux7.IN5
k_count[5] => Mux4.IN2
k_count[5] => Mux4.IN3
k_count[5] => Mux4.IN4
k_count[5] => Mux4.IN5
k_count[5] => Mux4.IN6
k_count[5] => Mux6.IN3
k_count[5] => Mux6.IN4
k_count[5] => Mux6.IN5
k_count[6] => Mux3.IN1
k_count[6] => Mux3.IN2
k_count[6] => Mux3.IN3
k_count[6] => Mux5.IN0
k_count[6] => Mux5.IN1
k_count[6] => Mux7.IN0
k_count[6] => Mux7.IN1
k_count[6] => Mux7.IN2
k_count[7] => Mux2.IN1
k_count[7] => Mux2.IN2
k_count[7] => Mux2.IN3
k_count[7] => Mux4.IN0
k_count[7] => Mux4.IN1
k_count[7] => Mux6.IN0
k_count[7] => Mux6.IN1
k_count[7] => Mux6.IN2
k_count[8] => Mux1.IN0
k_count[8] => Mux1.IN1
k_count[8] => Mux3.IN0
k_count[8] => Mux9.IN0
k_count[8] => Mux9.IN1
k_count[8] => Mux9.IN2
k_count[9] => Mux0.IN0
k_count[9] => Mux0.IN1
k_count[9] => Mux2.IN0
k_count[9] => Mux8.IN0
k_count[9] => Mux8.IN1
k_count[9] => Mux8.IN2
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[1] => Mux0.IN5
p_count[1] => Mux1.IN5
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[2] => Mux0.IN4
p_count[2] => Mux1.IN4
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[3] => ~NO_FANOUT~
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[8] <= rd_addr_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[9] <= rd_addr_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= <GND>
rd_addr_b[1] <= <GND>
rd_addr_b[2] <= <GND>
rd_addr_b[3] <= <GND>
rd_addr_b[4] <= <GND>
rd_addr_b[5] <= <GND>
rd_addr_b[6] <= <GND>
rd_addr_b[7] <= <GND>
rd_addr_b[8] <= <GND>
rd_addr_b[9] <= <GND>
rd_addr_c[0] <= <GND>
rd_addr_c[1] <= <GND>
rd_addr_c[2] <= <GND>
rd_addr_c[3] <= <GND>
rd_addr_c[4] <= <GND>
rd_addr_c[5] <= <GND>
rd_addr_c[6] <= <GND>
rd_addr_c[7] <= <GND>
rd_addr_c[8] <= <GND>
rd_addr_c[9] <= <GND>
rd_addr_d[0] <= <GND>
rd_addr_d[1] <= <GND>
rd_addr_d[2] <= <GND>
rd_addr_d[3] <= <GND>
rd_addr_d[4] <= <GND>
rd_addr_d[5] <= <GND>
rd_addr_d[6] <= <GND>
rd_addr_d[7] <= <GND>
rd_addr_d[8] <= <GND>
rd_addr_d[9] <= <GND>
sw_data_read[0] <= <GND>
sw_data_read[1] <= <GND>


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft
global_clock_enable => asj_fft_pround:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:u1.global_clock_enable
global_clock_enable => asj_fft_bfp_o:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i:bfp_scale.global_clock_enable
global_clock_enable => asj_fft_cmult_std:gen_da0:gen_std:cm1.global_clock_enable
global_clock_enable => butterfly_st_imag[12].ENA
global_clock_enable => butterfly_st_imag[11].ENA
global_clock_enable => butterfly_st_imag[10].ENA
global_clock_enable => butterfly_st_imag[9].ENA
global_clock_enable => butterfly_st_imag[8].ENA
global_clock_enable => butterfly_st_imag[7].ENA
global_clock_enable => butterfly_st_imag[6].ENA
global_clock_enable => butterfly_st_imag[5].ENA
global_clock_enable => butterfly_st_imag[4].ENA
global_clock_enable => si[0].ENA
global_clock_enable => butterfly_st_imag[3].ENA
global_clock_enable => result_x1_x3_real[0].ENA
global_clock_enable => butterfly_st_imag[2].ENA
global_clock_enable => result_x2_x4_real[0].ENA
global_clock_enable => butterfly_st_imag[1].ENA
global_clock_enable => butterfly_st_real[0].ENA
global_clock_enable => result_x1_x3_imag[0].ENA
global_clock_enable => butterfly_st_imag[0].ENA
global_clock_enable => result_x2_x4_imag[0].ENA
global_clock_enable => butterfly_st_imag[13].ENA
global_clock_enable => result_x2_x4_imag[1].ENA
global_clock_enable => result_x2_x4_imag[2].ENA
global_clock_enable => result_x2_x4_imag[3].ENA
global_clock_enable => result_x2_x4_imag[4].ENA
global_clock_enable => result_x2_x4_imag[5].ENA
global_clock_enable => result_x2_x4_imag[6].ENA
global_clock_enable => result_x2_x4_imag[7].ENA
global_clock_enable => result_x2_x4_imag[8].ENA
global_clock_enable => result_x2_x4_imag[9].ENA
global_clock_enable => result_x2_x4_imag[10].ENA
global_clock_enable => result_x2_x4_imag[11].ENA
global_clock_enable => result_x2_x4_imag[12].ENA
global_clock_enable => result_x1_x3_imag[1].ENA
global_clock_enable => result_x1_x3_imag[2].ENA
global_clock_enable => result_x1_x3_imag[3].ENA
global_clock_enable => result_x1_x3_imag[4].ENA
global_clock_enable => result_x1_x3_imag[5].ENA
global_clock_enable => result_x1_x3_imag[6].ENA
global_clock_enable => result_x1_x3_imag[7].ENA
global_clock_enable => result_x1_x3_imag[8].ENA
global_clock_enable => result_x1_x3_imag[9].ENA
global_clock_enable => result_x1_x3_imag[10].ENA
global_clock_enable => result_x1_x3_imag[11].ENA
global_clock_enable => result_x1_x3_imag[12].ENA
global_clock_enable => butterfly_st_real[1].ENA
global_clock_enable => butterfly_st_real[2].ENA
global_clock_enable => butterfly_st_real[3].ENA
global_clock_enable => butterfly_st_real[4].ENA
global_clock_enable => butterfly_st_real[5].ENA
global_clock_enable => butterfly_st_real[6].ENA
global_clock_enable => butterfly_st_real[7].ENA
global_clock_enable => butterfly_st_real[8].ENA
global_clock_enable => butterfly_st_real[9].ENA
global_clock_enable => butterfly_st_real[10].ENA
global_clock_enable => butterfly_st_real[11].ENA
global_clock_enable => butterfly_st_real[12].ENA
global_clock_enable => butterfly_st_real[13].ENA
global_clock_enable => result_x2_x4_real[1].ENA
global_clock_enable => result_x2_x4_real[2].ENA
global_clock_enable => result_x2_x4_real[3].ENA
global_clock_enable => result_x2_x4_real[4].ENA
global_clock_enable => result_x2_x4_real[5].ENA
global_clock_enable => result_x2_x4_real[6].ENA
global_clock_enable => result_x2_x4_real[7].ENA
global_clock_enable => result_x2_x4_real[8].ENA
global_clock_enable => result_x2_x4_real[9].ENA
global_clock_enable => result_x2_x4_real[10].ENA
global_clock_enable => result_x2_x4_real[11].ENA
global_clock_enable => result_x2_x4_real[12].ENA
global_clock_enable => result_x1_x3_real[1].ENA
global_clock_enable => result_x1_x3_real[2].ENA
global_clock_enable => result_x1_x3_real[3].ENA
global_clock_enable => result_x1_x3_real[4].ENA
global_clock_enable => result_x1_x3_real[5].ENA
global_clock_enable => result_x1_x3_real[6].ENA
global_clock_enable => result_x1_x3_real[7].ENA
global_clock_enable => result_x1_x3_real[8].ENA
global_clock_enable => result_x1_x3_real[9].ENA
global_clock_enable => result_x1_x3_real[10].ENA
global_clock_enable => result_x1_x3_real[11].ENA
global_clock_enable => result_x1_x3_real[12].ENA
global_clock_enable => si[1].ENA
global_clock_enable => si[2].ENA
global_clock_enable => sr[0].ENA
global_clock_enable => sr[1].ENA
global_clock_enable => sr[2].ENA
global_clock_enable => x_4_imag_held[0].ENA
global_clock_enable => x_4_imag_held[1].ENA
global_clock_enable => x_4_imag_held[2].ENA
global_clock_enable => x_4_imag_held[3].ENA
global_clock_enable => x_4_imag_held[4].ENA
global_clock_enable => x_4_imag_held[5].ENA
global_clock_enable => x_4_imag_held[6].ENA
global_clock_enable => x_4_imag_held[7].ENA
global_clock_enable => x_4_imag_held[8].ENA
global_clock_enable => x_4_imag_held[9].ENA
global_clock_enable => x_4_imag_held[10].ENA
global_clock_enable => x_4_imag_held[11].ENA
global_clock_enable => x_4_imag_held[12].ENA
global_clock_enable => x_3_imag_held[0].ENA
global_clock_enable => x_3_imag_held[1].ENA
global_clock_enable => x_3_imag_held[2].ENA
global_clock_enable => x_3_imag_held[3].ENA
global_clock_enable => x_3_imag_held[4].ENA
global_clock_enable => x_3_imag_held[5].ENA
global_clock_enable => x_3_imag_held[6].ENA
global_clock_enable => x_3_imag_held[7].ENA
global_clock_enable => x_3_imag_held[8].ENA
global_clock_enable => x_3_imag_held[9].ENA
global_clock_enable => x_3_imag_held[10].ENA
global_clock_enable => x_3_imag_held[11].ENA
global_clock_enable => x_3_imag_held[12].ENA
global_clock_enable => x_2_imag_held[0].ENA
global_clock_enable => x_2_imag_held[1].ENA
global_clock_enable => x_2_imag_held[2].ENA
global_clock_enable => x_2_imag_held[3].ENA
global_clock_enable => x_2_imag_held[4].ENA
global_clock_enable => x_2_imag_held[5].ENA
global_clock_enable => x_2_imag_held[6].ENA
global_clock_enable => x_2_imag_held[7].ENA
global_clock_enable => x_2_imag_held[8].ENA
global_clock_enable => x_2_imag_held[9].ENA
global_clock_enable => x_2_imag_held[10].ENA
global_clock_enable => x_2_imag_held[11].ENA
global_clock_enable => x_2_imag_held[12].ENA
global_clock_enable => x_1_imag_held[0].ENA
global_clock_enable => x_1_imag_held[1].ENA
global_clock_enable => x_1_imag_held[2].ENA
global_clock_enable => x_1_imag_held[3].ENA
global_clock_enable => x_1_imag_held[4].ENA
global_clock_enable => x_1_imag_held[5].ENA
global_clock_enable => x_1_imag_held[6].ENA
global_clock_enable => x_1_imag_held[7].ENA
global_clock_enable => x_1_imag_held[8].ENA
global_clock_enable => x_1_imag_held[9].ENA
global_clock_enable => x_1_imag_held[10].ENA
global_clock_enable => x_1_imag_held[11].ENA
global_clock_enable => x_1_imag_held[12].ENA
global_clock_enable => x_4_real_held[0].ENA
global_clock_enable => x_4_real_held[1].ENA
global_clock_enable => x_4_real_held[2].ENA
global_clock_enable => x_4_real_held[3].ENA
global_clock_enable => x_4_real_held[4].ENA
global_clock_enable => x_4_real_held[5].ENA
global_clock_enable => x_4_real_held[6].ENA
global_clock_enable => x_4_real_held[7].ENA
global_clock_enable => x_4_real_held[8].ENA
global_clock_enable => x_4_real_held[9].ENA
global_clock_enable => x_4_real_held[10].ENA
global_clock_enable => x_4_real_held[11].ENA
global_clock_enable => x_4_real_held[12].ENA
global_clock_enable => x_3_real_held[0].ENA
global_clock_enable => x_3_real_held[1].ENA
global_clock_enable => x_3_real_held[2].ENA
global_clock_enable => x_3_real_held[3].ENA
global_clock_enable => x_3_real_held[4].ENA
global_clock_enable => x_3_real_held[5].ENA
global_clock_enable => x_3_real_held[6].ENA
global_clock_enable => x_3_real_held[7].ENA
global_clock_enable => x_3_real_held[8].ENA
global_clock_enable => x_3_real_held[9].ENA
global_clock_enable => x_3_real_held[10].ENA
global_clock_enable => x_3_real_held[11].ENA
global_clock_enable => x_3_real_held[12].ENA
global_clock_enable => x_2_real_held[0].ENA
global_clock_enable => x_2_real_held[1].ENA
global_clock_enable => x_2_real_held[2].ENA
global_clock_enable => x_2_real_held[3].ENA
global_clock_enable => x_2_real_held[4].ENA
global_clock_enable => x_2_real_held[5].ENA
global_clock_enable => x_2_real_held[6].ENA
global_clock_enable => x_2_real_held[7].ENA
global_clock_enable => x_2_real_held[8].ENA
global_clock_enable => x_2_real_held[9].ENA
global_clock_enable => x_2_real_held[10].ENA
global_clock_enable => x_2_real_held[11].ENA
global_clock_enable => x_2_real_held[12].ENA
global_clock_enable => x_1_real_held[0].ENA
global_clock_enable => x_1_real_held[1].ENA
global_clock_enable => x_1_real_held[2].ENA
global_clock_enable => x_1_real_held[3].ENA
global_clock_enable => x_1_real_held[4].ENA
global_clock_enable => x_1_real_held[5].ENA
global_clock_enable => x_1_real_held[6].ENA
global_clock_enable => x_1_real_held[7].ENA
global_clock_enable => x_1_real_held[8].ENA
global_clock_enable => x_1_real_held[9].ENA
global_clock_enable => x_1_real_held[10].ENA
global_clock_enable => x_1_real_held[11].ENA
global_clock_enable => x_1_real_held[12].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][1][9].ENA
global_clock_enable => butterfly_st1[3][1][10].ENA
global_clock_enable => butterfly_st1[3][1][11].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[3][0][9].ENA
global_clock_enable => butterfly_st1[3][0][10].ENA
global_clock_enable => butterfly_st1[3][0][11].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][1][9].ENA
global_clock_enable => butterfly_st1[2][1][10].ENA
global_clock_enable => butterfly_st1[2][1][11].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[2][0][9].ENA
global_clock_enable => butterfly_st1[2][0][10].ENA
global_clock_enable => butterfly_st1[2][0][11].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][1][9].ENA
global_clock_enable => butterfly_st1[1][1][10].ENA
global_clock_enable => butterfly_st1[1][1][11].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[1][0][9].ENA
global_clock_enable => butterfly_st1[1][0][10].ENA
global_clock_enable => butterfly_st1[1][0][11].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][1][9].ENA
global_clock_enable => butterfly_st1[0][1][10].ENA
global_clock_enable => butterfly_st1[0][1][11].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
global_clock_enable => butterfly_st1[0][0][9].ENA
global_clock_enable => butterfly_st1[0][0][10].ENA
global_clock_enable => butterfly_st1[0][0][11].ENA
global_clock_enable => sel_arr[9][0].ENA
global_clock_enable => sel_arr[9][1].ENA
global_clock_enable => sel_arr[8][0].ENA
global_clock_enable => sel_arr[8][1].ENA
global_clock_enable => sel_arr[7][0].ENA
global_clock_enable => sel_arr[7][1].ENA
global_clock_enable => sel_arr[6][0].ENA
global_clock_enable => sel_arr[6][1].ENA
global_clock_enable => sel_arr[5][0].ENA
global_clock_enable => sel_arr[5][1].ENA
global_clock_enable => sel_arr[4][0].ENA
global_clock_enable => sel_arr[4][1].ENA
global_clock_enable => sel_arr[3][0].ENA
global_clock_enable => sel_arr[3][1].ENA
global_clock_enable => sel_arr[2][0].ENA
global_clock_enable => sel_arr[2][1].ENA
global_clock_enable => sel_arr[1][0].ENA
global_clock_enable => sel_arr[1][1].ENA
global_clock_enable => sel_arr[0][0].ENA
global_clock_enable => sel_arr[0][1].ENA
clk => asj_fft_pround:gen_full_rnd:u0.clk
clk => butterfly_st_imag[0].CLK
clk => butterfly_st_imag[1].CLK
clk => butterfly_st_imag[2].CLK
clk => butterfly_st_imag[3].CLK
clk => butterfly_st_imag[4].CLK
clk => butterfly_st_imag[5].CLK
clk => butterfly_st_imag[6].CLK
clk => butterfly_st_imag[7].CLK
clk => butterfly_st_imag[8].CLK
clk => butterfly_st_imag[9].CLK
clk => butterfly_st_imag[10].CLK
clk => butterfly_st_imag[11].CLK
clk => butterfly_st_imag[12].CLK
clk => butterfly_st_imag[13].CLK
clk => result_x2_x4_imag[0].CLK
clk => result_x2_x4_imag[1].CLK
clk => result_x2_x4_imag[2].CLK
clk => result_x2_x4_imag[3].CLK
clk => result_x2_x4_imag[4].CLK
clk => result_x2_x4_imag[5].CLK
clk => result_x2_x4_imag[6].CLK
clk => result_x2_x4_imag[7].CLK
clk => result_x2_x4_imag[8].CLK
clk => result_x2_x4_imag[9].CLK
clk => result_x2_x4_imag[10].CLK
clk => result_x2_x4_imag[11].CLK
clk => result_x2_x4_imag[12].CLK
clk => result_x1_x3_imag[0].CLK
clk => result_x1_x3_imag[1].CLK
clk => result_x1_x3_imag[2].CLK
clk => result_x1_x3_imag[3].CLK
clk => result_x1_x3_imag[4].CLK
clk => result_x1_x3_imag[5].CLK
clk => result_x1_x3_imag[6].CLK
clk => result_x1_x3_imag[7].CLK
clk => result_x1_x3_imag[8].CLK
clk => result_x1_x3_imag[9].CLK
clk => result_x1_x3_imag[10].CLK
clk => result_x1_x3_imag[11].CLK
clk => result_x1_x3_imag[12].CLK
clk => butterfly_st_real[0].CLK
clk => butterfly_st_real[1].CLK
clk => butterfly_st_real[2].CLK
clk => butterfly_st_real[3].CLK
clk => butterfly_st_real[4].CLK
clk => butterfly_st_real[5].CLK
clk => butterfly_st_real[6].CLK
clk => butterfly_st_real[7].CLK
clk => butterfly_st_real[8].CLK
clk => butterfly_st_real[9].CLK
clk => butterfly_st_real[10].CLK
clk => butterfly_st_real[11].CLK
clk => butterfly_st_real[12].CLK
clk => butterfly_st_real[13].CLK
clk => result_x2_x4_real[0].CLK
clk => result_x2_x4_real[1].CLK
clk => result_x2_x4_real[2].CLK
clk => result_x2_x4_real[3].CLK
clk => result_x2_x4_real[4].CLK
clk => result_x2_x4_real[5].CLK
clk => result_x2_x4_real[6].CLK
clk => result_x2_x4_real[7].CLK
clk => result_x2_x4_real[8].CLK
clk => result_x2_x4_real[9].CLK
clk => result_x2_x4_real[10].CLK
clk => result_x2_x4_real[11].CLK
clk => result_x2_x4_real[12].CLK
clk => result_x1_x3_real[0].CLK
clk => result_x1_x3_real[1].CLK
clk => result_x1_x3_real[2].CLK
clk => result_x1_x3_real[3].CLK
clk => result_x1_x3_real[4].CLK
clk => result_x1_x3_real[5].CLK
clk => result_x1_x3_real[6].CLK
clk => result_x1_x3_real[7].CLK
clk => result_x1_x3_real[8].CLK
clk => result_x1_x3_real[9].CLK
clk => result_x1_x3_real[10].CLK
clk => result_x1_x3_real[11].CLK
clk => result_x1_x3_real[12].CLK
clk => si[0].CLK
clk => si[1].CLK
clk => si[2].CLK
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => x_4_imag_held[0].CLK
clk => x_4_imag_held[1].CLK
clk => x_4_imag_held[2].CLK
clk => x_4_imag_held[3].CLK
clk => x_4_imag_held[4].CLK
clk => x_4_imag_held[5].CLK
clk => x_4_imag_held[6].CLK
clk => x_4_imag_held[7].CLK
clk => x_4_imag_held[8].CLK
clk => x_4_imag_held[9].CLK
clk => x_4_imag_held[10].CLK
clk => x_4_imag_held[11].CLK
clk => x_4_imag_held[12].CLK
clk => x_3_imag_held[0].CLK
clk => x_3_imag_held[1].CLK
clk => x_3_imag_held[2].CLK
clk => x_3_imag_held[3].CLK
clk => x_3_imag_held[4].CLK
clk => x_3_imag_held[5].CLK
clk => x_3_imag_held[6].CLK
clk => x_3_imag_held[7].CLK
clk => x_3_imag_held[8].CLK
clk => x_3_imag_held[9].CLK
clk => x_3_imag_held[10].CLK
clk => x_3_imag_held[11].CLK
clk => x_3_imag_held[12].CLK
clk => x_2_imag_held[0].CLK
clk => x_2_imag_held[1].CLK
clk => x_2_imag_held[2].CLK
clk => x_2_imag_held[3].CLK
clk => x_2_imag_held[4].CLK
clk => x_2_imag_held[5].CLK
clk => x_2_imag_held[6].CLK
clk => x_2_imag_held[7].CLK
clk => x_2_imag_held[8].CLK
clk => x_2_imag_held[9].CLK
clk => x_2_imag_held[10].CLK
clk => x_2_imag_held[11].CLK
clk => x_2_imag_held[12].CLK
clk => x_1_imag_held[0].CLK
clk => x_1_imag_held[1].CLK
clk => x_1_imag_held[2].CLK
clk => x_1_imag_held[3].CLK
clk => x_1_imag_held[4].CLK
clk => x_1_imag_held[5].CLK
clk => x_1_imag_held[6].CLK
clk => x_1_imag_held[7].CLK
clk => x_1_imag_held[8].CLK
clk => x_1_imag_held[9].CLK
clk => x_1_imag_held[10].CLK
clk => x_1_imag_held[11].CLK
clk => x_1_imag_held[12].CLK
clk => x_4_real_held[0].CLK
clk => x_4_real_held[1].CLK
clk => x_4_real_held[2].CLK
clk => x_4_real_held[3].CLK
clk => x_4_real_held[4].CLK
clk => x_4_real_held[5].CLK
clk => x_4_real_held[6].CLK
clk => x_4_real_held[7].CLK
clk => x_4_real_held[8].CLK
clk => x_4_real_held[9].CLK
clk => x_4_real_held[10].CLK
clk => x_4_real_held[11].CLK
clk => x_4_real_held[12].CLK
clk => x_3_real_held[0].CLK
clk => x_3_real_held[1].CLK
clk => x_3_real_held[2].CLK
clk => x_3_real_held[3].CLK
clk => x_3_real_held[4].CLK
clk => x_3_real_held[5].CLK
clk => x_3_real_held[6].CLK
clk => x_3_real_held[7].CLK
clk => x_3_real_held[8].CLK
clk => x_3_real_held[9].CLK
clk => x_3_real_held[10].CLK
clk => x_3_real_held[11].CLK
clk => x_3_real_held[12].CLK
clk => x_2_real_held[0].CLK
clk => x_2_real_held[1].CLK
clk => x_2_real_held[2].CLK
clk => x_2_real_held[3].CLK
clk => x_2_real_held[4].CLK
clk => x_2_real_held[5].CLK
clk => x_2_real_held[6].CLK
clk => x_2_real_held[7].CLK
clk => x_2_real_held[8].CLK
clk => x_2_real_held[9].CLK
clk => x_2_real_held[10].CLK
clk => x_2_real_held[11].CLK
clk => x_2_real_held[12].CLK
clk => x_1_real_held[0].CLK
clk => x_1_real_held[1].CLK
clk => x_1_real_held[2].CLK
clk => x_1_real_held[3].CLK
clk => x_1_real_held[4].CLK
clk => x_1_real_held[5].CLK
clk => x_1_real_held[6].CLK
clk => x_1_real_held[7].CLK
clk => x_1_real_held[8].CLK
clk => x_1_real_held[9].CLK
clk => x_1_real_held[10].CLK
clk => x_1_real_held[11].CLK
clk => x_1_real_held[12].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][1][9].CLK
clk => butterfly_st1[3][1][10].CLK
clk => butterfly_st1[3][1][11].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[3][0][9].CLK
clk => butterfly_st1[3][0][10].CLK
clk => butterfly_st1[3][0][11].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][1][9].CLK
clk => butterfly_st1[2][1][10].CLK
clk => butterfly_st1[2][1][11].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[2][0][9].CLK
clk => butterfly_st1[2][0][10].CLK
clk => butterfly_st1[2][0][11].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][1][9].CLK
clk => butterfly_st1[1][1][10].CLK
clk => butterfly_st1[1][1][11].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[1][0][9].CLK
clk => butterfly_st1[1][0][10].CLK
clk => butterfly_st1[1][0][11].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][1][9].CLK
clk => butterfly_st1[0][1][10].CLK
clk => butterfly_st1[0][1][11].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => butterfly_st1[0][0][9].CLK
clk => butterfly_st1[0][0][10].CLK
clk => butterfly_st1[0][0][11].CLK
clk => sel_arr[9][0].CLK
clk => sel_arr[9][1].CLK
clk => sel_arr[8][0].CLK
clk => sel_arr[8][1].CLK
clk => sel_arr[7][0].CLK
clk => sel_arr[7][1].CLK
clk => sel_arr[6][0].CLK
clk => sel_arr[6][1].CLK
clk => sel_arr[5][0].CLK
clk => sel_arr[5][1].CLK
clk => sel_arr[4][0].CLK
clk => sel_arr[4][1].CLK
clk => sel_arr[3][0].CLK
clk => sel_arr[3][1].CLK
clk => sel_arr[2][0].CLK
clk => sel_arr[2][1].CLK
clk => sel_arr[1][0].CLK
clk => sel_arr[1][1].CLK
clk => sel_arr[0][0].CLK
clk => sel_arr[0][1].CLK
clk => asj_fft_pround:gen_full_rnd:u1.clk
clk => asj_fft_bfp_o:bfp_detect.clk
clk => asj_fft_bfp_i:bfp_scale.clk
clk => asj_fft_cmult_std:gen_da0:gen_std:cm1.clk
clken => asj_fft_pround:gen_full_rnd:u0.clken
clken => asj_fft_pround:gen_full_rnd:u1.clken
clken => asj_fft_bfp_o:bfp_detect.data_rdy
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => sr.OUTPUTSELECT
reset => si.OUTPUTSELECT
reset => si.OUTPUTSELECT
reset => asj_fft_bfp_o:bfp_detect.reset
reset => butterfly_st_imag[0].ACLR
reset => butterfly_st_imag[1].ACLR
reset => butterfly_st_imag[2].ACLR
reset => butterfly_st_imag[3].ACLR
reset => butterfly_st_imag[4].ACLR
reset => butterfly_st_imag[5].ACLR
reset => butterfly_st_imag[6].ACLR
reset => butterfly_st_imag[7].ACLR
reset => butterfly_st_imag[8].ACLR
reset => butterfly_st_imag[9].ACLR
reset => butterfly_st_imag[10].ACLR
reset => butterfly_st_imag[11].ACLR
reset => butterfly_st_imag[12].ACLR
reset => butterfly_st_imag[13].ACLR
reset => result_x2_x4_imag[0].ACLR
reset => result_x2_x4_imag[1].ACLR
reset => result_x2_x4_imag[2].ACLR
reset => result_x2_x4_imag[3].ACLR
reset => result_x2_x4_imag[4].ACLR
reset => result_x2_x4_imag[5].ACLR
reset => result_x2_x4_imag[6].ACLR
reset => result_x2_x4_imag[7].ACLR
reset => result_x2_x4_imag[8].ACLR
reset => result_x2_x4_imag[9].ACLR
reset => result_x2_x4_imag[10].ACLR
reset => result_x2_x4_imag[11].ACLR
reset => result_x2_x4_imag[12].ACLR
reset => result_x1_x3_imag[0].ACLR
reset => result_x1_x3_imag[1].ACLR
reset => result_x1_x3_imag[2].ACLR
reset => result_x1_x3_imag[3].ACLR
reset => result_x1_x3_imag[4].ACLR
reset => result_x1_x3_imag[5].ACLR
reset => result_x1_x3_imag[6].ACLR
reset => result_x1_x3_imag[7].ACLR
reset => result_x1_x3_imag[8].ACLR
reset => result_x1_x3_imag[9].ACLR
reset => result_x1_x3_imag[10].ACLR
reset => result_x1_x3_imag[11].ACLR
reset => result_x1_x3_imag[12].ACLR
reset => butterfly_st_real[0].ACLR
reset => butterfly_st_real[1].ACLR
reset => butterfly_st_real[2].ACLR
reset => butterfly_st_real[3].ACLR
reset => butterfly_st_real[4].ACLR
reset => butterfly_st_real[5].ACLR
reset => butterfly_st_real[6].ACLR
reset => butterfly_st_real[7].ACLR
reset => butterfly_st_real[8].ACLR
reset => butterfly_st_real[9].ACLR
reset => butterfly_st_real[10].ACLR
reset => butterfly_st_real[11].ACLR
reset => butterfly_st_real[12].ACLR
reset => butterfly_st_real[13].ACLR
reset => result_x2_x4_real[0].ACLR
reset => result_x2_x4_real[1].ACLR
reset => result_x2_x4_real[2].ACLR
reset => result_x2_x4_real[3].ACLR
reset => result_x2_x4_real[4].ACLR
reset => result_x2_x4_real[5].ACLR
reset => result_x2_x4_real[6].ACLR
reset => result_x2_x4_real[7].ACLR
reset => result_x2_x4_real[8].ACLR
reset => result_x2_x4_real[9].ACLR
reset => result_x2_x4_real[10].ACLR
reset => result_x2_x4_real[11].ACLR
reset => result_x2_x4_real[12].ACLR
reset => result_x1_x3_real[0].ACLR
reset => result_x1_x3_real[1].ACLR
reset => result_x1_x3_real[2].ACLR
reset => result_x1_x3_real[3].ACLR
reset => result_x1_x3_real[4].ACLR
reset => result_x1_x3_real[5].ACLR
reset => result_x1_x3_real[6].ACLR
reset => result_x1_x3_real[7].ACLR
reset => result_x1_x3_real[8].ACLR
reset => result_x1_x3_real[9].ACLR
reset => result_x1_x3_real[10].ACLR
reset => result_x1_x3_real[11].ACLR
reset => result_x1_x3_real[12].ACLR
reset => asj_fft_cmult_std:gen_da0:gen_std:cm1.reset
next_pass => asj_fft_bfp_o:bfp_detect.next_pass
next_blk => asj_fft_bfp_o:bfp_detect.next_blk
sel_lpp => ~NO_FANOUT~
alt_slb_i[0] => asj_fft_bfp_i:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i:bfp_scale.bfp_factor[2]
sel[0] => sel_arr.DATAA
sel[1] => sel_arr.DATAA
data_real_i[0] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[0]
data_real_i[1] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[1]
data_real_i[2] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[2]
data_real_i[3] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[3]
data_real_i[4] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[4]
data_real_i[5] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[5]
data_real_i[6] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[6]
data_real_i[7] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[7]
data_real_i[8] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[8]
data_real_i[9] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[9]
data_real_i[10] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[10]
data_real_i[11] => asj_fft_bfp_i:bfp_scale.real_bfp_0_in[11]
data_imag_i[0] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[0]
data_imag_i[1] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[1]
data_imag_i[2] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[2]
data_imag_i[3] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[3]
data_imag_i[4] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[4]
data_imag_i[5] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[5]
data_imag_i[6] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[6]
data_imag_i[7] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[7]
data_imag_i[8] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[8]
data_imag_i[9] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[9]
data_imag_i[10] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[10]
data_imag_i[11] => asj_fft_bfp_i:bfp_scale.imag_bfp_0_in[11]
twid_real[0] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[0]
twid_real[1] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[1]
twid_real[2] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[2]
twid_real[3] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[3]
twid_real[4] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[4]
twid_real[5] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[5]
twid_real[6] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[6]
twid_real[7] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[7]
twid_real[8] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[8]
twid_real[9] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[9]
twid_real[10] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[10]
twid_real[11] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datac[11]
twid_imag[0] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[0]
twid_imag[1] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[1]
twid_imag[2] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[2]
twid_imag[3] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[3]
twid_imag[4] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[4]
twid_imag[5] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[5]
twid_imag[6] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[6]
twid_imag[7] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[7]
twid_imag[8] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[8]
twid_imag[9] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[9]
twid_imag[10] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[10]
twid_imag[11] => asj_fft_cmult_std:gen_da0:gen_std:cm1.datad[11]
data_real_o[0] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[0]
data_real_o[1] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[1]
data_real_o[2] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[2]
data_real_o[3] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[3]
data_real_o[4] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[4]
data_real_o[5] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[5]
data_real_o[6] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[6]
data_real_o[7] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[7]
data_real_o[8] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[8]
data_real_o[9] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[9]
data_real_o[10] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[10]
data_real_o[11] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.imag_out[11]
data_imag_o[0] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[0]
data_imag_o[1] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[1]
data_imag_o[2] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[2]
data_imag_o[3] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[3]
data_imag_o[4] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[4]
data_imag_o[5] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[5]
data_imag_o[6] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[6]
data_imag_o[7] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[7]
data_imag_o[8] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[8]
data_imag_o[9] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[9]
data_imag_o[10] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[10]
data_imag_o[11] <= asj_fft_cmult_std:gen_da0:gen_std:cm1.real_out[11]
alt_slb_o[0] <= asj_fft_bfp_o:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o:bfp_detect.lut_out[2]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect
global_clock_enable => asj_fft_tdl_bit:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.global_clock_enable
global_clock_enable => sdet.BLOCK_GAP.OUTPUTSELECT
global_clock_enable => sdet.DISABLE.OUTPUTSELECT
global_clock_enable => sdet.ENABLE.OUTPUTSELECT
global_clock_enable => sdet.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdet.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit:gen_blk_float:gen_1_input_bfp_o:delay_next_pass3.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => en_gain_lut_8_pts.ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => slb_i[3].ENA
global_clock_enable => slb_i[2].ENA
global_clock_enable => slb_i[1].ENA
global_clock_enable => slb_i[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
clk => asj_fft_tdl_bit:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.clk
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => slb_i[0].CLK
clk => slb_i[1].CLK
clk => slb_i[2].CLK
clk => slb_i[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => en_gain_lut_8_pts.CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit:gen_blk_float:gen_1_input_bfp_o:delay_next_pass3.clk
clk => sdet~1.DATAIN
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
next_pass => asj_fft_tdl_bit:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => sdet.DATAA
next_blk => reg_slb.IN1
next_blk => sdet.DATAA
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => ~NO_FANOUT~
real_bfp_0_in[4] => ~NO_FANOUT~
real_bfp_0_in[5] => ~NO_FANOUT~
real_bfp_0_in[6] => ~NO_FANOUT~
real_bfp_0_in[7] => rail_p_r[0][0].IN0
real_bfp_0_in[7] => rail_n_r[0][0].IN0
real_bfp_0_in[8] => rail_p_r[0][1].IN0
real_bfp_0_in[8] => rail_n_r[0][1].IN0
real_bfp_0_in[9] => rail_p_r[0][2].IN0
real_bfp_0_in[9] => rail_n_r[0][2].IN0
real_bfp_0_in[10] => rail_p_r[0][3].IN0
real_bfp_0_in[10] => rail_n_r[0][3].IN0
real_bfp_0_in[11] => rail_p_r[0][3].IN1
real_bfp_0_in[11] => rail_n_r[0][3].IN1
real_bfp_0_in[11] => rail_p_r[0][2].IN1
real_bfp_0_in[11] => rail_n_r[0][2].IN1
real_bfp_0_in[11] => rail_p_r[0][1].IN1
real_bfp_0_in[11] => rail_n_r[0][1].IN1
real_bfp_0_in[11] => rail_p_r[0][0].IN1
real_bfp_0_in[11] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => ~NO_FANOUT~
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => ~NO_FANOUT~
imag_bfp_0_in[4] => ~NO_FANOUT~
imag_bfp_0_in[5] => ~NO_FANOUT~
imag_bfp_0_in[6] => ~NO_FANOUT~
imag_bfp_0_in[7] => rail_p_i[0][0].IN0
imag_bfp_0_in[7] => rail_n_i[0][0].IN0
imag_bfp_0_in[8] => rail_p_i[0][1].IN0
imag_bfp_0_in[8] => rail_n_i[0][1].IN0
imag_bfp_0_in[9] => rail_p_i[0][2].IN0
imag_bfp_0_in[9] => rail_n_i[0][2].IN0
imag_bfp_0_in[10] => rail_p_i[0][3].IN0
imag_bfp_0_in[10] => rail_n_i[0][3].IN0
imag_bfp_0_in[11] => rail_p_i[0][3].IN1
imag_bfp_0_in[11] => rail_n_i[0][3].IN1
imag_bfp_0_in[11] => rail_p_i[0][2].IN1
imag_bfp_0_in[11] => rail_n_i[0][2].IN1
imag_bfp_0_in[11] => rail_p_i[0][1].IN1
imag_bfp_0_in[11] => rail_n_i[0][1].IN1
imag_bfp_0_in[11] => rail_p_i[0][0].IN1
imag_bfp_0_in[11] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => ~NO_FANOUT~
lut_out[0] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[8].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[2].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale
global_clock_enable => r_array_out[0][11].ENA
global_clock_enable => r_array_out[0][10].ENA
global_clock_enable => r_array_out[0][9].ENA
global_clock_enable => r_array_out[0][8].ENA
global_clock_enable => r_array_out[0][7].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => i_array_out[0][11].ENA
global_clock_enable => i_array_out[0][10].ENA
global_clock_enable => i_array_out[0][9].ENA
global_clock_enable => i_array_out[0][8].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][0].ENA
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => i_array_out[0][8].CLK
clk => i_array_out[0][9].CLK
clk => i_array_out[0][10].CLK
clk => i_array_out[0][11].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
clk => r_array_out[0][8].CLK
clk => r_array_out[0][9].CLK
clk => r_array_out[0][10].CLK
clk => r_array_out[0][11].CLK
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[0] => Mux8.IN10
real_bfp_0_in[0] => Mux9.IN10
real_bfp_0_in[0] => Mux10.IN10
real_bfp_0_in[0] => Mux11.IN10
real_bfp_0_in[1] => Mux6.IN10
real_bfp_0_in[1] => Mux7.IN9
real_bfp_0_in[1] => Mux8.IN9
real_bfp_0_in[1] => Mux9.IN9
real_bfp_0_in[1] => Mux10.IN9
real_bfp_0_in[2] => Mux5.IN10
real_bfp_0_in[2] => Mux6.IN9
real_bfp_0_in[2] => Mux7.IN8
real_bfp_0_in[2] => Mux8.IN8
real_bfp_0_in[2] => Mux9.IN8
real_bfp_0_in[3] => Mux4.IN10
real_bfp_0_in[3] => Mux5.IN9
real_bfp_0_in[3] => Mux6.IN8
real_bfp_0_in[3] => Mux7.IN7
real_bfp_0_in[3] => Mux8.IN7
real_bfp_0_in[4] => Mux3.IN10
real_bfp_0_in[4] => Mux4.IN9
real_bfp_0_in[4] => Mux5.IN8
real_bfp_0_in[4] => Mux6.IN7
real_bfp_0_in[4] => Mux7.IN6
real_bfp_0_in[5] => Mux2.IN10
real_bfp_0_in[5] => Mux3.IN9
real_bfp_0_in[5] => Mux4.IN8
real_bfp_0_in[5] => Mux5.IN7
real_bfp_0_in[5] => Mux6.IN6
real_bfp_0_in[6] => Mux1.IN10
real_bfp_0_in[6] => Mux2.IN9
real_bfp_0_in[6] => Mux3.IN8
real_bfp_0_in[6] => Mux4.IN7
real_bfp_0_in[6] => Mux5.IN6
real_bfp_0_in[7] => Mux0.IN10
real_bfp_0_in[7] => Mux1.IN9
real_bfp_0_in[7] => Mux2.IN8
real_bfp_0_in[7] => Mux3.IN7
real_bfp_0_in[7] => Mux4.IN6
real_bfp_0_in[8] => Mux0.IN9
real_bfp_0_in[8] => Mux1.IN8
real_bfp_0_in[8] => Mux2.IN7
real_bfp_0_in[8] => Mux3.IN6
real_bfp_0_in[9] => Mux0.IN8
real_bfp_0_in[9] => Mux1.IN7
real_bfp_0_in[9] => Mux2.IN6
real_bfp_0_in[10] => Mux0.IN7
real_bfp_0_in[10] => Mux1.IN6
real_bfp_0_in[11] => Mux0.IN6
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => ~NO_FANOUT~
imag_bfp_0_in[0] => Mux19.IN10
imag_bfp_0_in[0] => Mux20.IN10
imag_bfp_0_in[0] => Mux21.IN10
imag_bfp_0_in[0] => Mux22.IN10
imag_bfp_0_in[0] => Mux23.IN10
imag_bfp_0_in[1] => Mux18.IN10
imag_bfp_0_in[1] => Mux19.IN9
imag_bfp_0_in[1] => Mux20.IN9
imag_bfp_0_in[1] => Mux21.IN9
imag_bfp_0_in[1] => Mux22.IN9
imag_bfp_0_in[2] => Mux17.IN10
imag_bfp_0_in[2] => Mux18.IN9
imag_bfp_0_in[2] => Mux19.IN8
imag_bfp_0_in[2] => Mux20.IN8
imag_bfp_0_in[2] => Mux21.IN8
imag_bfp_0_in[3] => Mux16.IN10
imag_bfp_0_in[3] => Mux17.IN9
imag_bfp_0_in[3] => Mux18.IN8
imag_bfp_0_in[3] => Mux19.IN7
imag_bfp_0_in[3] => Mux20.IN7
imag_bfp_0_in[4] => Mux15.IN10
imag_bfp_0_in[4] => Mux16.IN9
imag_bfp_0_in[4] => Mux17.IN8
imag_bfp_0_in[4] => Mux18.IN7
imag_bfp_0_in[4] => Mux19.IN6
imag_bfp_0_in[5] => Mux14.IN10
imag_bfp_0_in[5] => Mux15.IN9
imag_bfp_0_in[5] => Mux16.IN8
imag_bfp_0_in[5] => Mux17.IN7
imag_bfp_0_in[5] => Mux18.IN6
imag_bfp_0_in[6] => Mux13.IN10
imag_bfp_0_in[6] => Mux14.IN9
imag_bfp_0_in[6] => Mux15.IN8
imag_bfp_0_in[6] => Mux16.IN7
imag_bfp_0_in[6] => Mux17.IN6
imag_bfp_0_in[7] => Mux12.IN10
imag_bfp_0_in[7] => Mux13.IN9
imag_bfp_0_in[7] => Mux14.IN8
imag_bfp_0_in[7] => Mux15.IN7
imag_bfp_0_in[7] => Mux16.IN6
imag_bfp_0_in[8] => Mux12.IN9
imag_bfp_0_in[8] => Mux13.IN8
imag_bfp_0_in[8] => Mux14.IN7
imag_bfp_0_in[8] => Mux15.IN6
imag_bfp_0_in[9] => Mux12.IN8
imag_bfp_0_in[9] => Mux13.IN7
imag_bfp_0_in[9] => Mux14.IN6
imag_bfp_0_in[10] => Mux12.IN7
imag_bfp_0_in[10] => Mux13.IN6
imag_bfp_0_in[11] => Mux12.IN6
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => ~NO_FANOUT~
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN5
bfp_factor[0] => Mux5.IN5
bfp_factor[0] => Mux6.IN5
bfp_factor[0] => Mux7.IN5
bfp_factor[0] => Mux8.IN6
bfp_factor[0] => Mux9.IN7
bfp_factor[0] => Mux10.IN8
bfp_factor[0] => Mux11.IN9
bfp_factor[0] => Mux12.IN5
bfp_factor[0] => Mux13.IN5
bfp_factor[0] => Mux14.IN5
bfp_factor[0] => Mux15.IN5
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN6
bfp_factor[0] => Mux21.IN7
bfp_factor[0] => Mux22.IN8
bfp_factor[0] => Mux23.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN4
bfp_factor[1] => Mux5.IN4
bfp_factor[1] => Mux6.IN4
bfp_factor[1] => Mux7.IN4
bfp_factor[1] => Mux8.IN5
bfp_factor[1] => Mux9.IN6
bfp_factor[1] => Mux10.IN7
bfp_factor[1] => Mux11.IN8
bfp_factor[1] => Mux12.IN4
bfp_factor[1] => Mux13.IN4
bfp_factor[1] => Mux14.IN4
bfp_factor[1] => Mux15.IN4
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN5
bfp_factor[1] => Mux21.IN6
bfp_factor[1] => Mux22.IN7
bfp_factor[1] => Mux23.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN3
bfp_factor[2] => Mux5.IN3
bfp_factor[2] => Mux6.IN3
bfp_factor[2] => Mux7.IN3
bfp_factor[2] => Mux8.IN4
bfp_factor[2] => Mux9.IN5
bfp_factor[2] => Mux10.IN6
bfp_factor[2] => Mux11.IN7
bfp_factor[2] => Mux12.IN3
bfp_factor[2] => Mux13.IN3
bfp_factor[2] => Mux14.IN3
bfp_factor[2] => Mux15.IN3
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN4
bfp_factor[2] => Mux21.IN5
bfp_factor[2] => Mux22.IN6
bfp_factor[2] => Mux23.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[8] <= r_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[9] <= r_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[10] <= r_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[11] <= r_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= <GND>
real_bfp_1_out[1] <= <GND>
real_bfp_1_out[2] <= <GND>
real_bfp_1_out[3] <= <GND>
real_bfp_1_out[4] <= <GND>
real_bfp_1_out[5] <= <GND>
real_bfp_1_out[6] <= <GND>
real_bfp_1_out[7] <= <GND>
real_bfp_1_out[8] <= <GND>
real_bfp_1_out[9] <= <GND>
real_bfp_1_out[10] <= <GND>
real_bfp_1_out[11] <= <GND>
real_bfp_2_out[0] <= <GND>
real_bfp_2_out[1] <= <GND>
real_bfp_2_out[2] <= <GND>
real_bfp_2_out[3] <= <GND>
real_bfp_2_out[4] <= <GND>
real_bfp_2_out[5] <= <GND>
real_bfp_2_out[6] <= <GND>
real_bfp_2_out[7] <= <GND>
real_bfp_2_out[8] <= <GND>
real_bfp_2_out[9] <= <GND>
real_bfp_2_out[10] <= <GND>
real_bfp_2_out[11] <= <GND>
real_bfp_3_out[0] <= <GND>
real_bfp_3_out[1] <= <GND>
real_bfp_3_out[2] <= <GND>
real_bfp_3_out[3] <= <GND>
real_bfp_3_out[4] <= <GND>
real_bfp_3_out[5] <= <GND>
real_bfp_3_out[6] <= <GND>
real_bfp_3_out[7] <= <GND>
real_bfp_3_out[8] <= <GND>
real_bfp_3_out[9] <= <GND>
real_bfp_3_out[10] <= <GND>
real_bfp_3_out[11] <= <GND>
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[8] <= i_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[9] <= i_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[10] <= i_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[11] <= i_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= <GND>
imag_bfp_1_out[1] <= <GND>
imag_bfp_1_out[2] <= <GND>
imag_bfp_1_out[3] <= <GND>
imag_bfp_1_out[4] <= <GND>
imag_bfp_1_out[5] <= <GND>
imag_bfp_1_out[6] <= <GND>
imag_bfp_1_out[7] <= <GND>
imag_bfp_1_out[8] <= <GND>
imag_bfp_1_out[9] <= <GND>
imag_bfp_1_out[10] <= <GND>
imag_bfp_1_out[11] <= <GND>
imag_bfp_2_out[0] <= <GND>
imag_bfp_2_out[1] <= <GND>
imag_bfp_2_out[2] <= <GND>
imag_bfp_2_out[3] <= <GND>
imag_bfp_2_out[4] <= <GND>
imag_bfp_2_out[5] <= <GND>
imag_bfp_2_out[6] <= <GND>
imag_bfp_2_out[7] <= <GND>
imag_bfp_2_out[8] <= <GND>
imag_bfp_2_out[9] <= <GND>
imag_bfp_2_out[10] <= <GND>
imag_bfp_2_out[11] <= <GND>
imag_bfp_3_out[0] <= <GND>
imag_bfp_3_out[1] <= <GND>
imag_bfp_3_out[2] <= <GND>
imag_bfp_3_out[3] <= <GND>
imag_bfp_3_out[4] <= <GND>
imag_bfp_3_out[5] <= <GND>
imag_bfp_3_out[6] <= <GND>
imag_bfp_3_out[7] <= <GND>
imag_bfp_3_out[8] <= <GND>
imag_bfp_3_out[9] <= <GND>
imag_bfp_3_out[10] <= <GND>
imag_bfp_3_out[11] <= <GND>


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1
clk => asj_fft_mult_add:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => asj_fft_mult_add:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_1[11]
datab[0] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.dataa_0[11]
datac[0] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[7]
datac[8] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[8]
datac[8] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[8]
datac[9] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[9]
datac[9] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[9]
datac[10] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[10]
datac[10] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[10]
datac[11] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_0[11]
datac[11] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_0[11]
datad[0] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[7]
datad[8] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[8]
datad[8] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[8]
datad[9] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[9]
datad[9] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[9]
datad[10] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[10]
datad[10] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[10]
datad[11] => asj_fft_mult_add:gen_ma:gen_ma_full:ms.datab_1[11]
datad[11] => asj_fft_mult_add:gen_ma:gen_ma_full:ma.datab_1[11]
real_out[0] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl:gen_ma:gen_ma_full:real_delay.data_out[11]
imag_out[0] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl:gen_ma:gen_ma_full:imag_delay.data_out[11]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms
global_clock_enable => altera_fft_mult_add:MULT_ADD_component.ena0
clock0 => altera_fft_mult_add:MULT_ADD_component.clock0
dataa_0[0] => altera_fft_mult_add:MULT_ADD_component.dataa[0]
dataa_0[1] => altera_fft_mult_add:MULT_ADD_component.dataa[1]
dataa_0[2] => altera_fft_mult_add:MULT_ADD_component.dataa[2]
dataa_0[3] => altera_fft_mult_add:MULT_ADD_component.dataa[3]
dataa_0[4] => altera_fft_mult_add:MULT_ADD_component.dataa[4]
dataa_0[5] => altera_fft_mult_add:MULT_ADD_component.dataa[5]
dataa_0[6] => altera_fft_mult_add:MULT_ADD_component.dataa[6]
dataa_0[7] => altera_fft_mult_add:MULT_ADD_component.dataa[7]
dataa_0[8] => altera_fft_mult_add:MULT_ADD_component.dataa[8]
dataa_0[9] => altera_fft_mult_add:MULT_ADD_component.dataa[9]
dataa_0[10] => altera_fft_mult_add:MULT_ADD_component.dataa[10]
dataa_0[11] => altera_fft_mult_add:MULT_ADD_component.dataa[11]
dataa_1[0] => altera_fft_mult_add:MULT_ADD_component.dataa[12]
dataa_1[1] => altera_fft_mult_add:MULT_ADD_component.dataa[13]
dataa_1[2] => altera_fft_mult_add:MULT_ADD_component.dataa[14]
dataa_1[3] => altera_fft_mult_add:MULT_ADD_component.dataa[15]
dataa_1[4] => altera_fft_mult_add:MULT_ADD_component.dataa[16]
dataa_1[5] => altera_fft_mult_add:MULT_ADD_component.dataa[17]
dataa_1[6] => altera_fft_mult_add:MULT_ADD_component.dataa[18]
dataa_1[7] => altera_fft_mult_add:MULT_ADD_component.dataa[19]
dataa_1[8] => altera_fft_mult_add:MULT_ADD_component.dataa[20]
dataa_1[9] => altera_fft_mult_add:MULT_ADD_component.dataa[21]
dataa_1[10] => altera_fft_mult_add:MULT_ADD_component.dataa[22]
dataa_1[11] => altera_fft_mult_add:MULT_ADD_component.dataa[23]
datab_0[0] => altera_fft_mult_add:MULT_ADD_component.datab[0]
datab_0[1] => altera_fft_mult_add:MULT_ADD_component.datab[1]
datab_0[2] => altera_fft_mult_add:MULT_ADD_component.datab[2]
datab_0[3] => altera_fft_mult_add:MULT_ADD_component.datab[3]
datab_0[4] => altera_fft_mult_add:MULT_ADD_component.datab[4]
datab_0[5] => altera_fft_mult_add:MULT_ADD_component.datab[5]
datab_0[6] => altera_fft_mult_add:MULT_ADD_component.datab[6]
datab_0[7] => altera_fft_mult_add:MULT_ADD_component.datab[7]
datab_0[8] => altera_fft_mult_add:MULT_ADD_component.datab[8]
datab_0[9] => altera_fft_mult_add:MULT_ADD_component.datab[9]
datab_0[10] => altera_fft_mult_add:MULT_ADD_component.datab[10]
datab_0[11] => altera_fft_mult_add:MULT_ADD_component.datab[11]
datab_1[0] => altera_fft_mult_add:MULT_ADD_component.datab[12]
datab_1[1] => altera_fft_mult_add:MULT_ADD_component.datab[13]
datab_1[2] => altera_fft_mult_add:MULT_ADD_component.datab[14]
datab_1[3] => altera_fft_mult_add:MULT_ADD_component.datab[15]
datab_1[4] => altera_fft_mult_add:MULT_ADD_component.datab[16]
datab_1[5] => altera_fft_mult_add:MULT_ADD_component.datab[17]
datab_1[6] => altera_fft_mult_add:MULT_ADD_component.datab[18]
datab_1[7] => altera_fft_mult_add:MULT_ADD_component.datab[19]
datab_1[8] => altera_fft_mult_add:MULT_ADD_component.datab[20]
datab_1[9] => altera_fft_mult_add:MULT_ADD_component.datab[21]
datab_1[10] => altera_fft_mult_add:MULT_ADD_component.datab[22]
datab_1[11] => altera_fft_mult_add:MULT_ADD_component.datab[23]
result[0] <= altera_fft_mult_add:MULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add:MULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add:MULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add:MULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add:MULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add:MULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add:MULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add:MULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add:MULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add:MULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add:MULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add:MULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add:MULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add:MULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add:MULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add:MULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add:MULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add:MULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add:MULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add:MULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add:MULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add:MULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add:MULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add:MULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add:MULT_ADD_component.result[24]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
dataa[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[16]
dataa[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[17]
dataa[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[18]
dataa[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[19]
dataa[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[20]
dataa[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[21]
dataa[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[22]
dataa[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[23]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
datab[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[16]
datab[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[17]
datab[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[18]
datab[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[19]
datab[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[20]
datab[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[21]
datab[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[22]
datab[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[23]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[24]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa[16] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa[17] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa[18] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa[19] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa[20] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa[21] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa[22] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa[23] => altmult_add:ALTMULT_ADD_component.dataa[23]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab[16] => altmult_add:ALTMULT_ADD_component.datab[16]
datab[17] => altmult_add:ALTMULT_ADD_component.datab[17]
datab[18] => altmult_add:ALTMULT_ADD_component.datab[18]
datab[19] => altmult_add:ALTMULT_ADD_component.datab[19]
datab[20] => altmult_add:ALTMULT_ADD_component.datab[20]
datab[21] => altmult_add:ALTMULT_ADD_component.datab[21]
datab[22] => altmult_add:ALTMULT_ADD_component.datab[22]
datab[23] => altmult_add:ALTMULT_ADD_component.datab[23]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_tl6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_tl6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_tl6g:auto_generated.dataa[0]
dataa[1] => mult_add_tl6g:auto_generated.dataa[1]
dataa[2] => mult_add_tl6g:auto_generated.dataa[2]
dataa[3] => mult_add_tl6g:auto_generated.dataa[3]
dataa[4] => mult_add_tl6g:auto_generated.dataa[4]
dataa[5] => mult_add_tl6g:auto_generated.dataa[5]
dataa[6] => mult_add_tl6g:auto_generated.dataa[6]
dataa[7] => mult_add_tl6g:auto_generated.dataa[7]
dataa[8] => mult_add_tl6g:auto_generated.dataa[8]
dataa[9] => mult_add_tl6g:auto_generated.dataa[9]
dataa[10] => mult_add_tl6g:auto_generated.dataa[10]
dataa[11] => mult_add_tl6g:auto_generated.dataa[11]
dataa[12] => mult_add_tl6g:auto_generated.dataa[12]
dataa[13] => mult_add_tl6g:auto_generated.dataa[13]
dataa[14] => mult_add_tl6g:auto_generated.dataa[14]
dataa[15] => mult_add_tl6g:auto_generated.dataa[15]
dataa[16] => mult_add_tl6g:auto_generated.dataa[16]
dataa[17] => mult_add_tl6g:auto_generated.dataa[17]
dataa[18] => mult_add_tl6g:auto_generated.dataa[18]
dataa[19] => mult_add_tl6g:auto_generated.dataa[19]
dataa[20] => mult_add_tl6g:auto_generated.dataa[20]
dataa[21] => mult_add_tl6g:auto_generated.dataa[21]
dataa[22] => mult_add_tl6g:auto_generated.dataa[22]
dataa[23] => mult_add_tl6g:auto_generated.dataa[23]
datab[0] => mult_add_tl6g:auto_generated.datab[0]
datab[1] => mult_add_tl6g:auto_generated.datab[1]
datab[2] => mult_add_tl6g:auto_generated.datab[2]
datab[3] => mult_add_tl6g:auto_generated.datab[3]
datab[4] => mult_add_tl6g:auto_generated.datab[4]
datab[5] => mult_add_tl6g:auto_generated.datab[5]
datab[6] => mult_add_tl6g:auto_generated.datab[6]
datab[7] => mult_add_tl6g:auto_generated.datab[7]
datab[8] => mult_add_tl6g:auto_generated.datab[8]
datab[9] => mult_add_tl6g:auto_generated.datab[9]
datab[10] => mult_add_tl6g:auto_generated.datab[10]
datab[11] => mult_add_tl6g:auto_generated.datab[11]
datab[12] => mult_add_tl6g:auto_generated.datab[12]
datab[13] => mult_add_tl6g:auto_generated.datab[13]
datab[14] => mult_add_tl6g:auto_generated.datab[14]
datab[15] => mult_add_tl6g:auto_generated.datab[15]
datab[16] => mult_add_tl6g:auto_generated.datab[16]
datab[17] => mult_add_tl6g:auto_generated.datab[17]
datab[18] => mult_add_tl6g:auto_generated.datab[18]
datab[19] => mult_add_tl6g:auto_generated.datab[19]
datab[20] => mult_add_tl6g:auto_generated.datab[20]
datab[21] => mult_add_tl6g:auto_generated.datab[21]
datab[22] => mult_add_tl6g:auto_generated.datab[22]
datab[23] => mult_add_tl6g:auto_generated.datab[23]
ena0 => mult_add_tl6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_tl6g:auto_generated.result[0]
result[1] <= mult_add_tl6g:auto_generated.result[1]
result[2] <= mult_add_tl6g:auto_generated.result[2]
result[3] <= mult_add_tl6g:auto_generated.result[3]
result[4] <= mult_add_tl6g:auto_generated.result[4]
result[5] <= mult_add_tl6g:auto_generated.result[5]
result[6] <= mult_add_tl6g:auto_generated.result[6]
result[7] <= mult_add_tl6g:auto_generated.result[7]
result[8] <= mult_add_tl6g:auto_generated.result[8]
result[9] <= mult_add_tl6g:auto_generated.result[9]
result[10] <= mult_add_tl6g:auto_generated.result[10]
result[11] <= mult_add_tl6g:auto_generated.result[11]
result[12] <= mult_add_tl6g:auto_generated.result[12]
result[13] <= mult_add_tl6g:auto_generated.result[13]
result[14] <= mult_add_tl6g:auto_generated.result[14]
result[15] <= mult_add_tl6g:auto_generated.result[15]
result[16] <= mult_add_tl6g:auto_generated.result[16]
result[17] <= mult_add_tl6g:auto_generated.result[17]
result[18] <= mult_add_tl6g:auto_generated.result[18]
result[19] <= mult_add_tl6g:auto_generated.result[19]
result[20] <= mult_add_tl6g:auto_generated.result[20]
result[21] <= mult_add_tl6g:auto_generated.result[21]
result[22] <= mult_add_tl6g:auto_generated.result[22]
result[23] <= mult_add_tl6g:auto_generated.result[23]
result[24] <= mult_add_tl6g:auto_generated.result[24]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated
aclr0 => ded_mult_da91:ded_mult1.aclr[0]
aclr0 => ded_mult_da91:ded_mult2.aclr[0]
aclr0 => dffe7a[25].IN0
clock0 => ded_mult_da91:ded_mult1.clock[0]
clock0 => ded_mult_da91:ded_mult2.clock[0]
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_da91:ded_mult1.dataa[0]
dataa[1] => ded_mult_da91:ded_mult1.dataa[1]
dataa[2] => ded_mult_da91:ded_mult1.dataa[2]
dataa[3] => ded_mult_da91:ded_mult1.dataa[3]
dataa[4] => ded_mult_da91:ded_mult1.dataa[4]
dataa[5] => ded_mult_da91:ded_mult1.dataa[5]
dataa[6] => ded_mult_da91:ded_mult1.dataa[6]
dataa[7] => ded_mult_da91:ded_mult1.dataa[7]
dataa[8] => ded_mult_da91:ded_mult1.dataa[8]
dataa[9] => ded_mult_da91:ded_mult1.dataa[9]
dataa[10] => ded_mult_da91:ded_mult1.dataa[10]
dataa[11] => ded_mult_da91:ded_mult1.dataa[11]
dataa[12] => ded_mult_da91:ded_mult2.dataa[0]
dataa[13] => ded_mult_da91:ded_mult2.dataa[1]
dataa[14] => ded_mult_da91:ded_mult2.dataa[2]
dataa[15] => ded_mult_da91:ded_mult2.dataa[3]
dataa[16] => ded_mult_da91:ded_mult2.dataa[4]
dataa[17] => ded_mult_da91:ded_mult2.dataa[5]
dataa[18] => ded_mult_da91:ded_mult2.dataa[6]
dataa[19] => ded_mult_da91:ded_mult2.dataa[7]
dataa[20] => ded_mult_da91:ded_mult2.dataa[8]
dataa[21] => ded_mult_da91:ded_mult2.dataa[9]
dataa[22] => ded_mult_da91:ded_mult2.dataa[10]
dataa[23] => ded_mult_da91:ded_mult2.dataa[11]
datab[0] => ded_mult_da91:ded_mult1.datab[0]
datab[1] => ded_mult_da91:ded_mult1.datab[1]
datab[2] => ded_mult_da91:ded_mult1.datab[2]
datab[3] => ded_mult_da91:ded_mult1.datab[3]
datab[4] => ded_mult_da91:ded_mult1.datab[4]
datab[5] => ded_mult_da91:ded_mult1.datab[5]
datab[6] => ded_mult_da91:ded_mult1.datab[6]
datab[7] => ded_mult_da91:ded_mult1.datab[7]
datab[8] => ded_mult_da91:ded_mult1.datab[8]
datab[9] => ded_mult_da91:ded_mult1.datab[9]
datab[10] => ded_mult_da91:ded_mult1.datab[10]
datab[11] => ded_mult_da91:ded_mult1.datab[11]
datab[12] => ded_mult_da91:ded_mult2.datab[0]
datab[13] => ded_mult_da91:ded_mult2.datab[1]
datab[14] => ded_mult_da91:ded_mult2.datab[2]
datab[15] => ded_mult_da91:ded_mult2.datab[3]
datab[16] => ded_mult_da91:ded_mult2.datab[4]
datab[17] => ded_mult_da91:ded_mult2.datab[5]
datab[18] => ded_mult_da91:ded_mult2.datab[6]
datab[19] => ded_mult_da91:ded_mult2.datab[7]
datab[20] => ded_mult_da91:ded_mult2.datab[8]
datab[21] => ded_mult_da91:ded_mult2.datab[9]
datab[22] => ded_mult_da91:ded_mult2.datab[10]
datab[23] => ded_mult_da91:ded_mult2.datab[11]
ena0 => ded_mult_da91:ded_mult1.ena[0]
ena0 => ded_mult_da91:ded_mult2.ena[0]
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated|ded_mult_da91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated|ded_mult_da91:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated|ded_mult_da91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated|ded_mult_da91:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma
global_clock_enable => altera_fft_mult_add:MULT_ADD_component.ena0
clock0 => altera_fft_mult_add:MULT_ADD_component.clock0
dataa_0[0] => altera_fft_mult_add:MULT_ADD_component.dataa[0]
dataa_0[1] => altera_fft_mult_add:MULT_ADD_component.dataa[1]
dataa_0[2] => altera_fft_mult_add:MULT_ADD_component.dataa[2]
dataa_0[3] => altera_fft_mult_add:MULT_ADD_component.dataa[3]
dataa_0[4] => altera_fft_mult_add:MULT_ADD_component.dataa[4]
dataa_0[5] => altera_fft_mult_add:MULT_ADD_component.dataa[5]
dataa_0[6] => altera_fft_mult_add:MULT_ADD_component.dataa[6]
dataa_0[7] => altera_fft_mult_add:MULT_ADD_component.dataa[7]
dataa_0[8] => altera_fft_mult_add:MULT_ADD_component.dataa[8]
dataa_0[9] => altera_fft_mult_add:MULT_ADD_component.dataa[9]
dataa_0[10] => altera_fft_mult_add:MULT_ADD_component.dataa[10]
dataa_0[11] => altera_fft_mult_add:MULT_ADD_component.dataa[11]
dataa_1[0] => altera_fft_mult_add:MULT_ADD_component.dataa[12]
dataa_1[1] => altera_fft_mult_add:MULT_ADD_component.dataa[13]
dataa_1[2] => altera_fft_mult_add:MULT_ADD_component.dataa[14]
dataa_1[3] => altera_fft_mult_add:MULT_ADD_component.dataa[15]
dataa_1[4] => altera_fft_mult_add:MULT_ADD_component.dataa[16]
dataa_1[5] => altera_fft_mult_add:MULT_ADD_component.dataa[17]
dataa_1[6] => altera_fft_mult_add:MULT_ADD_component.dataa[18]
dataa_1[7] => altera_fft_mult_add:MULT_ADD_component.dataa[19]
dataa_1[8] => altera_fft_mult_add:MULT_ADD_component.dataa[20]
dataa_1[9] => altera_fft_mult_add:MULT_ADD_component.dataa[21]
dataa_1[10] => altera_fft_mult_add:MULT_ADD_component.dataa[22]
dataa_1[11] => altera_fft_mult_add:MULT_ADD_component.dataa[23]
datab_0[0] => altera_fft_mult_add:MULT_ADD_component.datab[0]
datab_0[1] => altera_fft_mult_add:MULT_ADD_component.datab[1]
datab_0[2] => altera_fft_mult_add:MULT_ADD_component.datab[2]
datab_0[3] => altera_fft_mult_add:MULT_ADD_component.datab[3]
datab_0[4] => altera_fft_mult_add:MULT_ADD_component.datab[4]
datab_0[5] => altera_fft_mult_add:MULT_ADD_component.datab[5]
datab_0[6] => altera_fft_mult_add:MULT_ADD_component.datab[6]
datab_0[7] => altera_fft_mult_add:MULT_ADD_component.datab[7]
datab_0[8] => altera_fft_mult_add:MULT_ADD_component.datab[8]
datab_0[9] => altera_fft_mult_add:MULT_ADD_component.datab[9]
datab_0[10] => altera_fft_mult_add:MULT_ADD_component.datab[10]
datab_0[11] => altera_fft_mult_add:MULT_ADD_component.datab[11]
datab_1[0] => altera_fft_mult_add:MULT_ADD_component.datab[12]
datab_1[1] => altera_fft_mult_add:MULT_ADD_component.datab[13]
datab_1[2] => altera_fft_mult_add:MULT_ADD_component.datab[14]
datab_1[3] => altera_fft_mult_add:MULT_ADD_component.datab[15]
datab_1[4] => altera_fft_mult_add:MULT_ADD_component.datab[16]
datab_1[5] => altera_fft_mult_add:MULT_ADD_component.datab[17]
datab_1[6] => altera_fft_mult_add:MULT_ADD_component.datab[18]
datab_1[7] => altera_fft_mult_add:MULT_ADD_component.datab[19]
datab_1[8] => altera_fft_mult_add:MULT_ADD_component.datab[20]
datab_1[9] => altera_fft_mult_add:MULT_ADD_component.datab[21]
datab_1[10] => altera_fft_mult_add:MULT_ADD_component.datab[22]
datab_1[11] => altera_fft_mult_add:MULT_ADD_component.datab[23]
result[0] <= altera_fft_mult_add:MULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add:MULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add:MULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add:MULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add:MULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add:MULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add:MULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add:MULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add:MULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add:MULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add:MULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add:MULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add:MULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add:MULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add:MULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add:MULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add:MULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add:MULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add:MULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add:MULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add:MULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add:MULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add:MULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add:MULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add:MULT_ADD_component.result[24]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component
dataa[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[0]
dataa[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[1]
dataa[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[2]
dataa[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[3]
dataa[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[4]
dataa[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[5]
dataa[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[6]
dataa[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[7]
dataa[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[8]
dataa[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[9]
dataa[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[10]
dataa[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[11]
dataa[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[12]
dataa[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[13]
dataa[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[14]
dataa[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[15]
dataa[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[16]
dataa[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[17]
dataa[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[18]
dataa[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[19]
dataa[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[20]
dataa[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[21]
dataa[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[22]
dataa[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.dataa[23]
datab[0] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[0]
datab[1] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[1]
datab[2] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[2]
datab[3] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[3]
datab[4] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[4]
datab[5] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[5]
datab[6] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[6]
datab[7] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[7]
datab[8] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[8]
datab[9] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[9]
datab[10] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[10]
datab[11] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[11]
datab[12] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[12]
datab[13] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[13]
datab[14] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[14]
datab[15] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[15]
datab[16] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[16]
datab[17] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[17]
datab[18] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[18]
datab[19] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[19]
datab[20] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[20]
datab[21] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[21]
datab[22] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[22]
datab[23] => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.datab[23]
clock0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.clock0
aclr0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.aclr0
ena0 => altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.ena0
result[0] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[0]
result[1] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[1]
result[2] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[2]
result[3] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[3]
result[4] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[4]
result[5] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[5]
result[6] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[6]
result[7] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[7]
result[8] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[8]
result[9] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[9]
result[10] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[10]
result[11] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[11]
result[12] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[12]
result[13] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[13]
result[14] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[14]
result[15] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[15]
result[16] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[16]
result[17] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[17]
result[18] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[18]
result[19] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[19]
result[20] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[20]
result[21] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[21]
result[22] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[22]
result[23] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[23]
result[24] <= altera_fft_mult_add_old:use_old_mult_add_gen:ALTMULT_ADD_component.result[24]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component
dataa[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa[16] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa[17] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa[18] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa[19] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa[20] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa[21] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa[22] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa[23] => altmult_add:ALTMULT_ADD_component.dataa[23]
datab[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab[16] => altmult_add:ALTMULT_ADD_component.datab[16]
datab[17] => altmult_add:ALTMULT_ADD_component.datab[17]
datab[18] => altmult_add:ALTMULT_ADD_component.datab[18]
datab[19] => altmult_add:ALTMULT_ADD_component.datab[19]
datab[20] => altmult_add:ALTMULT_ADD_component.datab[20]
datab[21] => altmult_add:ALTMULT_ADD_component.datab[21]
datab[22] => altmult_add:ALTMULT_ADD_component.datab[22]
datab[23] => altmult_add:ALTMULT_ADD_component.datab[23]
clock0 => altmult_add:ALTMULT_ADD_component.clock0
aclr0 => altmult_add:ALTMULT_ADD_component.aclr0
ena0 => altmult_add:ALTMULT_ADD_component.ena0
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_sk6g:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_sk6g:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_sk6g:auto_generated.dataa[0]
dataa[1] => mult_add_sk6g:auto_generated.dataa[1]
dataa[2] => mult_add_sk6g:auto_generated.dataa[2]
dataa[3] => mult_add_sk6g:auto_generated.dataa[3]
dataa[4] => mult_add_sk6g:auto_generated.dataa[4]
dataa[5] => mult_add_sk6g:auto_generated.dataa[5]
dataa[6] => mult_add_sk6g:auto_generated.dataa[6]
dataa[7] => mult_add_sk6g:auto_generated.dataa[7]
dataa[8] => mult_add_sk6g:auto_generated.dataa[8]
dataa[9] => mult_add_sk6g:auto_generated.dataa[9]
dataa[10] => mult_add_sk6g:auto_generated.dataa[10]
dataa[11] => mult_add_sk6g:auto_generated.dataa[11]
dataa[12] => mult_add_sk6g:auto_generated.dataa[12]
dataa[13] => mult_add_sk6g:auto_generated.dataa[13]
dataa[14] => mult_add_sk6g:auto_generated.dataa[14]
dataa[15] => mult_add_sk6g:auto_generated.dataa[15]
dataa[16] => mult_add_sk6g:auto_generated.dataa[16]
dataa[17] => mult_add_sk6g:auto_generated.dataa[17]
dataa[18] => mult_add_sk6g:auto_generated.dataa[18]
dataa[19] => mult_add_sk6g:auto_generated.dataa[19]
dataa[20] => mult_add_sk6g:auto_generated.dataa[20]
dataa[21] => mult_add_sk6g:auto_generated.dataa[21]
dataa[22] => mult_add_sk6g:auto_generated.dataa[22]
dataa[23] => mult_add_sk6g:auto_generated.dataa[23]
datab[0] => mult_add_sk6g:auto_generated.datab[0]
datab[1] => mult_add_sk6g:auto_generated.datab[1]
datab[2] => mult_add_sk6g:auto_generated.datab[2]
datab[3] => mult_add_sk6g:auto_generated.datab[3]
datab[4] => mult_add_sk6g:auto_generated.datab[4]
datab[5] => mult_add_sk6g:auto_generated.datab[5]
datab[6] => mult_add_sk6g:auto_generated.datab[6]
datab[7] => mult_add_sk6g:auto_generated.datab[7]
datab[8] => mult_add_sk6g:auto_generated.datab[8]
datab[9] => mult_add_sk6g:auto_generated.datab[9]
datab[10] => mult_add_sk6g:auto_generated.datab[10]
datab[11] => mult_add_sk6g:auto_generated.datab[11]
datab[12] => mult_add_sk6g:auto_generated.datab[12]
datab[13] => mult_add_sk6g:auto_generated.datab[13]
datab[14] => mult_add_sk6g:auto_generated.datab[14]
datab[15] => mult_add_sk6g:auto_generated.datab[15]
datab[16] => mult_add_sk6g:auto_generated.datab[16]
datab[17] => mult_add_sk6g:auto_generated.datab[17]
datab[18] => mult_add_sk6g:auto_generated.datab[18]
datab[19] => mult_add_sk6g:auto_generated.datab[19]
datab[20] => mult_add_sk6g:auto_generated.datab[20]
datab[21] => mult_add_sk6g:auto_generated.datab[21]
datab[22] => mult_add_sk6g:auto_generated.datab[22]
datab[23] => mult_add_sk6g:auto_generated.datab[23]
ena0 => mult_add_sk6g:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_sk6g:auto_generated.result[0]
result[1] <= mult_add_sk6g:auto_generated.result[1]
result[2] <= mult_add_sk6g:auto_generated.result[2]
result[3] <= mult_add_sk6g:auto_generated.result[3]
result[4] <= mult_add_sk6g:auto_generated.result[4]
result[5] <= mult_add_sk6g:auto_generated.result[5]
result[6] <= mult_add_sk6g:auto_generated.result[6]
result[7] <= mult_add_sk6g:auto_generated.result[7]
result[8] <= mult_add_sk6g:auto_generated.result[8]
result[9] <= mult_add_sk6g:auto_generated.result[9]
result[10] <= mult_add_sk6g:auto_generated.result[10]
result[11] <= mult_add_sk6g:auto_generated.result[11]
result[12] <= mult_add_sk6g:auto_generated.result[12]
result[13] <= mult_add_sk6g:auto_generated.result[13]
result[14] <= mult_add_sk6g:auto_generated.result[14]
result[15] <= mult_add_sk6g:auto_generated.result[15]
result[16] <= mult_add_sk6g:auto_generated.result[16]
result[17] <= mult_add_sk6g:auto_generated.result[17]
result[18] <= mult_add_sk6g:auto_generated.result[18]
result[19] <= mult_add_sk6g:auto_generated.result[19]
result[20] <= mult_add_sk6g:auto_generated.result[20]
result[21] <= mult_add_sk6g:auto_generated.result[21]
result[22] <= mult_add_sk6g:auto_generated.result[22]
result[23] <= mult_add_sk6g:auto_generated.result[23]
result[24] <= mult_add_sk6g:auto_generated.result[24]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated
aclr0 => ded_mult_da91:ded_mult1.aclr[0]
aclr0 => ded_mult_da91:ded_mult2.aclr[0]
aclr0 => dffe5a[24].IN0
clock0 => ded_mult_da91:ded_mult1.clock[0]
clock0 => ded_mult_da91:ded_mult2.clock[0]
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_da91:ded_mult1.dataa[0]
dataa[1] => ded_mult_da91:ded_mult1.dataa[1]
dataa[2] => ded_mult_da91:ded_mult1.dataa[2]
dataa[3] => ded_mult_da91:ded_mult1.dataa[3]
dataa[4] => ded_mult_da91:ded_mult1.dataa[4]
dataa[5] => ded_mult_da91:ded_mult1.dataa[5]
dataa[6] => ded_mult_da91:ded_mult1.dataa[6]
dataa[7] => ded_mult_da91:ded_mult1.dataa[7]
dataa[8] => ded_mult_da91:ded_mult1.dataa[8]
dataa[9] => ded_mult_da91:ded_mult1.dataa[9]
dataa[10] => ded_mult_da91:ded_mult1.dataa[10]
dataa[11] => ded_mult_da91:ded_mult1.dataa[11]
dataa[12] => ded_mult_da91:ded_mult2.dataa[0]
dataa[13] => ded_mult_da91:ded_mult2.dataa[1]
dataa[14] => ded_mult_da91:ded_mult2.dataa[2]
dataa[15] => ded_mult_da91:ded_mult2.dataa[3]
dataa[16] => ded_mult_da91:ded_mult2.dataa[4]
dataa[17] => ded_mult_da91:ded_mult2.dataa[5]
dataa[18] => ded_mult_da91:ded_mult2.dataa[6]
dataa[19] => ded_mult_da91:ded_mult2.dataa[7]
dataa[20] => ded_mult_da91:ded_mult2.dataa[8]
dataa[21] => ded_mult_da91:ded_mult2.dataa[9]
dataa[22] => ded_mult_da91:ded_mult2.dataa[10]
dataa[23] => ded_mult_da91:ded_mult2.dataa[11]
datab[0] => ded_mult_da91:ded_mult1.datab[0]
datab[1] => ded_mult_da91:ded_mult1.datab[1]
datab[2] => ded_mult_da91:ded_mult1.datab[2]
datab[3] => ded_mult_da91:ded_mult1.datab[3]
datab[4] => ded_mult_da91:ded_mult1.datab[4]
datab[5] => ded_mult_da91:ded_mult1.datab[5]
datab[6] => ded_mult_da91:ded_mult1.datab[6]
datab[7] => ded_mult_da91:ded_mult1.datab[7]
datab[8] => ded_mult_da91:ded_mult1.datab[8]
datab[9] => ded_mult_da91:ded_mult1.datab[9]
datab[10] => ded_mult_da91:ded_mult1.datab[10]
datab[11] => ded_mult_da91:ded_mult1.datab[11]
datab[12] => ded_mult_da91:ded_mult2.datab[0]
datab[13] => ded_mult_da91:ded_mult2.datab[1]
datab[14] => ded_mult_da91:ded_mult2.datab[2]
datab[15] => ded_mult_da91:ded_mult2.datab[3]
datab[16] => ded_mult_da91:ded_mult2.datab[4]
datab[17] => ded_mult_da91:ded_mult2.datab[5]
datab[18] => ded_mult_da91:ded_mult2.datab[6]
datab[19] => ded_mult_da91:ded_mult2.datab[7]
datab[20] => ded_mult_da91:ded_mult2.datab[8]
datab[21] => ded_mult_da91:ded_mult2.datab[9]
datab[22] => ded_mult_da91:ded_mult2.datab[10]
datab[23] => ded_mult_da91:ded_mult2.datab[11]
ena0 => ded_mult_da91:ded_mult1.ena[0]
ena0 => ded_mult_da91:ded_mult2.ena[0]
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated|ded_mult_da91:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated|ded_mult_da91:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated|ded_mult_da91:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated|ded_mult_da91:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_lnj:auto_generated.dataa[0]
dataa[1] => add_sub_lnj:auto_generated.dataa[1]
dataa[2] => add_sub_lnj:auto_generated.dataa[2]
dataa[3] => add_sub_lnj:auto_generated.dataa[3]
dataa[4] => add_sub_lnj:auto_generated.dataa[4]
dataa[5] => add_sub_lnj:auto_generated.dataa[5]
dataa[6] => add_sub_lnj:auto_generated.dataa[6]
dataa[7] => add_sub_lnj:auto_generated.dataa[7]
dataa[8] => add_sub_lnj:auto_generated.dataa[8]
dataa[9] => add_sub_lnj:auto_generated.dataa[9]
dataa[10] => add_sub_lnj:auto_generated.dataa[10]
dataa[11] => add_sub_lnj:auto_generated.dataa[11]
dataa[12] => add_sub_lnj:auto_generated.dataa[12]
dataa[13] => add_sub_lnj:auto_generated.dataa[13]
dataa[14] => add_sub_lnj:auto_generated.dataa[14]
dataa[15] => add_sub_lnj:auto_generated.dataa[15]
dataa[16] => add_sub_lnj:auto_generated.dataa[16]
dataa[17] => add_sub_lnj:auto_generated.dataa[17]
dataa[18] => add_sub_lnj:auto_generated.dataa[18]
dataa[19] => add_sub_lnj:auto_generated.dataa[19]
dataa[20] => add_sub_lnj:auto_generated.dataa[20]
dataa[21] => add_sub_lnj:auto_generated.dataa[21]
dataa[22] => add_sub_lnj:auto_generated.dataa[22]
dataa[23] => add_sub_lnj:auto_generated.dataa[23]
dataa[24] => add_sub_lnj:auto_generated.dataa[24]
datab[0] => add_sub_lnj:auto_generated.datab[0]
datab[1] => add_sub_lnj:auto_generated.datab[1]
datab[2] => add_sub_lnj:auto_generated.datab[2]
datab[3] => add_sub_lnj:auto_generated.datab[3]
datab[4] => add_sub_lnj:auto_generated.datab[4]
datab[5] => add_sub_lnj:auto_generated.datab[5]
datab[6] => add_sub_lnj:auto_generated.datab[6]
datab[7] => add_sub_lnj:auto_generated.datab[7]
datab[8] => add_sub_lnj:auto_generated.datab[8]
datab[9] => add_sub_lnj:auto_generated.datab[9]
datab[10] => add_sub_lnj:auto_generated.datab[10]
datab[11] => add_sub_lnj:auto_generated.datab[11]
datab[12] => add_sub_lnj:auto_generated.datab[12]
datab[13] => add_sub_lnj:auto_generated.datab[13]
datab[14] => add_sub_lnj:auto_generated.datab[14]
datab[15] => add_sub_lnj:auto_generated.datab[15]
datab[16] => add_sub_lnj:auto_generated.datab[16]
datab[17] => add_sub_lnj:auto_generated.datab[17]
datab[18] => add_sub_lnj:auto_generated.datab[18]
datab[19] => add_sub_lnj:auto_generated.datab[19]
datab[20] => add_sub_lnj:auto_generated.datab[20]
datab[21] => add_sub_lnj:auto_generated.datab[21]
datab[22] => add_sub_lnj:auto_generated.datab[22]
datab[23] => add_sub_lnj:auto_generated.datab[23]
datab[24] => add_sub_lnj:auto_generated.datab[24]
cin => add_sub_lnj:auto_generated.cin
add_sub => add_sub_lnj:auto_generated.add_sub
clock => add_sub_lnj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_lnj:auto_generated.clken
result[0] <= add_sub_lnj:auto_generated.result[0]
result[1] <= add_sub_lnj:auto_generated.result[1]
result[2] <= add_sub_lnj:auto_generated.result[2]
result[3] <= add_sub_lnj:auto_generated.result[3]
result[4] <= add_sub_lnj:auto_generated.result[4]
result[5] <= add_sub_lnj:auto_generated.result[5]
result[6] <= add_sub_lnj:auto_generated.result[6]
result[7] <= add_sub_lnj:auto_generated.result[7]
result[8] <= add_sub_lnj:auto_generated.result[8]
result[9] <= add_sub_lnj:auto_generated.result[9]
result[10] <= add_sub_lnj:auto_generated.result[10]
result[11] <= add_sub_lnj:auto_generated.result[11]
result[12] <= add_sub_lnj:auto_generated.result[12]
result[13] <= add_sub_lnj:auto_generated.result[13]
result[14] <= add_sub_lnj:auto_generated.result[14]
result[15] <= add_sub_lnj:auto_generated.result[15]
result[16] <= add_sub_lnj:auto_generated.result[16]
result[17] <= add_sub_lnj:auto_generated.result[17]
result[18] <= add_sub_lnj:auto_generated.result[18]
result[19] <= add_sub_lnj:auto_generated.result[19]
result[20] <= add_sub_lnj:auto_generated.result[20]
result[21] <= add_sub_lnj:auto_generated.result[21]
result[22] <= add_sub_lnj:auto_generated.result[22]
result[23] <= add_sub_lnj:auto_generated.result[23]
result[24] <= add_sub_lnj:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN50
cin => op_1.IN51
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_lnj:auto_generated.dataa[0]
dataa[1] => add_sub_lnj:auto_generated.dataa[1]
dataa[2] => add_sub_lnj:auto_generated.dataa[2]
dataa[3] => add_sub_lnj:auto_generated.dataa[3]
dataa[4] => add_sub_lnj:auto_generated.dataa[4]
dataa[5] => add_sub_lnj:auto_generated.dataa[5]
dataa[6] => add_sub_lnj:auto_generated.dataa[6]
dataa[7] => add_sub_lnj:auto_generated.dataa[7]
dataa[8] => add_sub_lnj:auto_generated.dataa[8]
dataa[9] => add_sub_lnj:auto_generated.dataa[9]
dataa[10] => add_sub_lnj:auto_generated.dataa[10]
dataa[11] => add_sub_lnj:auto_generated.dataa[11]
dataa[12] => add_sub_lnj:auto_generated.dataa[12]
dataa[13] => add_sub_lnj:auto_generated.dataa[13]
dataa[14] => add_sub_lnj:auto_generated.dataa[14]
dataa[15] => add_sub_lnj:auto_generated.dataa[15]
dataa[16] => add_sub_lnj:auto_generated.dataa[16]
dataa[17] => add_sub_lnj:auto_generated.dataa[17]
dataa[18] => add_sub_lnj:auto_generated.dataa[18]
dataa[19] => add_sub_lnj:auto_generated.dataa[19]
dataa[20] => add_sub_lnj:auto_generated.dataa[20]
dataa[21] => add_sub_lnj:auto_generated.dataa[21]
dataa[22] => add_sub_lnj:auto_generated.dataa[22]
dataa[23] => add_sub_lnj:auto_generated.dataa[23]
dataa[24] => add_sub_lnj:auto_generated.dataa[24]
datab[0] => add_sub_lnj:auto_generated.datab[0]
datab[1] => add_sub_lnj:auto_generated.datab[1]
datab[2] => add_sub_lnj:auto_generated.datab[2]
datab[3] => add_sub_lnj:auto_generated.datab[3]
datab[4] => add_sub_lnj:auto_generated.datab[4]
datab[5] => add_sub_lnj:auto_generated.datab[5]
datab[6] => add_sub_lnj:auto_generated.datab[6]
datab[7] => add_sub_lnj:auto_generated.datab[7]
datab[8] => add_sub_lnj:auto_generated.datab[8]
datab[9] => add_sub_lnj:auto_generated.datab[9]
datab[10] => add_sub_lnj:auto_generated.datab[10]
datab[11] => add_sub_lnj:auto_generated.datab[11]
datab[12] => add_sub_lnj:auto_generated.datab[12]
datab[13] => add_sub_lnj:auto_generated.datab[13]
datab[14] => add_sub_lnj:auto_generated.datab[14]
datab[15] => add_sub_lnj:auto_generated.datab[15]
datab[16] => add_sub_lnj:auto_generated.datab[16]
datab[17] => add_sub_lnj:auto_generated.datab[17]
datab[18] => add_sub_lnj:auto_generated.datab[18]
datab[19] => add_sub_lnj:auto_generated.datab[19]
datab[20] => add_sub_lnj:auto_generated.datab[20]
datab[21] => add_sub_lnj:auto_generated.datab[21]
datab[22] => add_sub_lnj:auto_generated.datab[22]
datab[23] => add_sub_lnj:auto_generated.datab[23]
datab[24] => add_sub_lnj:auto_generated.datab[24]
cin => add_sub_lnj:auto_generated.cin
add_sub => add_sub_lnj:auto_generated.add_sub
clock => add_sub_lnj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_lnj:auto_generated.clken
result[0] <= add_sub_lnj:auto_generated.result[0]
result[1] <= add_sub_lnj:auto_generated.result[1]
result[2] <= add_sub_lnj:auto_generated.result[2]
result[3] <= add_sub_lnj:auto_generated.result[3]
result[4] <= add_sub_lnj:auto_generated.result[4]
result[5] <= add_sub_lnj:auto_generated.result[5]
result[6] <= add_sub_lnj:auto_generated.result[6]
result[7] <= add_sub_lnj:auto_generated.result[7]
result[8] <= add_sub_lnj:auto_generated.result[8]
result[9] <= add_sub_lnj:auto_generated.result[9]
result[10] <= add_sub_lnj:auto_generated.result[10]
result[11] <= add_sub_lnj:auto_generated.result[11]
result[12] <= add_sub_lnj:auto_generated.result[12]
result[13] <= add_sub_lnj:auto_generated.result[13]
result[14] <= add_sub_lnj:auto_generated.result[14]
result[15] <= add_sub_lnj:auto_generated.result[15]
result[16] <= add_sub_lnj:auto_generated.result[16]
result[17] <= add_sub_lnj:auto_generated.result[17]
result[18] <= add_sub_lnj:auto_generated.result[18]
result[19] <= add_sub_lnj:auto_generated.result[19]
result[20] <= add_sub_lnj:auto_generated.result[20]
result[21] <= add_sub_lnj:auto_generated.result[21]
result[22] <= add_sub_lnj:auto_generated.result[22]
result[23] <= add_sub_lnj:auto_generated.result[23]
result[24] <= add_sub_lnj:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN50
cin => op_1.IN51
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc
global_clock_enable => asj_fft_tdl_bit_rst:gen_so_crtl:gen_se_so:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_tdl_bit:gen_so_crtl:gen_se_so:delay_next_pass_2.global_clock_enable
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
clk => asj_fft_tdl_bit_rst:gen_so_crtl:gen_se_so:delay_next_pass.clk
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => asj_fft_tdl_bit:gen_so_crtl:gen_se_so:delay_next_pass_2.clk
clken => ~NO_FANOUT~
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst:gen_so_crtl:gen_se_so:delay_next_pass.reset
next_pass => asj_fft_tdl_bit_rst:gen_so_crtl:gen_se_so:delay_next_pass.data_in
next_pass => asj_fft_tdl_bit:gen_so_crtl:gen_se_so:delay_next_pass_2.data_in
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => reg_exp.IN1
alt_slb_i[0] => Add0.IN6
alt_slb_i[0] => slb_last.DATAB
alt_slb_i[1] => Add0.IN5
alt_slb_i[1] => slb_last.DATAB
alt_slb_i[2] => Add0.IN4
alt_slb_i[2] => slb_last.DATAB
alt_slb_o[0] <= slb_last[0].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[1] <= slb_last[1].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[2] <= slb_last[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[0] <= blk_exp[0].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[1] <= blk_exp[1].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[2] <= blk_exp[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[3] <= blk_exp[3].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[4] <= blk_exp[4].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[5] <= blk_exp[5].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[12].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors
clk => perm_addr[0].CLK
clk => perm_addr[1].CLK
clk => perm_addr[2].CLK
clk => perm_addr[3].CLK
clk => perm_addr[4].CLK
clk => perm_addr[5].CLK
clk => perm_addr[6].CLK
clk => perm_addr[7].CLK
clk => perm_addr[8].CLK
clk => perm_addr[9].CLK
clk => twad_tempo[0].CLK
clk => twad_tempo[1].CLK
clk => twad_tempo[2].CLK
clk => twad_tempo[3].CLK
clk => twad_tempo[4].CLK
clk => twad_tempo[5].CLK
clk => twad_tempo[6].CLK
clk => twad_tempo[7].CLK
clk => twad_tempe[0].CLK
clk => twad_tempe[1].CLK
clk => twad_tempe[2].CLK
clk => twad_tempe[3].CLK
clk => twad_tempe[4].CLK
clk => twad_tempe[5].CLK
clk => twad_tempe[6].CLK
clk => twad_tempe[7].CLK
clk => quad_reg[0].CLK
clk => quad_reg[1].CLK
clk => quad_reg[2].CLK
clk => data_addr_held_by2[0].CLK
clk => data_addr_held_by2[1].CLK
clk => data_addr_held_by2[2].CLK
clk => data_addr_held_by2[3].CLK
clk => data_addr_held_by2[4].CLK
clk => data_addr_held_by2[5].CLK
clk => data_addr_held_by2[6].CLK
clk => data_addr_held_by2[7].CLK
clk => data_addr_held_by1[0].CLK
clk => data_addr_held_by1[1].CLK
clk => data_addr_held_by1[2].CLK
clk => data_addr_held_by1[3].CLK
clk => data_addr_held_by1[4].CLK
clk => data_addr_held_by1[5].CLK
clk => data_addr_held_by1[6].CLK
clk => data_addr_held_by1[7].CLK
global_clock_enable => perm_addr[0].ENA
global_clock_enable => perm_addr[1].ENA
global_clock_enable => perm_addr[2].ENA
global_clock_enable => perm_addr[3].ENA
global_clock_enable => perm_addr[4].ENA
global_clock_enable => perm_addr[5].ENA
global_clock_enable => perm_addr[6].ENA
global_clock_enable => perm_addr[7].ENA
global_clock_enable => perm_addr[8].ENA
global_clock_enable => perm_addr[9].ENA
global_clock_enable => twad_tempo[0].ENA
global_clock_enable => twad_tempo[1].ENA
global_clock_enable => twad_tempo[2].ENA
global_clock_enable => twad_tempo[3].ENA
global_clock_enable => twad_tempo[4].ENA
global_clock_enable => twad_tempo[5].ENA
global_clock_enable => twad_tempo[6].ENA
global_clock_enable => twad_tempo[7].ENA
global_clock_enable => twad_tempe[0].ENA
global_clock_enable => twad_tempe[1].ENA
global_clock_enable => twad_tempe[2].ENA
global_clock_enable => twad_tempe[3].ENA
global_clock_enable => twad_tempe[4].ENA
global_clock_enable => twad_tempe[5].ENA
global_clock_enable => twad_tempe[6].ENA
global_clock_enable => twad_tempe[7].ENA
global_clock_enable => quad_reg[0].ENA
global_clock_enable => quad_reg[1].ENA
global_clock_enable => quad_reg[2].ENA
global_clock_enable => data_addr_held_by2[0].ENA
global_clock_enable => data_addr_held_by2[1].ENA
global_clock_enable => data_addr_held_by2[2].ENA
global_clock_enable => data_addr_held_by2[3].ENA
global_clock_enable => data_addr_held_by2[4].ENA
global_clock_enable => data_addr_held_by2[5].ENA
global_clock_enable => data_addr_held_by2[6].ENA
global_clock_enable => data_addr_held_by2[7].ENA
global_clock_enable => data_addr_held_by1[0].ENA
global_clock_enable => data_addr_held_by1[1].ENA
global_clock_enable => data_addr_held_by1[2].ENA
global_clock_enable => data_addr_held_by1[3].ENA
global_clock_enable => data_addr_held_by1[4].ENA
global_clock_enable => data_addr_held_by1[5].ENA
global_clock_enable => data_addr_held_by1[6].ENA
global_clock_enable => data_addr_held_by1[7].ENA
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[2] => data_addr_held_by1.IN1
data_addr[2] => data_addr_held_by2.IN1
data_addr[3] => data_addr_held_by1.IN1
data_addr[3] => data_addr_held_by2.IN1
data_addr[4] => data_addr_held_by1.IN1
data_addr[4] => data_addr_held_by2.IN1
data_addr[5] => data_addr_held_by1.IN1
data_addr[5] => data_addr_held_by2.IN1
data_addr[6] => data_addr_held_by1.IN1
data_addr[6] => data_addr_held_by2.IN1
data_addr[7] => data_addr_held_by1.IN1
data_addr[7] => data_addr_held_by2.IN1
data_addr[8] => data_addr_held_by1.IN1
data_addr[8] => data_addr_held_by2.IN1
data_addr[9] => data_addr_held_by1.IN1
data_addr[9] => data_addr_held_by2.IN1
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[3] => ~NO_FANOUT~
tw_addr[0] <= twad_tempe[0].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[1] <= twad_tempe[1].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[2] <= twad_tempe[2].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[3] <= twad_tempe[3].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[4] <= twad_tempe[4].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[5] <= twad_tempe[5].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[6] <= twad_tempe[6].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[7] <= twad_tempe[7].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[8] <= twad_tempo[0].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[9] <= twad_tempo[1].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[10] <= twad_tempo[2].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[11] <= twad_tempo[3].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[12] <= twad_tempo[4].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[13] <= twad_tempo[5].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[14] <= twad_tempo[6].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[15] <= twad_tempo[7].DB_MAX_OUTPUT_PORT_TYPE
quad[0] <= quad_reg[0].DB_MAX_OUTPUT_PORT_TYPE
quad[1] <= quad_reg[1].DB_MAX_OUTPUT_PORT_TYPE
quad[2] <= quad_reg[2].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom
clk => asj_fft_twid_rom_tdp:gen_auto:sin_1n.clock
global_clock_enable => asj_fft_twid_rom_tdp:gen_auto:sin_1n.global_clock_enable
twade[0] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[0]
twade[1] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[1]
twade[2] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[2]
twade[3] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[3]
twade[4] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[4]
twade[5] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[5]
twade[6] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[6]
twade[7] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_a[7]
twado[0] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[0]
twado[1] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[1]
twado[2] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[2]
twado[3] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[3]
twado[4] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[4]
twado[5] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[5]
twado[6] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[6]
twado[7] => asj_fft_twid_rom_tdp:gen_auto:sin_1n.address_b[7]
t1r[0] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[0]
t1r[1] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[1]
t1r[2] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[2]
t1r[3] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[3]
t1r[4] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[4]
t1r[5] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[5]
t1r[6] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[6]
t1r[7] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[7]
t1r[8] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[8]
t1r[9] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[9]
t1r[10] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[10]
t1r[11] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_b[11]
t1i[0] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[0]
t1i[1] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[1]
t1i[2] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[2]
t1i[3] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[3]
t1i[4] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[4]
t1i[5] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[5]
t1i[6] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[6]
t1i[7] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[7]
t1i[8] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[8]
t1i[9] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[9]
t1i[10] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[10]
t1i[11] <= asj_fft_twid_rom_tdp:gen_auto:sin_1n.q_a[11]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n
global_clock_enable => altera_fft_dual_port_rom:rom_component.clocken0
clock => altera_fft_dual_port_rom:rom_component.clock0
address_a[0] => altera_fft_dual_port_rom:rom_component.address_a[0]
address_a[1] => altera_fft_dual_port_rom:rom_component.address_a[1]
address_a[2] => altera_fft_dual_port_rom:rom_component.address_a[2]
address_a[3] => altera_fft_dual_port_rom:rom_component.address_a[3]
address_a[4] => altera_fft_dual_port_rom:rom_component.address_a[4]
address_a[5] => altera_fft_dual_port_rom:rom_component.address_a[5]
address_a[6] => altera_fft_dual_port_rom:rom_component.address_a[6]
address_a[7] => altera_fft_dual_port_rom:rom_component.address_a[7]
address_b[0] => altera_fft_dual_port_rom:rom_component.address_b[0]
address_b[1] => altera_fft_dual_port_rom:rom_component.address_b[1]
address_b[2] => altera_fft_dual_port_rom:rom_component.address_b[2]
address_b[3] => altera_fft_dual_port_rom:rom_component.address_b[3]
address_b[4] => altera_fft_dual_port_rom:rom_component.address_b[4]
address_b[5] => altera_fft_dual_port_rom:rom_component.address_b[5]
address_b[6] => altera_fft_dual_port_rom:rom_component.address_b[6]
address_b[7] => altera_fft_dual_port_rom:rom_component.address_b[7]
q_a[0] <= altera_fft_dual_port_rom:rom_component.q_a[0]
q_a[1] <= altera_fft_dual_port_rom:rom_component.q_a[1]
q_a[2] <= altera_fft_dual_port_rom:rom_component.q_a[2]
q_a[3] <= altera_fft_dual_port_rom:rom_component.q_a[3]
q_a[4] <= altera_fft_dual_port_rom:rom_component.q_a[4]
q_a[5] <= altera_fft_dual_port_rom:rom_component.q_a[5]
q_a[6] <= altera_fft_dual_port_rom:rom_component.q_a[6]
q_a[7] <= altera_fft_dual_port_rom:rom_component.q_a[7]
q_a[8] <= altera_fft_dual_port_rom:rom_component.q_a[8]
q_a[9] <= altera_fft_dual_port_rom:rom_component.q_a[9]
q_a[10] <= altera_fft_dual_port_rom:rom_component.q_a[10]
q_a[11] <= altera_fft_dual_port_rom:rom_component.q_a[11]
q_b[0] <= altera_fft_dual_port_rom:rom_component.q_b[0]
q_b[1] <= altera_fft_dual_port_rom:rom_component.q_b[1]
q_b[2] <= altera_fft_dual_port_rom:rom_component.q_b[2]
q_b[3] <= altera_fft_dual_port_rom:rom_component.q_b[3]
q_b[4] <= altera_fft_dual_port_rom:rom_component.q_b[4]
q_b[5] <= altera_fft_dual_port_rom:rom_component.q_b[5]
q_b[6] <= altera_fft_dual_port_rom:rom_component.q_b[6]
q_b[7] <= altera_fft_dual_port_rom:rom_component.q_b[7]
q_b[8] <= altera_fft_dual_port_rom:rom_component.q_b[8]
q_b[9] <= altera_fft_dual_port_rom:rom_component.q_b[9]
q_b[10] <= altera_fft_dual_port_rom:rom_component.q_b[10]
q_b[11] <= altera_fft_dual_port_rom:rom_component.q_b[11]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k1t3:auto_generated.data_a[0]
data_a[1] => altsyncram_k1t3:auto_generated.data_a[1]
data_a[2] => altsyncram_k1t3:auto_generated.data_a[2]
data_a[3] => altsyncram_k1t3:auto_generated.data_a[3]
data_a[4] => altsyncram_k1t3:auto_generated.data_a[4]
data_a[5] => altsyncram_k1t3:auto_generated.data_a[5]
data_a[6] => altsyncram_k1t3:auto_generated.data_a[6]
data_a[7] => altsyncram_k1t3:auto_generated.data_a[7]
data_a[8] => altsyncram_k1t3:auto_generated.data_a[8]
data_a[9] => altsyncram_k1t3:auto_generated.data_a[9]
data_a[10] => altsyncram_k1t3:auto_generated.data_a[10]
data_a[11] => altsyncram_k1t3:auto_generated.data_a[11]
data_b[0] => altsyncram_k1t3:auto_generated.data_b[0]
data_b[1] => altsyncram_k1t3:auto_generated.data_b[1]
data_b[2] => altsyncram_k1t3:auto_generated.data_b[2]
data_b[3] => altsyncram_k1t3:auto_generated.data_b[3]
data_b[4] => altsyncram_k1t3:auto_generated.data_b[4]
data_b[5] => altsyncram_k1t3:auto_generated.data_b[5]
data_b[6] => altsyncram_k1t3:auto_generated.data_b[6]
data_b[7] => altsyncram_k1t3:auto_generated.data_b[7]
data_b[8] => altsyncram_k1t3:auto_generated.data_b[8]
data_b[9] => altsyncram_k1t3:auto_generated.data_b[9]
data_b[10] => altsyncram_k1t3:auto_generated.data_b[10]
data_b[11] => altsyncram_k1t3:auto_generated.data_b[11]
address_a[0] => altsyncram_k1t3:auto_generated.address_a[0]
address_a[1] => altsyncram_k1t3:auto_generated.address_a[1]
address_a[2] => altsyncram_k1t3:auto_generated.address_a[2]
address_a[3] => altsyncram_k1t3:auto_generated.address_a[3]
address_a[4] => altsyncram_k1t3:auto_generated.address_a[4]
address_a[5] => altsyncram_k1t3:auto_generated.address_a[5]
address_a[6] => altsyncram_k1t3:auto_generated.address_a[6]
address_a[7] => altsyncram_k1t3:auto_generated.address_a[7]
address_b[0] => altsyncram_k1t3:auto_generated.address_b[0]
address_b[1] => altsyncram_k1t3:auto_generated.address_b[1]
address_b[2] => altsyncram_k1t3:auto_generated.address_b[2]
address_b[3] => altsyncram_k1t3:auto_generated.address_b[3]
address_b[4] => altsyncram_k1t3:auto_generated.address_b[4]
address_b[5] => altsyncram_k1t3:auto_generated.address_b[5]
address_b[6] => altsyncram_k1t3:auto_generated.address_b[6]
address_b[7] => altsyncram_k1t3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k1t3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_k1t3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_k1t3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k1t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_k1t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_k1t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_k1t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_k1t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_k1t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_k1t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_k1t3:auto_generated.q_a[7]
q_a[8] <= altsyncram_k1t3:auto_generated.q_a[8]
q_a[9] <= altsyncram_k1t3:auto_generated.q_a[9]
q_a[10] <= altsyncram_k1t3:auto_generated.q_a[10]
q_a[11] <= altsyncram_k1t3:auto_generated.q_a[11]
q_b[0] <= altsyncram_k1t3:auto_generated.q_b[0]
q_b[1] <= altsyncram_k1t3:auto_generated.q_b[1]
q_b[2] <= altsyncram_k1t3:auto_generated.q_b[2]
q_b[3] <= altsyncram_k1t3:auto_generated.q_b[3]
q_b[4] <= altsyncram_k1t3:auto_generated.q_b[4]
q_b[5] <= altsyncram_k1t3:auto_generated.q_b[5]
q_b[6] <= altsyncram_k1t3:auto_generated.q_b[6]
q_b[7] <= altsyncram_k1t3:auto_generated.q_b[7]
q_b[8] <= altsyncram_k1t3:auto_generated.q_b[8]
q_b[9] <= altsyncram_k1t3:auto_generated.q_b[9]
q_b[10] <= altsyncram_k1t3:auto_generated.q_b[10]
q_b[11] <= altsyncram_k1t3:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|FFT_demo|PLL_200M:PLL_200M_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|FFT_demo|PLL_200M:PLL_200M_inst|altpll:altpll_component
inclk[0] => PLL_200M_altpll:auto_generated.inclk[0]
inclk[1] => PLL_200M_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|FFT_demo|PLL_200M:PLL_200M_inst|altpll:altpll_component|PLL_200M_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|FFT_demo|SINROM:SINROM_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|FFT_demo|SINROM:SINROM_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2p91:auto_generated.address_a[0]
address_a[1] => altsyncram_2p91:auto_generated.address_a[1]
address_a[2] => altsyncram_2p91:auto_generated.address_a[2]
address_a[3] => altsyncram_2p91:auto_generated.address_a[3]
address_a[4] => altsyncram_2p91:auto_generated.address_a[4]
address_a[5] => altsyncram_2p91:auto_generated.address_a[5]
address_a[6] => altsyncram_2p91:auto_generated.address_a[6]
address_a[7] => altsyncram_2p91:auto_generated.address_a[7]
address_a[8] => altsyncram_2p91:auto_generated.address_a[8]
address_a[9] => altsyncram_2p91:auto_generated.address_a[9]
address_a[10] => altsyncram_2p91:auto_generated.address_a[10]
address_a[11] => altsyncram_2p91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2p91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2p91:auto_generated.q_a[0]
q_a[1] <= altsyncram_2p91:auto_generated.q_a[1]
q_a[2] <= altsyncram_2p91:auto_generated.q_a[2]
q_a[3] <= altsyncram_2p91:auto_generated.q_a[3]
q_a[4] <= altsyncram_2p91:auto_generated.q_a[4]
q_a[5] <= altsyncram_2p91:auto_generated.q_a[5]
q_a[6] <= altsyncram_2p91:auto_generated.q_a[6]
q_a[7] <= altsyncram_2p91:auto_generated.q_a[7]
q_a[8] <= altsyncram_2p91:auto_generated.q_a[8]
q_a[9] <= altsyncram_2p91:auto_generated.q_a[9]
q_a[10] <= altsyncram_2p91:auto_generated.q_a[10]
q_a[11] <= altsyncram_2p91:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FFT_demo|SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|FFT_demo|get_phase:get_phase_inst
frequency[0] => Mult0.IN54
frequency[1] => Mult0.IN53
frequency[2] => Mult0.IN52
frequency[3] => Mult0.IN51
frequency[4] => Mult0.IN50
frequency[5] => Mult0.IN49
frequency[6] => Mult0.IN48
frequency[7] => Mult0.IN47
frequency[8] => Mult0.IN46
frequency[9] => Mult0.IN45
frequency[10] => Mult0.IN44
frequency[11] => Mult0.IN43
frequency[12] => Mult0.IN42
frequency[13] => Mult0.IN41
frequency[14] => Mult0.IN40
frequency[15] => Mult0.IN39
frequency[16] => Mult0.IN38
frequency[17] => Mult0.IN37
frequency[18] => Mult0.IN36
frequency[19] => Mult0.IN35
frequency[20] => Mult0.IN34
frequency[21] => Mult0.IN33
frequency[22] => Mult0.IN32
frequency[23] => Mult0.IN31
frequency[24] => Mult0.IN30
frequency[25] => Mult0.IN29
frequency[26] => Mult0.IN28
frequency[27] => Mult0.IN27
frequency[28] => Mult0.IN26
frequency[29] => Mult0.IN25
frequency[30] => Mult0.IN24
frequency[31] => Mult0.IN23
clk_200M => phase[0]~reg0.CLK
clk_200M => phase[1]~reg0.CLK
clk_200M => phase[2]~reg0.CLK
clk_200M => phase[3]~reg0.CLK
clk_200M => phase[4]~reg0.CLK
clk_200M => phase[5]~reg0.CLK
clk_200M => phase[6]~reg0.CLK
clk_200M => phase[7]~reg0.CLK
clk_200M => phase[8]~reg0.CLK
clk_200M => phase[9]~reg0.CLK
clk_200M => phase[10]~reg0.CLK
clk_200M => phase[11]~reg0.CLK
clk_200M => phase[12]~reg0.CLK
clk_200M => phase[13]~reg0.CLK
clk_200M => phase[14]~reg0.CLK
clk_200M => phase[15]~reg0.CLK
clk_200M => phase[16]~reg0.CLK
clk_200M => phase[17]~reg0.CLK
clk_200M => phase[18]~reg0.CLK
clk_200M => phase[19]~reg0.CLK
clk_200M => phase[20]~reg0.CLK
clk_200M => phase[21]~reg0.CLK
clk_200M => phase[22]~reg0.CLK
clk_200M => phase[23]~reg0.CLK
clk_200M => phase[24]~reg0.CLK
clk_200M => phase[25]~reg0.CLK
clk_200M => phase[26]~reg0.CLK
clk_200M => phase[27]~reg0.CLK
clk_200M => phase[28]~reg0.CLK
clk_200M => phase[29]~reg0.CLK
clk_200M => phase[30]~reg0.CLK
clk_200M => phase[31]~reg0.CLK
rst_n => phase[0]~reg0.ACLR
rst_n => phase[1]~reg0.ACLR
rst_n => phase[2]~reg0.ACLR
rst_n => phase[3]~reg0.ACLR
rst_n => phase[4]~reg0.ACLR
rst_n => phase[5]~reg0.ACLR
rst_n => phase[6]~reg0.ACLR
rst_n => phase[7]~reg0.ACLR
rst_n => phase[8]~reg0.ACLR
rst_n => phase[9]~reg0.ACLR
rst_n => phase[10]~reg0.ACLR
rst_n => phase[11]~reg0.ACLR
rst_n => phase[12]~reg0.ACLR
rst_n => phase[13]~reg0.ACLR
rst_n => phase[14]~reg0.ACLR
rst_n => phase[15]~reg0.ACLR
rst_n => phase[16]~reg0.ACLR
rst_n => phase[17]~reg0.ACLR
rst_n => phase[18]~reg0.ACLR
rst_n => phase[19]~reg0.ACLR
rst_n => phase[20]~reg0.ACLR
rst_n => phase[21]~reg0.ACLR
rst_n => phase[22]~reg0.ACLR
rst_n => phase[23]~reg0.ACLR
rst_n => phase[24]~reg0.ACLR
rst_n => phase[25]~reg0.ACLR
rst_n => phase[26]~reg0.ACLR
rst_n => phase[27]~reg0.ACLR
rst_n => phase[28]~reg0.ACLR
rst_n => phase[29]~reg0.ACLR
rst_n => phase[30]~reg0.ACLR
rst_n => phase[31]~reg0.ACLR
phase[0] <= phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[3] <= phase[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[4] <= phase[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[5] <= phase[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[6] <= phase[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[7] <= phase[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[8] <= phase[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[9] <= phase[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[10] <= phase[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[11] <= phase[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[12] <= phase[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[13] <= phase[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[14] <= phase[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[15] <= phase[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[16] <= phase[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[17] <= phase[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[18] <= phase[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[19] <= phase[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[20] <= phase[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[21] <= phase[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[22] <= phase[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[23] <= phase[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[24] <= phase[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[25] <= phase[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[26] <= phase[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[27] <= phase[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[28] <= phase[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[29] <= phase[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[30] <= phase[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[31] <= phase[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


