[2025-09-17 18:14:52] START suite=cs trace=classification_phase4_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2361859 heartbeat IPC: 4.234 cumulative IPC: 4.234 (Simulation time: 00 hr 00 min 27 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4956587 cumulative IPC: 4.035 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4956587 cumulative IPC: 4.035 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4956588 heartbeat IPC: 3.854 cumulative IPC: 5 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 16652294 heartbeat IPC: 0.855 cumulative IPC: 0.855 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 28131700 heartbeat IPC: 0.8711 cumulative IPC: 0.863 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 40043251 heartbeat IPC: 0.8395 cumulative IPC: 0.855 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 52722418 heartbeat IPC: 0.7887 cumulative IPC: 0.8374 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 65782142 heartbeat IPC: 0.7657 cumulative IPC: 0.822 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 79576499 heartbeat IPC: 0.7249 cumulative IPC: 0.8041 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 93772943 heartbeat IPC: 0.7044 cumulative IPC: 0.7881 (Simulation time: 00 hr 09 min 31 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000024 cycles: 108148950 heartbeat IPC: 0.6956 cumulative IPC: 0.7753 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 118463418 heartbeat IPC: 0.9695 cumulative IPC: 0.7929 (Simulation time: 00 hr 11 min 41 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 122473456 cumulative IPC: 0.8165 (Simulation time: 00 hr 12 min 35 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 122473456 cumulative IPC: 0.8165 (Simulation time: 00 hr 12 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8165 instructions: 100000003 cycles: 122473456
CPU 0 Branch Prediction Accuracy: 99.95% MPKI: 0.00189 Average ROB Occupancy at Mispredict: 1.048e+06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00084
BRANCH_INDIRECT: 0.0003
BRANCH_CONDITIONAL: 0.00075
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1538043
LQ_STALL: 4958
SQ_STALL: 179863


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 175.19328
REPLAY_LOAD: 81.341034
NON_REPLAY_LOAD: 16.081266

== Total ==
ADDR_TRANS: 610899
REPLAY_LOAD: 517329
NON_REPLAY_LOAD: 409815

== Counts ==
ADDR_TRANS: 3487
REPLAY_LOAD: 6360
NON_REPLAY_LOAD: 25484

cpu0->cpu0_STLB TOTAL        ACCESS:     566984 HIT:     414638 MISS:     152346 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     566984 HIT:     414638 MISS:     152346 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 166.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1320135 HIT:     550901 MISS:     769234 MSHR_MERGE:      19662
cpu0->cpu0_L2C LOAD         ACCESS:     640810 HIT:     240631 MISS:     400179 MSHR_MERGE:       1105
cpu0->cpu0_L2C RFO          ACCESS:      67628 HIT:      44770 MISS:      22858 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     186231 HIT:      95287 MISS:      90944 MSHR_MERGE:      18557
cpu0->cpu0_L2C WRITE        ACCESS:      88569 HIT:      88399 MISS:        170 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     336897 HIT:      81814 MISS:     255083 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     138505 ISSUED:     138505 USEFUL:      34790 USELESS:      14638
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 84.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5711213 HIT:    5702897 MISS:       8316 MSHR_MERGE:       3003
cpu0->cpu0_L1I LOAD         ACCESS:    5711213 HIT:    5702897 MISS:       8316 MSHR_MERGE:       3003
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 78.11 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11290952 HIT:    9833475 MISS:    1457477 MSHR_MERGE:     369722
cpu0->cpu0_L1D LOAD         ACCESS:    9054030 HIT:    8224714 MISS:     829316 MSHR_MERGE:     193818
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     209881 HIT:     140738 MISS:      69143 MSHR_MERGE:      21411
cpu0->cpu0_L1D WRITE        ACCESS:    1670570 HIT:    1448784 MISS:     221786 MSHR_MERGE:     154158
cpu0->cpu0_L1D TRANSLATION  ACCESS:     356471 HIT:      19239 MISS:     337232 MSHR_MERGE:        335
cpu0->cpu0_L1D PREFETCH REQUESTED:     226901 ISSUED:     209881 USEFUL:      28725 USELESS:      17936
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 63.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4761567 HIT:    4759850 MISS:       1717 MSHR_MERGE:       1031
cpu0->cpu0_ITLB LOAD         ACCESS:    4761567 HIT:    4759850 MISS:       1717 MSHR_MERGE:       1031
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 120.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10666757 HIT:    9986858 MISS:     679899 MSHR_MERGE:     113601
cpu0->cpu0_DTLB LOAD         ACCESS:   10666757 HIT:    9986858 MISS:     679899 MSHR_MERGE:     113601
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 48.77 cycles
cpu0->LLC TOTAL        ACCESS:     784961 HIT:     239117 MISS:     545844 MSHR_MERGE:        536
cpu0->LLC LOAD         ACCESS:     399074 HIT:      99931 MISS:     299143 MSHR_MERGE:        224
cpu0->LLC RFO          ACCESS:      22858 HIT:        256 MISS:      22602 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      72387 HIT:      23188 MISS:      49199 MSHR_MERGE:        312
cpu0->LLC WRITE        ACCESS:      35559 HIT:      35423 MISS:        136 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     255083 HIT:      80319 MISS:     174764 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.38 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19527
  ROW_BUFFER_MISS:     525644
  AVG DBUS CONGESTED CYCLE: 6.813
Channel 0 WQ ROW_BUFFER_HIT:       8378
  ROW_BUFFER_MISS:      25032
  FULL:          0
Channel 0 REFRESHES ISSUED:      10206

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       292842        78117        35954        52764
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          910         6511         7580        26974
  STLB miss resolved @ L2C                0         2604        32810        17739        73855
  STLB miss resolved @ LLC                0         1912        15938        19361        75070
  STLB miss resolved @ MEM                0         1113        11337        50831       158795

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                402           32          381           11          250
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            0            2            1           67
  STLB miss resolved @ L2C                4            2            2            0           23
  STLB miss resolved @ LLC                4            1            3            6           18
  STLB miss resolved @ MEM               33            2           13           17          489
[2025-09-17 18:27:28] END   suite=cs trace=classification_phase4_core0 (rc=0)
