// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
*/

/dts-v1/;

#include "ipq9574-default.dts"

/ {
	config_name = "config@al02-c10", "config@rdp433-mht-switch", "config-rdp433-mht-switch";

	soc: soc {
		tlmm: pinctrl@1000000 {

			mdio_pinmux: mdio {
				mdc {
					pins = "GPIO_38";
					function = "mdc";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-disable;
				};

				mdio {
					pins = "GPIO_39";
					function = "mdio";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};
			};

			phy_rst_pinmux: phy_rst {
				qti_8x8x_rst {
					pins = "GPIO_60";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};

				qti_aquantia_rst {
					pins = "GPIO_36";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};
			};

			blsp3_i2c_pinmux: blsp3_i2c_pins {
				blsp3_scl {
					pins = "GPIO_15";
					function = "blsp3_i2c_scl";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};

				blsp3_sda {
					pins = "GPIO_16";
					function = "blsp3_i2c_sda";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};
			};

			pcie1_x1_pinmux: pci_pins {
				pci_rst {
					pins = "GPIO_26";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};
			};

			pcie2_x2_pinmux: pci_pins {
				pci_rst {
					pins = "GPIO_29";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};
			};

			pcie3_x2_pinmux: pci_pins {
				pci_rst {
					pins = "GPIO_32";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};
			};
		};

		blsp3_i2c: i2c@78B8000 {
			pinctrl-names = "default";
			pinctrl-0 = <&blsp3_i2c_pinmux>;
			status = "okay";
		};

		qmp_ssphy_0: ssphy@7D000 {
			status = "okay";
		};

		qusb2_phy_0: qusb2@7B000 {
			status = "okay";
		};

		usb0: usb@8af8800 {
			status = "okay";

			dwc3@8a00000 {
				phys = <&qusb2_phy_0>, <&qmp_ssphy_0>;
				phy-names = "usb2-phy", "usb3-phy";
				maximum-speed = "super-speed";
			};
		};

		mdio: mdio@90000 {
			pinctrl-names = "default";
			pinctrl-0 = <&mdio_pinmux>;
			status = "okay";

			phy0: ethernet-switch@1 {
				phy-reset-gpio = <&tlmm 60 0>;
				dev-mode = <0x1>;
				reg = <1>;
				phy_id = <QCA8x8x_SWITCH_TYPE>;
				id = <1>;
				uniphy_id = <0>;
				uniphy_type = <0>;
				max_speed = <2500>;
				force-speed;
				xgmac;
				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port0: port@0 {
						reg = <0>;
						label = "cpu";
						phy-mode = "sgmii-2500";
						fixed-link {
							speed = <2500>;
							full-duplex;
						};
					};

					port1: port@1 {
						reg = <1>;
						label = "lan";
					};

					port2: port@2 {
						reg = <2>;
						label = "lan";
					};

					port3: port@3 {
						reg = <3>;
						label = "lan";
					};

					port4: port@4 {
						reg = <4>;
						label = "lan";
					};
				};
			};

			phy4: phy@8 {
				phy-reset-gpio = <&tlmm 36 0>;
				reg = <8>;
				phy_id = <AQ_PHY_TYPE>;
				phy-mode = "usxgmii";
				id = <5>;
				uniphy_id = <1>;
				uniphy_type = <1>;
				xgmac;
			};

			phy5: phy@0 {
				reg = <0>;
				phy_id = <AQ_PHY_TYPE>;
				phy-mode = "usxgmii";
				id = <6>;
				uniphy_id = <2>;
				uniphy_type = <0>;
				xgmac;
			};
		};

		ethernet: nss-switch {
			pinctrl-names = "default";
			pinctrl-0 = <&phy_rst_pinmux>;
			phy-handle0 = <&phy0>;
			phy-handle4 = <&phy4>;
			phy-handle5 = <&phy5>;
			status = "okay";
		};

		pcie1_x1: pci@10000000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pcie1_x1_pinmux>;
			status = "okay";
			perst_gpio = <&tlmm 26 0>;
		};

		pcie2_x2: pci@20000000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pcie2_x2_pinmux>;
			status = "okay";
			perst_gpio = <&tlmm 29 0>;
		};

		pcie3_x2: pci@18000000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pcie3_x2_pinmux>;
			status = "okay";
			perst_gpio = <&tlmm 32 0>;
		};
	};
};
