#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14263a300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1426626f0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x1426761e0 .functor BUFZ 32, L_0x142676140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142613950_0 .net *"_ivl_0", 31 0, L_0x142676140;  1 drivers
o0x148040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x14266e260_0 .net "clk", 0 0, o0x148040040;  0 drivers
o0x148040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14266e300_0 .net "data_address", 31 0, o0x148040070;  0 drivers
o0x1480400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14266e3a0_0 .net "data_read", 0 0, o0x1480400a0;  0 drivers
v0x14266e440_0 .net "data_readdata", 31 0, L_0x1426761e0;  1 drivers
o0x148040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x14266e530_0 .net "data_write", 0 0, o0x148040100;  0 drivers
o0x148040130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14266e5d0_0 .net "data_writedata", 31 0, o0x148040130;  0 drivers
v0x14266e680_0 .var/i "i", 31 0;
v0x14266e730 .array "ram", 0 65535, 31 0;
E_0x14264aa30 .event posedge, v0x14266e260_0;
L_0x142676140 .array/port v0x14266e730, o0x148040070;
S_0x14264a7c0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x14264da20 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x142676450 .functor BUFZ 32, L_0x1426762b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14266eb10_0 .net *"_ivl_0", 31 0, L_0x1426762b0;  1 drivers
v0x14266ebd0_0 .net *"_ivl_3", 29 0, L_0x142676370;  1 drivers
o0x148040340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14266ec70_0 .net "instr_address", 31 0, o0x148040340;  0 drivers
v0x14266ed10_0 .net "instr_readdata", 31 0, L_0x142676450;  1 drivers
v0x14266edc0 .array "memory1", 0 65535, 31 0;
L_0x1426762b0 .array/port v0x14266edc0, L_0x142676370;
L_0x142676370 .part o0x148040340, 0, 30;
S_0x14266e8c0 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x14264a7c0;
 .timescale 0 0;
v0x14266ea80_0 .var/i "i", 31 0;
S_0x14265afe0 .scope module, "sw_tb" "sw_tb" 5 1;
 .timescale 0 0;
v0x142675920_0 .net "active", 0 0, v0x142673e80_0;  1 drivers
v0x1426759b0_0 .var "clk", 0 0;
v0x142675a40_0 .var "clk_enable", 0 0;
v0x142675ad0_0 .net "data_address", 31 0, L_0x1426786b0;  1 drivers
v0x142675b60_0 .net "data_read", 0 0, v0x142674940_0;  1 drivers
v0x142675c30_0 .var "data_readdata", 31 0;
v0x142675cc0_0 .net "data_write", 0 0, v0x142674a70_0;  1 drivers
v0x142675d70_0 .net "data_writedata", 31 0, v0x142674b10_0;  1 drivers
v0x142675e20_0 .net "instr_address", 31 0, L_0x142679880;  1 drivers
v0x142675f50_0 .var "instr_readdata", 31 0;
v0x142675fe0_0 .net "register_v0", 31 0, L_0x142678120;  1 drivers
v0x1426760b0_0 .var "reset", 0 0;
S_0x14266eed0 .scope module, "dut" "mips_cpu_harvard" 5 58, 6 1 0, S_0x14265afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x142677b10 .functor BUFZ 1, L_0x142676f10, C4<0>, C4<0>, C4<0>;
L_0x142678270 .functor BUFZ 32, L_0x142677d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1426786b0 .functor BUFZ 32, v0x14266f830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142678eb0 .functor OR 1, L_0x142678b50, L_0x142678dd0, C4<0>, C4<0>;
L_0x1426796a0 .functor OR 1, L_0x142679430, L_0x142679250, C4<0>, C4<0>;
L_0x142679790 .functor AND 1, L_0x142679110, L_0x1426796a0, C4<1>, C4<1>;
L_0x142679880 .functor BUFZ 32, v0x142671520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142672c60_0 .net/2u *"_ivl_20", 15 0, L_0x148078208;  1 drivers
v0x142672cf0_0 .net *"_ivl_23", 15 0, L_0x142678320;  1 drivers
L_0x148078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x142672d80_0 .net/2u *"_ivl_30", 31 0, L_0x148078298;  1 drivers
v0x142672e10_0 .net *"_ivl_34", 31 0, L_0x142678a00;  1 drivers
L_0x1480782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142672ea0_0 .net *"_ivl_37", 25 0, L_0x1480782e0;  1 drivers
L_0x148078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x142672f50_0 .net/2u *"_ivl_38", 31 0, L_0x148078328;  1 drivers
v0x142673000_0 .net *"_ivl_40", 0 0, L_0x142678b50;  1 drivers
v0x1426730a0_0 .net *"_ivl_42", 31 0, L_0x142678c30;  1 drivers
L_0x148078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142673150_0 .net *"_ivl_45", 25 0, L_0x148078370;  1 drivers
L_0x1480783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142673260_0 .net/2u *"_ivl_46", 31 0, L_0x1480783b8;  1 drivers
v0x142673310_0 .net *"_ivl_48", 0 0, L_0x142678dd0;  1 drivers
v0x1426733b0_0 .net *"_ivl_52", 31 0, L_0x142678fa0;  1 drivers
L_0x148078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142673460_0 .net *"_ivl_55", 25 0, L_0x148078400;  1 drivers
L_0x148078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142673510_0 .net/2u *"_ivl_56", 31 0, L_0x148078448;  1 drivers
v0x1426735c0_0 .net *"_ivl_58", 0 0, L_0x142679110;  1 drivers
v0x142673660_0 .net *"_ivl_60", 31 0, L_0x1426791b0;  1 drivers
L_0x148078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142673710_0 .net *"_ivl_63", 25 0, L_0x148078490;  1 drivers
L_0x1480784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x1426738a0_0 .net/2u *"_ivl_64", 31 0, L_0x1480784d8;  1 drivers
v0x142673930_0 .net *"_ivl_66", 0 0, L_0x142679430;  1 drivers
v0x1426739d0_0 .net *"_ivl_68", 31 0, L_0x1426794d0;  1 drivers
v0x142673a80_0 .net *"_ivl_7", 4 0, L_0x142677710;  1 drivers
L_0x148078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142673b30_0 .net *"_ivl_71", 25 0, L_0x148078520;  1 drivers
L_0x148078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x142673be0_0 .net/2u *"_ivl_72", 31 0, L_0x148078568;  1 drivers
v0x142673c90_0 .net *"_ivl_74", 0 0, L_0x142679250;  1 drivers
v0x142673d30_0 .net *"_ivl_77", 0 0, L_0x1426796a0;  1 drivers
v0x142673dd0_0 .net *"_ivl_9", 4 0, L_0x1426777b0;  1 drivers
v0x142673e80_0 .var "active", 0 0;
v0x142673f20_0 .net "alu_control_out", 3 0, v0x14266fc80_0;  1 drivers
v0x142674000_0 .net "alu_fcode", 5 0, L_0x142678190;  1 drivers
v0x142674090_0 .net "alu_op", 1 0, L_0x142677330;  1 drivers
v0x142674120_0 .net "alu_op1", 31 0, L_0x142678270;  1 drivers
v0x1426741b0_0 .net "alu_op2", 31 0, L_0x1426785b0;  1 drivers
v0x142674240_0 .net "alu_out", 31 0, v0x14266f830_0;  1 drivers
v0x1426737c0_0 .net "alu_src", 0 0, L_0x142676d30;  1 drivers
v0x1426744d0_0 .net "alu_z_flag", 0 0, L_0x1426787e0;  1 drivers
v0x142674560_0 .net "branch", 0 0, L_0x142677190;  1 drivers
v0x142674610_0 .net "clk", 0 0, v0x1426759b0_0;  1 drivers
v0x1426746e0_0 .net "clk_enable", 0 0, v0x142675a40_0;  1 drivers
v0x142674770_0 .net "curr_addr", 31 0, v0x142671520_0;  1 drivers
v0x142674820_0 .net "curr_addr_p4", 31 0, L_0x142678900;  1 drivers
v0x1426748b0_0 .net "data_address", 31 0, L_0x1426786b0;  alias, 1 drivers
v0x142674940_0 .var "data_read", 0 0;
v0x1426749d0_0 .net "data_readdata", 31 0, v0x142675c30_0;  1 drivers
v0x142674a70_0 .var "data_write", 0 0;
v0x142674b10_0 .var "data_writedata", 31 0;
v0x142674bc0_0 .net "instr_address", 31 0, L_0x142679880;  alias, 1 drivers
v0x142674c70_0 .net "instr_opcode", 5 0, L_0x142676520;  1 drivers
v0x142674d30_0 .net "instr_readdata", 31 0, v0x142675f50_0;  1 drivers
v0x142674dd0_0 .net "j_type", 0 0, L_0x142678eb0;  1 drivers
v0x142674e70_0 .net "jr_type", 0 0, L_0x142679790;  1 drivers
v0x142674f10_0 .net "mem_read", 0 0, L_0x142677040;  1 drivers
v0x142674fc0_0 .net "mem_to_reg", 0 0, L_0x142676e60;  1 drivers
v0x142675070_0 .net "mem_write", 0 0, L_0x1426770e0;  1 drivers
v0x142675120_0 .var "next_instr_addr", 31 0;
v0x1426751d0_0 .net "offset", 31 0, L_0x142678510;  1 drivers
v0x142675260_0 .net "reg_a_read_data", 31 0, L_0x142677d80;  1 drivers
v0x142675310_0 .net "reg_a_read_index", 4 0, L_0x142677510;  1 drivers
v0x1426753c0_0 .net "reg_b_read_data", 31 0, L_0x142678030;  1 drivers
v0x142675470_0 .net "reg_b_read_index", 4 0, L_0x1426775b0;  1 drivers
v0x142675520_0 .net "reg_dst", 0 0, L_0x142676c40;  1 drivers
v0x1426755d0_0 .net "reg_write", 0 0, L_0x142676f10;  1 drivers
v0x142675680_0 .net "reg_write_data", 31 0, L_0x142677970;  1 drivers
v0x142675730_0 .net "reg_write_enable", 0 0, L_0x142677b10;  1 drivers
v0x1426757e0_0 .net "reg_write_index", 4 0, L_0x142677850;  1 drivers
v0x142675890_0 .net "register_v0", 31 0, L_0x142678120;  alias, 1 drivers
v0x1426742f0_0 .net "reset", 0 0, v0x1426760b0_0;  1 drivers
E_0x14266f210/0 .event edge, v0x142670a10_0, v0x14266f920_0, v0x142674820_0, v0x1426751d0_0;
E_0x14266f210/1 .event edge, v0x142674dd0_0, v0x142674d30_0, v0x142674e70_0, v0x142672060_0;
E_0x14266f210 .event/or E_0x14266f210/0, E_0x14266f210/1;
L_0x142676520 .part v0x142675f50_0, 26, 6;
L_0x142677510 .part v0x142675f50_0, 21, 5;
L_0x1426775b0 .part v0x142675f50_0, 16, 5;
L_0x142677710 .part v0x142675f50_0, 11, 5;
L_0x1426777b0 .part v0x142675f50_0, 16, 5;
L_0x142677850 .functor MUXZ 5, L_0x1426777b0, L_0x142677710, L_0x142676c40, C4<>;
L_0x142677970 .functor MUXZ 32, v0x14266f830_0, v0x142675c30_0, L_0x142676e60, C4<>;
L_0x142678190 .part v0x142675f50_0, 0, 6;
L_0x142678320 .part v0x142675f50_0, 0, 16;
L_0x142678510 .concat [ 16 16 0 0], L_0x142678320, L_0x148078208;
L_0x1426785b0 .functor MUXZ 32, L_0x142678030, L_0x142678510, L_0x142676d30, C4<>;
L_0x142678900 .arith/sum 32, v0x142671520_0, L_0x148078298;
L_0x142678a00 .concat [ 6 26 0 0], L_0x142676520, L_0x1480782e0;
L_0x142678b50 .cmp/eq 32, L_0x142678a00, L_0x148078328;
L_0x142678c30 .concat [ 6 26 0 0], L_0x142676520, L_0x148078370;
L_0x142678dd0 .cmp/eq 32, L_0x142678c30, L_0x1480783b8;
L_0x142678fa0 .concat [ 6 26 0 0], L_0x142676520, L_0x148078400;
L_0x142679110 .cmp/eq 32, L_0x142678fa0, L_0x148078448;
L_0x1426791b0 .concat [ 6 26 0 0], L_0x142678190, L_0x148078490;
L_0x142679430 .cmp/eq 32, L_0x1426791b0, L_0x1480784d8;
L_0x1426794d0 .concat [ 6 26 0 0], L_0x142678190, L_0x148078520;
L_0x142679250 .cmp/eq 32, L_0x1426794d0, L_0x148078568;
S_0x14266f280 .scope module, "cpu_alu" "alu" 6 114, 7 1 0, S_0x14266eed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x148078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14266f550_0 .net/2u *"_ivl_0", 31 0, L_0x148078250;  1 drivers
v0x14266f610_0 .net "control", 3 0, v0x14266fc80_0;  alias, 1 drivers
v0x14266f6c0_0 .net "op1", 31 0, L_0x142678270;  alias, 1 drivers
v0x14266f780_0 .net "op2", 31 0, L_0x1426785b0;  alias, 1 drivers
v0x14266f830_0 .var "result", 31 0;
v0x14266f920_0 .net "z_flag", 0 0, L_0x1426787e0;  alias, 1 drivers
E_0x14266f4f0 .event edge, v0x14266f780_0, v0x14266f6c0_0, v0x14266f610_0;
L_0x1426787e0 .cmp/eq 32, v0x14266f830_0, L_0x148078250;
S_0x14266fa40 .scope module, "cpu_alu_control" "alu_control" 6 99, 8 1 0, S_0x14266eed0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x14266fc80_0 .var "alu_control_out", 3 0;
v0x14266fd40_0 .net "alu_fcode", 5 0, L_0x142678190;  alias, 1 drivers
v0x14266fde0_0 .net "alu_opcode", 1 0, L_0x142677330;  alias, 1 drivers
E_0x14266fc50 .event edge, v0x14266fde0_0, v0x14266fd40_0;
S_0x14266fef0 .scope module, "cpu_control" "control" 6 42, 9 1 0, S_0x14266eed0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x142676c40 .functor BUFZ 1, L_0x142676770, C4<0>, C4<0>, C4<0>;
L_0x142676d30 .functor OR 1, L_0x142676890, L_0x1426769f0, C4<0>, C4<0>;
L_0x142676e60 .functor BUFZ 1, L_0x142676890, C4<0>, C4<0>, C4<0>;
L_0x142676f10 .functor BUFZ 1, L_0x142676890, C4<0>, C4<0>, C4<0>;
L_0x142677040 .functor BUFZ 1, L_0x142676890, C4<0>, C4<0>, C4<0>;
L_0x1426770e0 .functor BUFZ 1, L_0x1426769f0, C4<0>, C4<0>, C4<0>;
L_0x142677190 .functor BUFZ 1, L_0x142676b30, C4<0>, C4<0>, C4<0>;
L_0x1426772c0 .functor BUFZ 1, L_0x142676770, C4<0>, C4<0>, C4<0>;
L_0x142677410 .functor BUFZ 1, L_0x142676b30, C4<0>, C4<0>, C4<0>;
v0x1426701f0_0 .net *"_ivl_0", 31 0, L_0x142676640;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1426702a0_0 .net/2u *"_ivl_12", 5 0, L_0x1480780e8;  1 drivers
L_0x148078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x142670350_0 .net/2u *"_ivl_16", 5 0, L_0x148078130;  1 drivers
L_0x148078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142670410_0 .net *"_ivl_3", 25 0, L_0x148078010;  1 drivers
v0x1426704c0_0 .net *"_ivl_37", 0 0, L_0x1426772c0;  1 drivers
L_0x148078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426705b0_0 .net/2u *"_ivl_4", 31 0, L_0x148078058;  1 drivers
v0x142670660_0 .net *"_ivl_42", 0 0, L_0x142677410;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x142670710_0 .net/2u *"_ivl_8", 5 0, L_0x1480780a0;  1 drivers
v0x1426707c0_0 .net "alu_op", 1 0, L_0x142677330;  alias, 1 drivers
v0x1426708f0_0 .net "alu_src", 0 0, L_0x142676d30;  alias, 1 drivers
v0x142670980_0 .net "beq", 0 0, L_0x142676b30;  1 drivers
v0x142670a10_0 .net "branch", 0 0, L_0x142677190;  alias, 1 drivers
v0x142670aa0_0 .net "instr_opcode", 5 0, L_0x142676520;  alias, 1 drivers
v0x142670b30_0 .var "jump", 0 0;
v0x142670bc0_0 .net "lw", 0 0, L_0x142676890;  1 drivers
v0x142670c60_0 .net "mem_read", 0 0, L_0x142677040;  alias, 1 drivers
v0x142670d00_0 .net "mem_to_reg", 0 0, L_0x142676e60;  alias, 1 drivers
v0x142670ea0_0 .net "mem_write", 0 0, L_0x1426770e0;  alias, 1 drivers
v0x142670f40_0 .net "r_format", 0 0, L_0x142676770;  1 drivers
v0x142670fe0_0 .net "reg_dst", 0 0, L_0x142676c40;  alias, 1 drivers
v0x142671080_0 .net "reg_write", 0 0, L_0x142676f10;  alias, 1 drivers
v0x142671120_0 .net "sw", 0 0, L_0x1426769f0;  1 drivers
L_0x142676640 .concat [ 6 26 0 0], L_0x142676520, L_0x148078010;
L_0x142676770 .cmp/eq 32, L_0x142676640, L_0x148078058;
L_0x142676890 .cmp/eq 6, L_0x142676520, L_0x1480780a0;
L_0x1426769f0 .cmp/eq 6, L_0x142676520, L_0x1480780e8;
L_0x142676b30 .cmp/eq 6, L_0x142676520, L_0x148078130;
L_0x142677330 .concat8 [ 1 1 0 0], L_0x142677410, L_0x1426772c0;
S_0x1426712b0 .scope module, "cpu_pc" "pc" 6 151, 10 1 0, S_0x14266eed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x142671470_0 .net "clk", 0 0, v0x1426759b0_0;  alias, 1 drivers
v0x142671520_0 .var "curr_addr", 31 0;
v0x1426715d0_0 .net "next_addr", 31 0, v0x142675120_0;  1 drivers
v0x142671690_0 .net "reset", 0 0, v0x1426760b0_0;  alias, 1 drivers
E_0x142671420 .event posedge, v0x142671470_0;
S_0x142671790 .scope module, "register" "regfile" 6 73, 11 1 0, S_0x14266eed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x142677d80 .functor BUFZ 32, L_0x142677bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142678030 .functor BUFZ 32, L_0x142677e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142672450_12 .array/port v0x142672450, 12;
L_0x142678120 .functor BUFZ 32, v0x142672450_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142671b00_0 .net *"_ivl_0", 31 0, L_0x142677bc0;  1 drivers
v0x142671ba0_0 .net *"_ivl_10", 6 0, L_0x142677f10;  1 drivers
L_0x1480781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142671c40_0 .net *"_ivl_13", 1 0, L_0x1480781c0;  1 drivers
v0x142671cf0_0 .net *"_ivl_2", 6 0, L_0x142677c60;  1 drivers
L_0x148078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142671da0_0 .net *"_ivl_5", 1 0, L_0x148078178;  1 drivers
v0x142671e90_0 .net *"_ivl_8", 31 0, L_0x142677e70;  1 drivers
v0x142671f40_0 .net "r_clk", 0 0, v0x1426759b0_0;  alias, 1 drivers
v0x142671fd0_0 .net "r_clk_enable", 0 0, v0x142675a40_0;  alias, 1 drivers
v0x142672060_0 .net "read_data1", 31 0, L_0x142677d80;  alias, 1 drivers
v0x142672190_0 .net "read_data2", 31 0, L_0x142678030;  alias, 1 drivers
v0x142672240_0 .net "read_reg1", 4 0, L_0x142677510;  alias, 1 drivers
v0x1426722f0_0 .net "read_reg2", 4 0, L_0x1426775b0;  alias, 1 drivers
v0x1426723a0_0 .net "register_v0", 31 0, L_0x142678120;  alias, 1 drivers
v0x142672450 .array "registers", 0 31, 31 0;
v0x1426727f0_0 .net "reset", 0 0, v0x1426760b0_0;  alias, 1 drivers
v0x1426728a0_0 .net "write_control", 0 0, L_0x142677b10;  alias, 1 drivers
v0x142672930_0 .net "write_data", 31 0, L_0x142677970;  alias, 1 drivers
v0x142672ac0_0 .net "write_reg", 4 0, L_0x142677850;  alias, 1 drivers
L_0x142677bc0 .array/port v0x142672450, L_0x142677c60;
L_0x142677c60 .concat [ 5 2 0 0], L_0x142677510, L_0x148078178;
L_0x142677e70 .array/port v0x142672450, L_0x142677f10;
L_0x142677f10 .concat [ 5 2 0 0], L_0x1426775b0, L_0x1480781c0;
    .scope S_0x1426626f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14266e680_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14266e680_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14266e680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14266e730, 0, 4;
    %load/vec4 v0x14266e680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14266e680_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x1426626f0;
T_1 ;
    %wait E_0x14264aa30;
    %load/vec4 v0x14266e530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14266e5d0_0;
    %ix/getv 3, v0x14266e300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14266e730, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14264a7c0;
T_2 ;
    %fork t_1, S_0x14266e8c0;
    %jmp t_0;
    .scope S_0x14266e8c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14266ea80_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x14266ea80_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14266ea80_0;
    %store/vec4a v0x14266edc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14266ea80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14266ea80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14266edc0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14266edc0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14266edc0, 4, 0;
    %end;
    .scope S_0x14264a7c0;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x142671790;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142672450, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x142671790;
T_4 ;
    %wait E_0x142671420;
    %load/vec4 v0x1426727f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x142671fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1426728a0_0;
    %load/vec4 v0x142672ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x142672930_0;
    %load/vec4 v0x142672ac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142672450, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14266fa40;
T_5 ;
    %wait E_0x14266fc50;
    %load/vec4 v0x14266fde0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14266fc80_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14266fde0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14266fc80_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x14266fde0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x14266fd40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14266fc80_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14266fc80_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14266fc80_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14266fc80_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14266fc80_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14266f280;
T_6 ;
    %wait E_0x14266f4f0;
    %load/vec4 v0x14266f610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14266f830_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x14266f6c0_0;
    %load/vec4 v0x14266f780_0;
    %and;
    %assign/vec4 v0x14266f830_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x14266f6c0_0;
    %load/vec4 v0x14266f780_0;
    %or;
    %assign/vec4 v0x14266f830_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x14266f6c0_0;
    %load/vec4 v0x14266f780_0;
    %add;
    %assign/vec4 v0x14266f830_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x14266f6c0_0;
    %load/vec4 v0x14266f780_0;
    %sub;
    %assign/vec4 v0x14266f830_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x14266f6c0_0;
    %load/vec4 v0x14266f780_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x14266f830_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x14266f6c0_0;
    %load/vec4 v0x14266f780_0;
    %or;
    %inv;
    %assign/vec4 v0x14266f830_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1426712b0;
T_7 ;
    %wait E_0x142671420;
    %load/vec4 v0x142671690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x142671520_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1426715d0_0;
    %assign/vec4 v0x142671520_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14266eed0;
T_8 ;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x142671420;
    %delay 1, 0;
    %vpi_call/w 6 26 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x142674fc0_0, v0x142674d30_0, v0x142675680_0, v0x1426746e0_0, v0x1426757e0_0, v0x142675730_0 {0 0 0};
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x14266eed0;
T_9 ;
    %wait E_0x14266f210;
    %load/vec4 v0x142674560_0;
    %load/vec4 v0x1426744d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x142674820_0;
    %load/vec4 v0x1426751d0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x142675120_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x142674dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x142674820_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x142674d30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x142675120_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x142674e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x142675260_0;
    %store/vec4 v0x142675120_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x142674820_0;
    %store/vec4 v0x142675120_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14265afe0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426759b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1426759b0_0;
    %inv;
    %store/vec4 v0x1426759b0_0, 0, 1;
    %delay 1, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x14265afe0;
T_11 ;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x142675f50_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x142675c30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x142675f50_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x142675c30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2890334312, 0, 32;
    %store/vec4 v0x142675f50_0, 0, 32;
    %load/vec4 v0x142675cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 50 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_11.1 ;
    %load/vec4 v0x142675b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 51 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x142675ad0_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 52 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x142675ad0_0 {0 0 0};
T_11.5 ;
    %load/vec4 v0x142675d70_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 53 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x142675d70_0 {0 0 0};
T_11.7 ;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
