CxlResult:/ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/axis_clock_converter_v1_1_26/.cxl.verilog.axis_clock_converter_v1_1_26.axis_clock_converter_v1_1_26.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = axis_clock_converter_v1_1_26 ,
	SourcePath = /ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data ,
	Simulator = xcelium ,
	SimulatorVersion = 20.09-s007 ,
	CompiledLibrary = axis_clock_converter_v1_1_26 ,
	CompiledPath = /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/axis_clock_converter_v1_1_26 ,
	Timestamp = Wed Jul 16 13:24:36 2025 ,
	Time = 1752665075 ,
	Language = verilog ,
	XilinxVersion = 2021.2 ,
	LogFile = /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/axis_clock_converter_v1_1_26/.cxl.verilog.axis_clock_converter_v1_1_26.axis_clock_converter_v1_1_26.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 38 ,
