# Computer-Architecture
Implemented a 5-stage pipelined architecture for WISC-SP13 processor, all written in Verilog. Takes care of pipeline hazards using data forwarding, stalls or branch prediction. Optimized the processor by adding a cache and improved CPI. Cache creates a direct-mapped cache and a two-way set associative cache.

WISC-SP13 Microarchitecture Specification:

![image](https://user-images.githubusercontent.com/71836374/144634907-64041343-491b-40bc-82b9-afe541605e92.png)

![image](https://user-images.githubusercontent.com/71836374/144634964-6377db00-a74e-49ed-9083-8cdbe13fc820.png)


![image](https://user-images.githubusercontent.com/71836374/144635000-0bc32f50-737f-4ac6-8098-35388e9f8d41.png)


![image](https://user-images.githubusercontent.com/71836374/144635062-c975eed3-db89-41c9-865e-b73879993c1e.png)

![image](https://user-images.githubusercontent.com/71836374/144635098-6bcaca7b-f352-4225-aac6-d33bac3dd077.png)


![image](https://user-images.githubusercontent.com/71836374/144635140-fbe6ca32-3ea3-4510-8a26-6165059992ae.png)

![image](https://user-images.githubusercontent.com/71836374/144635190-14190dcb-d706-4ee9-8e03-bdd6f13bfae0.png)


![image](https://user-images.githubusercontent.com/71836374/144635215-7ac4e991-3519-4e24-95e8-ff98c1b8add7.png)

![image](https://user-images.githubusercontent.com/71836374/144635244-65584bff-9ad0-4043-ab1a-5f6749f4ac5e.png)



