{
    "design__lint_errors__count": 0,
    "design__lint_timing_constructs__count": 0,
    "design__lint_warnings__count": 2,
    "design__latch__count": 0,
    "design__instance__count": 11661,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.008257811889052391,
    "power__switching__total": 0.010373592376708984,
    "power__leakage__total": 1.0553498697163377e-07,
    "power__total": 0.01863151043653488,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.047389,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.047389,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31715,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.232819,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 8,
    "design__max_fanout_violation__count": 27,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.079497,
    "clock__skew__worst_setup": 0.079497,
    "timing__hold__ws": 0.10852,
    "timing__setup__ws": -5.14966,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -849.469972,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -5.14966,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 240,
    "timing__setup_r2r_vio__count": 12,
    "design__die__bbox": "0.0 0.0 422.065 432.785",
    "design__core__bbox": "5.52 10.88 416.3 421.6",
    "design__io": 120,
    "design__die__area": 182663,
    "design__core__area": 168716,
    "design__instance__area": 77667,
    "design__instance__count__stdcell": 11661,
    "design__instance__area__stdcell": 77667,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.460343,
    "design__instance__utilization__stdcell": 0.460343,
    "floorplan__design__io": 118,
    "design__io__hpwl": 43506645,
    "timing__drv__floating__nets": "0",
    "timing__drv__floating__pins": "0",
    "design__instance__displacement__total": 405.44,
    "design__instance__displacement__mean": 0.033,
    "design__instance__displacement__max": 7.82,
    "route__wirelength__estimated": 228984,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 13,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 8,
    "antenna__violating__pins": 9,
    "antenna__count": 28,
    "route__net": 9306,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 5929,
    "route__wirelength__iter:1": 253876,
    "route__drc_errors__iter:2": 3524,
    "route__wirelength__iter:2": 252440,
    "route__drc_errors__iter:3": 3528,
    "route__wirelength__iter:3": 252081,
    "route__drc_errors__iter:4": 446,
    "route__wirelength__iter:4": 252037,
    "route__drc_errors__iter:5": 68,
    "route__wirelength__iter:5": 252005,
    "route__drc_errors__iter:6": 3,
    "route__wirelength__iter:6": 252019,
    "route__drc_errors__iter:7": 1,
    "route__wirelength__iter:7": 252026,
    "route__drc_errors__iter:8": 1,
    "route__wirelength__iter:8": 252026,
    "route__drc_errors__iter:9": 0,
    "route__wirelength__iter:9": 252016,
    "route__drc_errors": 0,
    "route__wirelength": 252016,
    "route__vias": 66695,
    "route__vias__singlecut": 66695,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 795.17,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 2,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.071918,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.071918,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.883195,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -5.04239,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -283.482697,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -5.04239,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 80,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 4,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.03721,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.03721,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.110746,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.668022,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.043802,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.043802,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.314011,
    "timing__setup__ws__corner:min_tt_025C_1v80": 1.281999,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.067198,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.067198,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.878711,
    "timing__setup__ws__corner:min_ss_100C_1v60": -4.904683,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -276.02002,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -4.904683,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 80,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 4,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.034155,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.034155,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10852,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 3.70182,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.053405,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.053405,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.320343,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1.189021,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 6,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.079497,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.079497,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.870524,
    "timing__setup__ws__corner:max_ss_100C_1v60": -5.14966,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -289.967255,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -5.14966,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 80,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 4,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.0424,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.0424,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.112837,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 3.644912,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79718,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000337143,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00281561,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000337,
    "ir__drop__worst": 0.00282,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}