
SIMULATION REPORT          Generated on Sat Nov 30 23:28:46 2024


Design simulated: C:/Git/zahapat/fpga-tools-qc/simulator/vivado_precompiled_ver/2020_2/unisim.glbl_vhd(glbl_vhd_v) C:/Git/zahapat/fpga-tools-qc/simulator/xil_iplib_verilog.glbl C:/Git/zahapat/fpga-tools-qc/simulator/lib_sim.shiftreg_queue_tb(sim)
Number of signals/nets in design: 392
Number of processes in design: 25
Number of instances from user libraries in design: 35
Number of executable statements in design: 35367

Simulator Parameters:

    Current directory: C:/Git/zahapat/fpga-tools-qc/simulator
    Project file: modelsim.ini
    Simulation time resolution: 1ps

List of Design units used:

    Package Body: clk_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_sim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/sim_tools/clk_pack_tb.vhd
    Occurrences: 1

    Package Body: essentials_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_sim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/global_sim/essentials_tb.vhd
    Occurrences: 1

    Package Body: types_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_sim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/global_sim/types_pack_tb.vhd
    Occurrences: 1

    Package Body: print_list_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_sim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/sim_tools/print_list_pack_tb.vhd
    Occurrences: 1

    Package Body: std_logic_textio
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/synopsys/std_logic_textio.vhd
    Occurrences: 1

    Package: list_string_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_sim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/sim_tools/list_string_pack_tb.vhd
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/sim_tools/list_pack_tb.vhd
    Occurrences: 1

    Package Body: list_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_sim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/sim_tools/list_pack_tb.vhd
    Occurrences: 1

    Package Body: const_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_sim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/global_sim/const_pack_tb.vhd
    Occurrences: 1

    Package Body: ti_vvc_framework_support_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_vvc_framework/sim/uvvm_vvc_framework
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_vvc_framework/script/../src/ti_vvc_framework_support_pkg.vhd
    Occurrences: 1

    Package Body: ti_protected_types_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_vvc_framework/sim/uvvm_vvc_framework
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_vvc_framework/script/../src/ti_protected_types_pkg.vhd
    Occurrences: 1

    Package Body: func_cov_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/func_cov_pkg.vhd
    Occurrences: 1

    Package Body: rand_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/rand_pkg.vhd
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/generic_queue_pkg.vhd
    Occurrences: 1

    Package Body: generic_queue_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/generic_queue_pkg.vhd
    Occurrences: 1

    Package Body: bfm_common_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/bfm_common_pkg.vhd
    Occurrences: 1

    Package Body: methods_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/methods_pkg.vhd
    Occurrences: 1

    Package Body: alert_hierarchy_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/alert_hierarchy_pkg.vhd
    Occurrences: 1

    Package Body: license_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/license_pkg.vhd
    Occurrences: 1

    Package Body: hierarchy_linked_list_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/hierarchy_linked_list_pkg.vhd
    Occurrences: 1

    Package: global_signals_and_shared_variables_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/global_signals_and_shared_variables_pkg.vhd
    Occurrences: 1

    Package Body: protected_types_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/protected_types_pkg.vhd
    Occurrences: 1

    Package Body: string_methods_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/string_methods_pkg.vhd
    Occurrences: 1

    Package Body: adaptations_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/adaptations_pkg.vhd
    Occurrences: 1

    Package Body: types_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/types_pkg.vhd
    Occurrences: 1

    Package Body: signals_pack
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_src
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/global_src/signals_pack.vhd
    Occurrences: 1

    Package Body: types_pack
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_src
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/global_src/types_pack.vhd
    Occurrences: 1

    Package Body: generics
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_src
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/global_src/generics.vhd
    Occurrences: 1

    Package Body: const_pack
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_src
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/global_src/const_pack.vhd
    Occurrences: 1

    Package Body: env
    Library: C:/intelFPGA/20.1/modelsim_ase/std
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/std/env.vhd
    Occurrences: 1

    Package Body: math_real
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/ieee/1076-2code.vhd
    Occurrences: 1

    Module: glbl , acc : <novopt>
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/xil_iplib_verilog
    Source File: C:/Xilinx/Vivado/2020.2/data/verilog/src/glbl.v
    Timescale: 1ps / 1ps
    Occurrences: 1

    Package Body: vpkg
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/vivado_precompiled_ver/2020_2/unisim
    Source File: C:/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/unisim_VPKG.vhd
    Occurrences: 1

    Package Body: vital_primitives
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/vital2000/prmtvs_b_2000.vhd
    Occurrences: 1

    Package Body: vital_timing
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/vital2000/timing_b_2000.vhd
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/vital2000/timing_p_2000.vhd
    Occurrences: 1

    Package Body: numeric_std
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/ieee/mti_numeric_std.vhd
    Occurrences: 1

    Package Body: std_logic_1164
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/ieee/stdlogic.vhd
    Occurrences: 1

    Package Body: textio
    Library: C:/intelFPGA/20.1/modelsim_ase/std
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/std/textio.vhd
    Occurrences: 1

    Package: standard
    Library: C:/intelFPGA/20.1/modelsim_ase/std
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/std/standard.vhd
    Occurrences: 1

    Entity: glbl_vhd , acc : <novopt>
    Architecture: glbl_vhd_v
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/vivado_precompiled_ver/2020_2/unisim
    Source File: C:/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/GLBL_VHD.vhd
    Occurrences: 1

    Entity: shiftreg_queue_tb , acc : <novopt>
    Architecture: sim
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_sim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/shiftreg_queue/sim/shiftreg_queue_tb.vhd
    Source File: C:/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp
    Occurrences: 1

    Entity: shiftreg_queue , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/lib_src
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/shiftreg_queue/hdl/shiftreg_queue.vhd
    Source File: C:/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp
    Occurrences: 1

