{'out': {'CDeps': [[[], [], ['reset']], [[], [], ['reset'], ['load']]],
         'CLines': [[None, None, '12:C'], [None, None, '12:C', '13:C']],
         'Clocked': True,
         'DDeps': [['data'], ['data']],
         'DLines': ['12:D', '13:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f15adececd0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f15adf3d6d0>]}}
