<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Execute_Stage.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Barrel_Shifter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Barrel_Shifter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Barrel_Shifter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Barrel_Shifter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Barrel_Shifter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Barrel_Shifter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Barrel_Shifter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Barrel_Shifter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Barrel_Shifter_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Barrel_Shifter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Barrel_Shifter_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Barrel_Shifter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Comparison_Logic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Comparison_Logic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Comparison_Logic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Comparison_Logic.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparison_Logic.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparison_Logic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Comparison_Logic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Comparison_Logic.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparison_Logic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Enable_Interface.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Enable_Interface.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Enable_Interface.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Enable_Interface.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Enable_Interface.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Enable_Interface.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Enable_Interface.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Enable_Interface.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Enable_Interface_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Enable_Interface_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Execute_Stage.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Execute_Stage.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Execute_Stage.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Execute_Stage.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Execute_Stage.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Execute_Stage.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Execute_Stage.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Execute_Stage.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Execute_Stage_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Execute_Stage_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Flag_Generator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Flag_Generator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Flag_Generator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Flag_Generator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Flag_Generator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Flag_Generator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Flag_Generator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Flag_Generator.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Flag_Generator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_ALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Barrel_Shifter_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Barrel_Shifter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_Barrel_Shifter_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Barrel_Shifter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Enable_Interface_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Enable_Interface_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_Enable_Interface_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526291885" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1526291885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526291885" xil_pn:in_ck="2527103881297857135" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1526291885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="AdderN.vhd"/>
      <outfile xil_pn:name="BOOTHMUL.vhd"/>
      <outfile xil_pn:name="Barrel_Shifter.vhd"/>
      <outfile xil_pn:name="CarryGenerator.vhd"/>
      <outfile xil_pn:name="CarrySelect.vhd"/>
      <outfile xil_pn:name="CarrySelectBlock.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="Comparison_Logic.vhd"/>
      <outfile xil_pn:name="Enable_Interface.vhd"/>
      <outfile xil_pn:name="Encoder.vhd"/>
      <outfile xil_pn:name="Execute_Stage.vhd"/>
      <outfile xil_pn:name="Extender.vhd"/>
      <outfile xil_pn:name="Flag_Generator.vhd"/>
      <outfile xil_pn:name="GeneralGenerate.vhd"/>
      <outfile xil_pn:name="GeneralPropagate.vhd"/>
      <outfile xil_pn:name="Logic_Unit.vhd"/>
      <outfile xil_pn:name="Mux5x1.vhd"/>
      <outfile xil_pn:name="Mux_1Bit_2X1.vhd"/>
      <outfile xil_pn:name="Mux_NBit_2x1.vhd"/>
      <outfile xil_pn:name="NORGate_NX1.vhd"/>
      <outfile xil_pn:name="NRegister.vhd"/>
      <outfile xil_pn:name="ORGate_NX1.vhd"/>
      <outfile xil_pn:name="P4Adder.vhd"/>
      <outfile xil_pn:name="PG_cell.vhd"/>
      <outfile xil_pn:name="PG_network.vhd"/>
      <outfile xil_pn:name="Shifter.vhd"/>
      <outfile xil_pn:name="Shifter2.vhd"/>
      <outfile xil_pn:name="TB_ALU.vhd"/>
      <outfile xil_pn:name="TB_Barrel_Shifter.vhd"/>
      <outfile xil_pn:name="TB_Enable_Interface.vhd"/>
      <outfile xil_pn:name="XNORGate_NX1.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="fa.vhd"/>
      <outfile xil_pn:name="mux21.vhd"/>
      <outfile xil_pn:name="mux_generic.vhd"/>
      <outfile xil_pn:name="rca.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526291885" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7418429764815097907" xil_pn:start_ts="1526291885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526291885" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4888428626421278421" xil_pn:start_ts="1526291885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526291885" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1955383413678725977" xil_pn:start_ts="1526291885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526291885" xil_pn:in_ck="2527103881297857135" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1526291885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="AdderN.vhd"/>
      <outfile xil_pn:name="BOOTHMUL.vhd"/>
      <outfile xil_pn:name="Barrel_Shifter.vhd"/>
      <outfile xil_pn:name="CarryGenerator.vhd"/>
      <outfile xil_pn:name="CarrySelect.vhd"/>
      <outfile xil_pn:name="CarrySelectBlock.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="Comparison_Logic.vhd"/>
      <outfile xil_pn:name="Enable_Interface.vhd"/>
      <outfile xil_pn:name="Encoder.vhd"/>
      <outfile xil_pn:name="Execute_Stage.vhd"/>
      <outfile xil_pn:name="Extender.vhd"/>
      <outfile xil_pn:name="Flag_Generator.vhd"/>
      <outfile xil_pn:name="GeneralGenerate.vhd"/>
      <outfile xil_pn:name="GeneralPropagate.vhd"/>
      <outfile xil_pn:name="Logic_Unit.vhd"/>
      <outfile xil_pn:name="Mux5x1.vhd"/>
      <outfile xil_pn:name="Mux_1Bit_2X1.vhd"/>
      <outfile xil_pn:name="Mux_NBit_2x1.vhd"/>
      <outfile xil_pn:name="NORGate_NX1.vhd"/>
      <outfile xil_pn:name="NRegister.vhd"/>
      <outfile xil_pn:name="ORGate_NX1.vhd"/>
      <outfile xil_pn:name="P4Adder.vhd"/>
      <outfile xil_pn:name="PG_cell.vhd"/>
      <outfile xil_pn:name="PG_network.vhd"/>
      <outfile xil_pn:name="Shifter.vhd"/>
      <outfile xil_pn:name="Shifter2.vhd"/>
      <outfile xil_pn:name="TB_ALU.vhd"/>
      <outfile xil_pn:name="TB_Barrel_Shifter.vhd"/>
      <outfile xil_pn:name="TB_Enable_Interface.vhd"/>
      <outfile xil_pn:name="XNORGate_NX1.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="fa.vhd"/>
      <outfile xil_pn:name="mux21.vhd"/>
      <outfile xil_pn:name="mux_generic.vhd"/>
      <outfile xil_pn:name="rca.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526291890" xil_pn:in_ck="2527103881297857135" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3797552359501792906" xil_pn:start_ts="1526291885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_ALU_beh.prj"/>
      <outfile xil_pn:name="TB_ALU_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1526291890" xil_pn:in_ck="-7139529873231651988" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7001790762346624521" xil_pn:start_ts="1526291890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_ALU_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1526292349" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1526292349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526292349" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="474611390803491487" xil_pn:start_ts="1526292349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526292349" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1955383413678725977" xil_pn:start_ts="1526292349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526292349" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1526292349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526292349" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1133457711139025151" xil_pn:start_ts="1526292349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526292349" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1526292349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526292349" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7268819829533897329" xil_pn:start_ts="1526292349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526292450" xil_pn:in_ck="-7670457219397254885" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3836896040870361902" xil_pn:start_ts="1526292402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ALU.lso"/>
      <outfile xil_pn:name="ALU.ngc"/>
      <outfile xil_pn:name="ALU.ngr"/>
      <outfile xil_pn:name="ALU.prj"/>
      <outfile xil_pn:name="ALU.stx"/>
      <outfile xil_pn:name="ALU.syr"/>
      <outfile xil_pn:name="ALU.xst"/>
      <outfile xil_pn:name="ALU_xst.xrpt"/>
      <outfile xil_pn:name="Barrel_Shifter.ngr"/>
      <outfile xil_pn:name="Comparison_Logic.ngr"/>
      <outfile xil_pn:name="Flag_Generator.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
