# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_CMOS_FDD.srcs/sources_1/new/VADJ_SET.v"
verilog xil_defaultlib  "../../../project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/RESET.v"
verilog xil_defaultlib  "../../../project_CMOS_FDD.srcs/sim_1/new/Teset4Vadj.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
