 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : ex_mem
Version: D-2010.03-SP5
Date   : Wed Mar 16 23:18:08 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U505/Z (BUF_X4)                          0.05       0.23 r
  U103/ZN (NOR2_X1)                        0.04       0.27 f
  U102/ZN (AOI221_X1)                      0.11       0.38 r
  U101/ZN (INV_X1)                         0.03       0.41 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U505/Z (BUF_X4)                          0.05       0.23 r
  U103/ZN (NOR2_X1)                        0.04       0.27 f
  U58/ZN (AOI221_X1)                       0.11       0.38 r
  U57/ZN (INV_X1)                          0.03       0.41 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U505/Z (BUF_X4)                          0.05       0.23 r
  U103/ZN (NOR2_X1)                        0.04       0.27 f
  U50/ZN (AOI221_X1)                       0.11       0.38 r
  U49/ZN (INV_X1)                          0.03       0.41 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U505/Z (BUF_X4)                          0.05       0.23 r
  U103/ZN (NOR2_X1)                        0.04       0.27 f
  U22/ZN (AOI221_X1)                       0.11       0.38 r
  U21/ZN (INV_X1)                          0.03       0.41 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U505/Z (BUF_X4)                          0.05       0.22 r
  U103/ZN (NOR2_X1)                        0.04       0.26 f
  U102/ZN (AOI221_X1)                      0.11       0.37 r
  U101/ZN (INV_X1)                         0.03       0.40 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U505/Z (BUF_X4)                          0.05       0.22 r
  U103/ZN (NOR2_X1)                        0.04       0.26 f
  U58/ZN (AOI221_X1)                       0.11       0.37 r
  U57/ZN (INV_X1)                          0.03       0.40 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U505/Z (BUF_X4)                          0.05       0.22 r
  U103/ZN (NOR2_X1)                        0.04       0.26 f
  U50/ZN (AOI221_X1)                       0.11       0.37 r
  U49/ZN (INV_X1)                          0.03       0.40 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U505/Z (BUF_X4)                          0.05       0.22 r
  U103/ZN (NOR2_X1)                        0.04       0.26 f
  U22/ZN (AOI221_X1)                       0.11       0.37 r
  U21/ZN (INV_X1)                          0.03       0.40 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U102/ZN (AOI221_X1)                      0.12       0.35 r
  U101/ZN (INV_X1)                         0.03       0.38 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U58/ZN (AOI221_X1)                       0.12       0.35 r
  U57/ZN (INV_X1)                          0.03       0.38 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U50/ZN (AOI221_X1)                       0.12       0.35 r
  U49/ZN (INV_X1)                          0.03       0.38 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U22/ZN (AOI221_X1)                       0.12       0.35 r
  U21/ZN (INV_X1)                          0.03       0.38 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.22 f
  U103/ZN (NOR2_X1)                        0.09       0.31 r
  U102/ZN (AOI221_X1)                      0.05       0.36 f
  U101/ZN (INV_X1)                         0.04       0.41 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.22 f
  U103/ZN (NOR2_X1)                        0.09       0.31 r
  U58/ZN (AOI221_X1)                       0.05       0.36 f
  U57/ZN (INV_X1)                          0.04       0.41 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.22 f
  U103/ZN (NOR2_X1)                        0.09       0.31 r
  U50/ZN (AOI221_X1)                       0.05       0.36 f
  U49/ZN (INV_X1)                          0.04       0.41 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.22 f
  U103/ZN (NOR2_X1)                        0.09       0.31 r
  U22/ZN (AOI221_X1)                       0.05       0.36 f
  U21/ZN (INV_X1)                          0.04       0.41 r
  not_trap_q_reg/D (DFFS_X1)               0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U102/ZN (AOI221_X1)                      0.12       0.35 r
  U101/ZN (INV_X1)                         0.03       0.38 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U58/ZN (AOI221_X1)                       0.12       0.35 r
  U57/ZN (INV_X1)                          0.03       0.38 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U50/ZN (AOI221_X1)                       0.12       0.35 r
  U49/ZN (INV_X1)                          0.03       0.38 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U22/ZN (AOI221_X1)                       0.12       0.35 r
  U21/ZN (INV_X1)                          0.03       0.38 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.21 f
  U103/ZN (NOR2_X1)                        0.09       0.31 r
  U102/ZN (AOI221_X1)                      0.05       0.36 f
  U101/ZN (INV_X1)                         0.04       0.40 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.21 f
  U103/ZN (NOR2_X1)                        0.09       0.31 r
  U58/ZN (AOI221_X1)                       0.05       0.36 f
  U57/ZN (INV_X1)                          0.04       0.40 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.21 f
  U103/ZN (NOR2_X1)                        0.09       0.31 r
  U50/ZN (AOI221_X1)                       0.05       0.36 f
  U49/ZN (INV_X1)                          0.04       0.40 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.21 f
  U103/ZN (NOR2_X1)                        0.09       0.31 r
  U22/ZN (AOI221_X1)                       0.05       0.36 f
  U21/ZN (INV_X1)                          0.04       0.40 r
  not_trap_q_reg/D (DFFS_X1)               0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U533/Z (BUF_X4)                          0.07       0.21 f
  U102/ZN (AOI221_X1)                      0.12       0.33 r
  U101/ZN (INV_X1)                         0.03       0.36 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U533/Z (BUF_X4)                          0.07       0.21 f
  U58/ZN (AOI221_X1)                       0.12       0.33 r
  U57/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U533/Z (BUF_X4)                          0.07       0.21 f
  U50/ZN (AOI221_X1)                       0.12       0.33 r
  U49/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U533/Z (BUF_X4)                          0.07       0.21 f
  U22/ZN (AOI221_X1)                       0.12       0.33 r
  U21/ZN (INV_X1)                          0.03       0.36 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U505/Z (BUF_X4)                          0.05       0.19 f
  U103/ZN (NOR2_X1)                        0.09       0.29 r
  U102/ZN (AOI221_X1)                      0.05       0.34 f
  U101/ZN (INV_X1)                         0.04       0.38 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U505/Z (BUF_X4)                          0.05       0.19 f
  U103/ZN (NOR2_X1)                        0.09       0.29 r
  U58/ZN (AOI221_X1)                       0.05       0.34 f
  U57/ZN (INV_X1)                          0.04       0.38 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U505/Z (BUF_X4)                          0.05       0.19 f
  U103/ZN (NOR2_X1)                        0.09       0.29 r
  U50/ZN (AOI221_X1)                       0.05       0.34 f
  U49/ZN (INV_X1)                          0.04       0.38 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U505/Z (BUF_X4)                          0.05       0.19 f
  U103/ZN (NOR2_X1)                        0.09       0.29 r
  U22/ZN (AOI221_X1)                       0.05       0.34 f
  U21/ZN (INV_X1)                          0.04       0.38 r
  not_trap_q_reg/D (DFFS_X1)               0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U113/ZN (AOI22_X1)                       0.09       0.33 r
  U112/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U111/ZN (AOI22_X1)                       0.09       0.33 r
  U110/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U109/ZN (AOI22_X1)                       0.09       0.33 r
  U108/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U107/ZN (AOI22_X1)                       0.09       0.33 r
  U106/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U105/ZN (AOI22_X1)                       0.09       0.33 r
  U104/ZN (INV_X1)                         0.03       0.36 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U80/ZN (AOI22_X1)                        0.09       0.33 r
  U79/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U52/ZN (AOI22_X1)                        0.09       0.33 r
  U51/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U48/ZN (AOI22_X1)                        0.09       0.33 r
  U47/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U46/ZN (AOI22_X1)                        0.09       0.33 r
  U45/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U44/ZN (AOI22_X1)                        0.09       0.33 r
  U43/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U42/ZN (AOI22_X1)                        0.09       0.33 r
  U41/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U40/ZN (AOI22_X1)                        0.09       0.33 r
  U39/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U100/ZN (AOI22_X1)                       0.09       0.33 r
  U99/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U98/ZN (AOI22_X1)                        0.09       0.33 r
  U97/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U96/ZN (AOI22_X1)                        0.09       0.33 r
  U95/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U94/ZN (AOI22_X1)                        0.09       0.33 r
  U93/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U92/ZN (AOI22_X1)                        0.09       0.33 r
  U91/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U90/ZN (AOI22_X1)                        0.09       0.33 r
  U89/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U88/ZN (AOI22_X1)                        0.09       0.33 r
  U87/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U86/ZN (AOI22_X1)                        0.09       0.33 r
  U85/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U84/ZN (AOI22_X1)                        0.09       0.33 r
  U83/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U82/ZN (AOI22_X1)                        0.09       0.33 r
  U81/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U78/ZN (AOI22_X1)                        0.09       0.33 r
  U77/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U76/ZN (AOI22_X1)                        0.09       0.33 r
  U75/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U74/ZN (AOI22_X1)                        0.09       0.33 r
  U73/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U72/ZN (AOI22_X1)                        0.09       0.33 r
  U71/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U70/ZN (AOI22_X1)                        0.09       0.33 r
  U69/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U68/ZN (AOI22_X1)                        0.09       0.33 r
  U67/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U66/ZN (AOI22_X1)                        0.09       0.33 r
  U65/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U64/ZN (AOI22_X1)                        0.09       0.33 r
  U63/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U62/ZN (AOI22_X1)                        0.09       0.33 r
  U61/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U60/ZN (AOI22_X1)                        0.09       0.33 r
  U59/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U56/ZN (AOI22_X1)                        0.09       0.33 r
  U55/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U54/ZN (AOI22_X1)                        0.09       0.33 r
  U53/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U38/ZN (AOI22_X1)                        0.09       0.33 r
  U37/ZN (INV_X1)                          0.03       0.36 f
  isZero_q_reg/D (DFFR_X1)                 0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U36/ZN (AOI22_X1)                        0.09       0.33 r
  U35/ZN (INV_X1)                          0.03       0.36 f
  jr_q_reg/D (DFFR_X1)                     0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U34/ZN (AOI22_X1)                        0.09       0.33 r
  U33/ZN (INV_X1)                          0.03       0.36 f
  jump_q_reg/D (DFFR_X1)                   0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U32/ZN (AOI22_X1)                        0.09       0.33 r
  U31/ZN (INV_X1)                          0.03       0.36 f
  link_q_reg/D (DFFR_X1)                   0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U30/ZN (AOI22_X1)                        0.09       0.33 r
  U29/ZN (INV_X1)                          0.03       0.36 f
  memRd_q_reg/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U28/ZN (AOI22_X1)                        0.09       0.33 r
  U27/ZN (INV_X1)                          0.03       0.36 f
  memWrData_sel_q_reg_0_/D (DFFR_X1)       0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U26/ZN (AOI22_X1)                        0.09       0.33 r
  U25/ZN (INV_X1)                          0.03       0.36 f
  memWrData_sel_q_reg_1_/D (DFFR_X1)       0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U24/ZN (AOI22_X1)                        0.09       0.33 r
  U23/ZN (INV_X1)                          0.03       0.36 f
  memWr_q_reg/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U20/ZN (AOI22_X1)                        0.09       0.33 r
  U19/ZN (INV_X1)                          0.03       0.36 f
  op0_q_reg/D (DFFR_X1)                    0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U18/ZN (AOI22_X1)                        0.09       0.33 r
  U17/ZN (INV_X1)                          0.03       0.36 f
  rd_q_reg_0_/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U16/ZN (AOI22_X1)                        0.09       0.33 r
  U15/ZN (INV_X1)                          0.03       0.36 f
  rd_q_reg_1_/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U14/ZN (AOI22_X1)                        0.09       0.33 r
  U13/ZN (INV_X1)                          0.03       0.36 f
  rd_q_reg_2_/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U12/ZN (AOI22_X1)                        0.09       0.33 r
  U11/ZN (INV_X1)                          0.03       0.36 f
  rd_q_reg_3_/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U10/ZN (AOI22_X1)                        0.09       0.33 r
  U9/ZN (INV_X1)                           0.03       0.36 f
  rd_q_reg_4_/D (DFFR_X1)                  0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U533/Z (BUF_X4)                          0.07       0.20 f
  U102/ZN (AOI221_X1)                      0.12       0.32 r
  U101/ZN (INV_X1)                         0.03       0.35 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U533/Z (BUF_X4)                          0.07       0.20 f
  U58/ZN (AOI221_X1)                       0.12       0.32 r
  U57/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U533/Z (BUF_X4)                          0.07       0.20 f
  U50/ZN (AOI221_X1)                       0.12       0.32 r
  U49/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U533/Z (BUF_X4)                          0.07       0.20 f
  U22/ZN (AOI221_X1)                       0.12       0.32 r
  U21/ZN (INV_X1)                          0.03       0.35 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U505/Z (BUF_X4)                          0.05       0.19 f
  U103/ZN (NOR2_X1)                        0.09       0.28 r
  U102/ZN (AOI221_X1)                      0.05       0.33 f
  U101/ZN (INV_X1)                         0.04       0.37 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U505/Z (BUF_X4)                          0.05       0.19 f
  U103/ZN (NOR2_X1)                        0.09       0.28 r
  U58/ZN (AOI221_X1)                       0.05       0.33 f
  U57/ZN (INV_X1)                          0.04       0.37 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U505/Z (BUF_X4)                          0.05       0.19 f
  U103/ZN (NOR2_X1)                        0.09       0.28 r
  U50/ZN (AOI221_X1)                       0.05       0.33 f
  U49/ZN (INV_X1)                          0.04       0.37 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U505/Z (BUF_X4)                          0.05       0.19 f
  U103/ZN (NOR2_X1)                        0.09       0.28 r
  U22/ZN (AOI221_X1)                       0.05       0.33 f
  U21/ZN (INV_X1)                          0.04       0.37 r
  not_trap_q_reg/D (DFFS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U499/ZN (OAI21_X1)                       0.02       0.02 f
  U498/ZN (INV_X1)                         0.05       0.07 r
  U556/Z (BUF_X4)                          0.05       0.12 r
  U505/Z (BUF_X4)                          0.05       0.17 r
  U103/ZN (NOR2_X1)                        0.04       0.21 f
  U102/ZN (AOI221_X1)                      0.11       0.32 r
  U101/ZN (INV_X1)                         0.03       0.35 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U499/ZN (OAI21_X1)                       0.02       0.02 f
  U498/ZN (INV_X1)                         0.05       0.07 r
  U556/Z (BUF_X4)                          0.05       0.12 r
  U505/Z (BUF_X4)                          0.05       0.17 r
  U103/ZN (NOR2_X1)                        0.04       0.21 f
  U58/ZN (AOI221_X1)                       0.11       0.32 r
  U57/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U499/ZN (OAI21_X1)                       0.02       0.02 f
  U498/ZN (INV_X1)                         0.05       0.07 r
  U556/Z (BUF_X4)                          0.05       0.12 r
  U505/Z (BUF_X4)                          0.05       0.17 r
  U103/ZN (NOR2_X1)                        0.04       0.21 f
  U50/ZN (AOI221_X1)                       0.11       0.32 r
  U49/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U499/ZN (OAI21_X1)                       0.02       0.02 f
  U498/ZN (INV_X1)                         0.05       0.07 r
  U556/Z (BUF_X4)                          0.05       0.12 r
  U505/Z (BUF_X4)                          0.05       0.17 r
  U103/ZN (NOR2_X1)                        0.04       0.21 f
  U22/ZN (AOI221_X1)                       0.11       0.32 r
  U21/ZN (INV_X1)                          0.03       0.35 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U447/ZN (AOI22_X1)                       0.09       0.33 r
  U446/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_3_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U445/ZN (AOI22_X1)                       0.09       0.33 r
  U444/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_4_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U443/ZN (AOI22_X1)                       0.09       0.33 r
  U442/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_5_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U441/ZN (AOI22_X1)                       0.09       0.33 r
  U440/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_6_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U439/ZN (AOI22_X1)                       0.09       0.33 r
  U438/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_7_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U437/ZN (AOI22_X1)                       0.09       0.33 r
  U436/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_8_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U435/ZN (AOI22_X1)                       0.09       0.33 r
  U434/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_9_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U493/ZN (AOI22_X1)                       0.09       0.33 r
  U492/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_11_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U491/ZN (AOI22_X1)                       0.09       0.33 r
  U490/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_12_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U489/ZN (AOI22_X1)                       0.09       0.33 r
  U488/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_13_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U487/ZN (AOI22_X1)                       0.09       0.33 r
  U486/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_14_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U485/ZN (AOI22_X1)                       0.09       0.33 r
  U484/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_15_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U483/ZN (AOI22_X1)                       0.09       0.33 r
  U482/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_16_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U481/ZN (AOI22_X1)                       0.09       0.33 r
  U480/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_17_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U479/ZN (AOI22_X1)                       0.09       0.33 r
  U478/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_18_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U477/ZN (AOI22_X1)                       0.09       0.33 r
  U476/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_19_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U451/ZN (AOI22_X1)                       0.09       0.33 r
  U450/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_30_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U449/ZN (AOI22_X1)                       0.09       0.33 r
  U448/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_31_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U433/ZN (AOI22_X1)                       0.09       0.33 r
  U432/ZN (INV_X1)                         0.03       0.35 f
  branch_q_reg/D (DFFR_X1)                 0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U431/ZN (AOI22_X1)                       0.09       0.33 r
  U430/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_0_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U409/ZN (AOI22_X1)                       0.09       0.33 r
  U408/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_1_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U387/ZN (AOI22_X1)                       0.09       0.33 r
  U386/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_2_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U381/ZN (AOI22_X1)                       0.09       0.33 r
  U380/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_3_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.24 f
  U429/ZN (AOI22_X1)                       0.09       0.33 r
  U428/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_10_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U427/ZN (AOI22_X1)                       0.09       0.33 r
  U426/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_11_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U425/ZN (AOI22_X1)                       0.09       0.33 r
  U424/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_12_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U423/ZN (AOI22_X1)                       0.09       0.33 r
  U422/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_13_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U421/ZN (AOI22_X1)                       0.09       0.33 r
  U420/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_14_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U419/ZN (AOI22_X1)                       0.09       0.33 r
  U418/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_15_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U417/ZN (AOI22_X1)                       0.09       0.33 r
  U416/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_16_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U415/ZN (AOI22_X1)                       0.09       0.33 r
  U414/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_17_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U413/ZN (AOI22_X1)                       0.09       0.33 r
  U412/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_18_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U411/ZN (AOI22_X1)                       0.09       0.33 r
  U410/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_19_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U407/ZN (AOI22_X1)                       0.09       0.33 r
  U406/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_20_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.24 f
  U405/ZN (AOI22_X1)                       0.09       0.33 r
  U404/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_21_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U403/ZN (AOI22_X1)                       0.09       0.33 r
  U402/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_22_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U401/ZN (AOI22_X1)                       0.09       0.33 r
  U400/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_23_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U399/ZN (AOI22_X1)                       0.09       0.33 r
  U398/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_24_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U397/ZN (AOI22_X1)                       0.09       0.33 r
  U396/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_25_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U395/ZN (AOI22_X1)                       0.09       0.33 r
  U394/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_26_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U393/ZN (AOI22_X1)                       0.09       0.33 r
  U392/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_27_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U391/ZN (AOI22_X1)                       0.09       0.33 r
  U390/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_28_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U389/ZN (AOI22_X1)                       0.09       0.33 r
  U388/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_29_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U385/ZN (AOI22_X1)                       0.09       0.33 r
  U384/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_30_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.24 f
  U383/ZN (AOI22_X1)                       0.09       0.33 r
  U382/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_31_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U281/ZN (AOI22_X1)                       0.09       0.33 r
  U280/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_1_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U253/ZN (AOI22_X1)                       0.09       0.33 r
  U252/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_3_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U287/ZN (AOI22_X1)                       0.09       0.33 r
  U286/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_17_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U283/ZN (AOI22_X1)                       0.09       0.33 r
  U282/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_19_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U279/ZN (AOI22_X1)                       0.09       0.33 r
  U278/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_20_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U277/ZN (AOI22_X1)                       0.09       0.33 r
  U276/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_21_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U275/ZN (AOI22_X1)                       0.09       0.33 r
  U274/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_22_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U273/ZN (AOI22_X1)                       0.09       0.33 r
  U272/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_23_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U271/ZN (AOI22_X1)                       0.09       0.33 r
  U270/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_24_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U269/ZN (AOI22_X1)                       0.09       0.33 r
  U268/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_25_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U267/ZN (AOI22_X1)                       0.09       0.33 r
  U266/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_26_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U265/ZN (AOI22_X1)                       0.09       0.33 r
  U264/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_27_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.24 f
  U255/ZN (AOI22_X1)                       0.09       0.33 r
  U254/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_31_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U187/ZN (AOI22_X1)                       0.09       0.33 r
  U186/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_2_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U181/ZN (AOI22_X1)                       0.09       0.33 r
  U180/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_3_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U179/ZN (AOI22_X1)                       0.09       0.33 r
  U178/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_4_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U177/ZN (AOI22_X1)                       0.09       0.33 r
  U176/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_5_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U175/ZN (AOI22_X1)                       0.09       0.33 r
  U174/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_6_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U173/ZN (AOI22_X1)                       0.09       0.33 r
  U172/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_7_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U171/ZN (AOI22_X1)                       0.09       0.33 r
  U170/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_8_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U169/ZN (AOI22_X1)                       0.09       0.33 r
  U168/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_9_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U215/ZN (AOI22_X1)                       0.09       0.33 r
  U214/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_17_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U205/ZN (AOI22_X1)                       0.09       0.33 r
  U204/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_21_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U203/ZN (AOI22_X1)                       0.09       0.33 r
  U202/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_22_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U201/ZN (AOI22_X1)                       0.09       0.33 r
  U200/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_23_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U199/ZN (AOI22_X1)                       0.09       0.33 r
  U198/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_24_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U197/ZN (AOI22_X1)                       0.09       0.33 r
  U196/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_25_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U195/ZN (AOI22_X1)                       0.09       0.33 r
  U194/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_26_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U193/ZN (AOI22_X1)                       0.09       0.33 r
  U192/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_27_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U191/ZN (AOI22_X1)                       0.09       0.33 r
  U190/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_28_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U189/ZN (AOI22_X1)                       0.09       0.33 r
  U188/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_29_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.24 f
  U185/ZN (AOI22_X1)                       0.09       0.33 r
  U184/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_30_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U183/ZN (AOI22_X1)                       0.09       0.33 r
  U182/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_31_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U167/ZN (AOI22_X1)                       0.09       0.33 r
  U166/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U123/ZN (AOI22_X1)                       0.09       0.33 r
  U122/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U117/ZN (AOI22_X1)                       0.09       0.33 r
  U116/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U115/ZN (AOI22_X1)                       0.09       0.33 r
  U114/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U165/ZN (AOI22_X1)                       0.09       0.33 r
  U164/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U163/ZN (AOI22_X1)                       0.09       0.33 r
  U162/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.24 f
  U161/ZN (AOI22_X1)                       0.09       0.33 r
  U160/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U135/ZN (AOI22_X1)                       0.09       0.33 r
  U134/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U133/ZN (AOI22_X1)                       0.09       0.33 r
  U132/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U131/ZN (AOI22_X1)                       0.09       0.33 r
  U130/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U129/ZN (AOI22_X1)                       0.09       0.33 r
  U128/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U127/ZN (AOI22_X1)                       0.09       0.33 r
  U126/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U125/ZN (AOI22_X1)                       0.09       0.33 r
  U124/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U121/ZN (AOI22_X1)                       0.09       0.33 r
  U120/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.24 f
  U119/ZN (AOI22_X1)                       0.09       0.33 r
  U118/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U8/ZN (AOI22_X1)                         0.09       0.33 r
  U7/ZN (INV_X1)                           0.03       0.35 f
  regDst_q_reg/D (DFFR_X1)                 0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U6/ZN (AOI22_X1)                         0.09       0.33 r
  U5/ZN (INV_X1)                           0.03       0.35 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.24 f
  U4/ZN (AOI22_X1)                         0.09       0.33 r
  U3/ZN (INV_X1)                           0.03       0.35 f
  valid_q_reg/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U113/ZN (AOI22_X1)                       0.09       0.33 r
  U112/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U111/ZN (AOI22_X1)                       0.09       0.33 r
  U110/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U109/ZN (AOI22_X1)                       0.09       0.33 r
  U108/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U107/ZN (AOI22_X1)                       0.09       0.33 r
  U106/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U105/ZN (AOI22_X1)                       0.09       0.33 r
  U104/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U80/ZN (AOI22_X1)                        0.09       0.33 r
  U79/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U52/ZN (AOI22_X1)                        0.09       0.33 r
  U51/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U48/ZN (AOI22_X1)                        0.09       0.33 r
  U47/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U46/ZN (AOI22_X1)                        0.09       0.33 r
  U45/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U44/ZN (AOI22_X1)                        0.09       0.33 r
  U43/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U42/ZN (AOI22_X1)                        0.09       0.33 r
  U41/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U40/ZN (AOI22_X1)                        0.09       0.33 r
  U39/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U100/ZN (AOI22_X1)                       0.09       0.33 r
  U99/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U98/ZN (AOI22_X1)                        0.09       0.33 r
  U97/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U96/ZN (AOI22_X1)                        0.09       0.33 r
  U95/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U94/ZN (AOI22_X1)                        0.09       0.33 r
  U93/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U92/ZN (AOI22_X1)                        0.09       0.33 r
  U91/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U90/ZN (AOI22_X1)                        0.09       0.33 r
  U89/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U88/ZN (AOI22_X1)                        0.09       0.33 r
  U87/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U86/ZN (AOI22_X1)                        0.09       0.33 r
  U85/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U84/ZN (AOI22_X1)                        0.09       0.33 r
  U83/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U82/ZN (AOI22_X1)                        0.09       0.33 r
  U81/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U78/ZN (AOI22_X1)                        0.09       0.33 r
  U77/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U76/ZN (AOI22_X1)                        0.09       0.33 r
  U75/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U74/ZN (AOI22_X1)                        0.09       0.33 r
  U73/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U72/ZN (AOI22_X1)                        0.09       0.33 r
  U71/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U70/ZN (AOI22_X1)                        0.09       0.33 r
  U69/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U68/ZN (AOI22_X1)                        0.09       0.33 r
  U67/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U66/ZN (AOI22_X1)                        0.09       0.33 r
  U65/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U64/ZN (AOI22_X1)                        0.09       0.33 r
  U63/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U62/ZN (AOI22_X1)                        0.09       0.33 r
  U61/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U60/ZN (AOI22_X1)                        0.09       0.33 r
  U59/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U56/ZN (AOI22_X1)                        0.09       0.33 r
  U55/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U54/ZN (AOI22_X1)                        0.09       0.33 r
  U53/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U38/ZN (AOI22_X1)                        0.09       0.33 r
  U37/ZN (INV_X1)                          0.03       0.35 f
  isZero_q_reg/D (DFFR_X1)                 0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U36/ZN (AOI22_X1)                        0.09       0.33 r
  U35/ZN (INV_X1)                          0.03       0.35 f
  jr_q_reg/D (DFFR_X1)                     0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U34/ZN (AOI22_X1)                        0.09       0.33 r
  U33/ZN (INV_X1)                          0.03       0.35 f
  jump_q_reg/D (DFFR_X1)                   0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U32/ZN (AOI22_X1)                        0.09       0.33 r
  U31/ZN (INV_X1)                          0.03       0.35 f
  link_q_reg/D (DFFR_X1)                   0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U30/ZN (AOI22_X1)                        0.09       0.33 r
  U29/ZN (INV_X1)                          0.03       0.35 f
  memRd_q_reg/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U28/ZN (AOI22_X1)                        0.09       0.33 r
  U27/ZN (INV_X1)                          0.03       0.35 f
  memWrData_sel_q_reg_0_/D (DFFR_X1)       0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U26/ZN (AOI22_X1)                        0.09       0.33 r
  U25/ZN (INV_X1)                          0.03       0.35 f
  memWrData_sel_q_reg_1_/D (DFFR_X1)       0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U24/ZN (AOI22_X1)                        0.09       0.33 r
  U23/ZN (INV_X1)                          0.03       0.35 f
  memWr_q_reg/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U20/ZN (AOI22_X1)                        0.09       0.33 r
  U19/ZN (INV_X1)                          0.03       0.35 f
  op0_q_reg/D (DFFR_X1)                    0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U18/ZN (AOI22_X1)                        0.09       0.33 r
  U17/ZN (INV_X1)                          0.03       0.35 f
  rd_q_reg_0_/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U16/ZN (AOI22_X1)                        0.09       0.33 r
  U15/ZN (INV_X1)                          0.03       0.35 f
  rd_q_reg_1_/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U549/Z (BUF_X4)                          0.08       0.24 f
  U14/ZN (AOI22_X1)                        0.09       0.33 r
  U13/ZN (INV_X1)                          0.03       0.35 f
  rd_q_reg_2_/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U548/Z (BUF_X4)                          0.08       0.24 f
  U12/ZN (AOI22_X1)                        0.09       0.33 r
  U11/ZN (INV_X1)                          0.03       0.35 f
  rd_q_reg_3_/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U547/Z (BUF_X4)                          0.08       0.24 f
  U10/ZN (AOI22_X1)                        0.09       0.33 r
  U9/ZN (INV_X1)                           0.03       0.35 f
  rd_q_reg_4_/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U499/ZN (OAI21_X1)                       0.02       0.02 f
  U498/ZN (INV_X1)                         0.05       0.07 r
  U556/Z (BUF_X4)                          0.05       0.12 r
  U505/Z (BUF_X4)                          0.05       0.17 r
  U103/ZN (NOR2_X1)                        0.04       0.21 f
  U102/ZN (AOI221_X1)                      0.11       0.32 r
  U101/ZN (INV_X1)                         0.03       0.34 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U499/ZN (OAI21_X1)                       0.02       0.02 f
  U498/ZN (INV_X1)                         0.05       0.07 r
  U556/Z (BUF_X4)                          0.05       0.12 r
  U505/Z (BUF_X4)                          0.05       0.17 r
  U103/ZN (NOR2_X1)                        0.04       0.21 f
  U58/ZN (AOI221_X1)                       0.11       0.32 r
  U57/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U499/ZN (OAI21_X1)                       0.02       0.02 f
  U498/ZN (INV_X1)                         0.05       0.07 r
  U556/Z (BUF_X4)                          0.05       0.12 r
  U505/Z (BUF_X4)                          0.05       0.17 r
  U103/ZN (NOR2_X1)                        0.04       0.21 f
  U50/ZN (AOI221_X1)                       0.11       0.32 r
  U49/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U499/ZN (OAI21_X1)                       0.02       0.02 f
  U498/ZN (INV_X1)                         0.05       0.07 r
  U556/Z (BUF_X4)                          0.05       0.12 r
  U505/Z (BUF_X4)                          0.05       0.17 r
  U103/ZN (NOR2_X1)                        0.04       0.21 f
  U22/ZN (AOI221_X1)                       0.11       0.32 r
  U21/ZN (INV_X1)                          0.03       0.34 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U475/ZN (AOI22_X1)                       0.09       0.33 r
  U474/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_1_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U453/ZN (AOI22_X1)                       0.09       0.33 r
  U452/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_2_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U495/ZN (AOI22_X1)                       0.09       0.33 r
  U494/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_10_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U473/ZN (AOI22_X1)                       0.09       0.33 r
  U472/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_20_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U471/ZN (AOI22_X1)                       0.09       0.33 r
  U470/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_21_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U469/ZN (AOI22_X1)                       0.09       0.33 r
  U468/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_22_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U467/ZN (AOI22_X1)                       0.09       0.33 r
  U466/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_23_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U465/ZN (AOI22_X1)                       0.09       0.33 r
  U464/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_24_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U463/ZN (AOI22_X1)                       0.09       0.33 r
  U462/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_25_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U461/ZN (AOI22_X1)                       0.09       0.33 r
  U460/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_26_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U459/ZN (AOI22_X1)                       0.09       0.33 r
  U458/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_27_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U457/ZN (AOI22_X1)                       0.09       0.33 r
  U456/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_28_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U502/Z (BUF_X4)                          0.07       0.24 f
  U455/ZN (AOI22_X1)                       0.09       0.33 r
  U454/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_29_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U379/ZN (AOI22_X1)                       0.09       0.33 r
  U378/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_4_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U377/ZN (AOI22_X1)                       0.09       0.33 r
  U376/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_5_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U375/ZN (AOI22_X1)                       0.09       0.33 r
  U374/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_6_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U373/ZN (AOI22_X1)                       0.09       0.33 r
  U372/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_7_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U371/ZN (AOI22_X1)                       0.09       0.33 r
  U370/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_8_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U369/ZN (AOI22_X1)                       0.09       0.33 r
  U368/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_9_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U367/ZN (AOI22_X1)                       0.09       0.33 r
  U366/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_0_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U345/ZN (AOI22_X1)                       0.09       0.33 r
  U344/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_1_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U323/ZN (AOI22_X1)                       0.09       0.33 r
  U322/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_2_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U317/ZN (AOI22_X1)                       0.09       0.33 r
  U316/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_3_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U315/ZN (AOI22_X1)                       0.09       0.33 r
  U314/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_4_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U313/ZN (AOI22_X1)                       0.09       0.33 r
  U312/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_5_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U311/ZN (AOI22_X1)                       0.09       0.33 r
  U310/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_6_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U309/ZN (AOI22_X1)                       0.09       0.33 r
  U308/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_7_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U307/ZN (AOI22_X1)                       0.09       0.33 r
  U306/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_8_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U305/ZN (AOI22_X1)                       0.09       0.33 r
  U304/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_9_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U365/ZN (AOI22_X1)                       0.09       0.33 r
  U364/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_10_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U363/ZN (AOI22_X1)                       0.09       0.33 r
  U362/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_11_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U361/ZN (AOI22_X1)                       0.09       0.33 r
  U360/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_12_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U516/Z (BUF_X4)                          0.07       0.24 f
  U359/ZN (AOI22_X1)                       0.09       0.33 r
  U358/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_13_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U357/ZN (AOI22_X1)                       0.09       0.33 r
  U356/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_14_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U355/ZN (AOI22_X1)                       0.09       0.33 r
  U354/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_15_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U353/ZN (AOI22_X1)                       0.09       0.33 r
  U352/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_16_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U351/ZN (AOI22_X1)                       0.09       0.33 r
  U350/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_17_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U349/ZN (AOI22_X1)                       0.09       0.33 r
  U348/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_18_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U347/ZN (AOI22_X1)                       0.09       0.33 r
  U346/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_19_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U343/ZN (AOI22_X1)                       0.09       0.33 r
  U342/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_20_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U341/ZN (AOI22_X1)                       0.09       0.33 r
  U340/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_21_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U339/ZN (AOI22_X1)                       0.09       0.33 r
  U338/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_22_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U337/ZN (AOI22_X1)                       0.09       0.33 r
  U336/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_23_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U512/Z (BUF_X4)                          0.07       0.24 f
  U335/ZN (AOI22_X1)                       0.09       0.33 r
  U334/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_24_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U333/ZN (AOI22_X1)                       0.09       0.33 r
  U332/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_25_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U331/ZN (AOI22_X1)                       0.09       0.33 r
  U330/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_26_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U329/ZN (AOI22_X1)                       0.09       0.33 r
  U328/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_27_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U327/ZN (AOI22_X1)                       0.09       0.33 r
  U326/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_28_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U325/ZN (AOI22_X1)                       0.09       0.33 r
  U324/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_29_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U321/ZN (AOI22_X1)                       0.09       0.33 r
  U320/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_30_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U514/Z (BUF_X4)                          0.07       0.24 f
  U319/ZN (AOI22_X1)                       0.09       0.33 r
  U318/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_31_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U303/ZN (AOI22_X1)                       0.09       0.33 r
  U302/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_0_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U301/ZN (AOI22_X1)                       0.09       0.33 r
  U300/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_10_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U299/ZN (AOI22_X1)                       0.09       0.33 r
  U298/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_11_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U297/ZN (AOI22_X1)                       0.09       0.33 r
  U296/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_12_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U295/ZN (AOI22_X1)                       0.09       0.33 r
  U294/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_13_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U293/ZN (AOI22_X1)                       0.09       0.33 r
  U292/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_14_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U291/ZN (AOI22_X1)                       0.09       0.33 r
  U290/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_15_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U289/ZN (AOI22_X1)                       0.09       0.33 r
  U288/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_16_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U511/Z (BUF_X4)                          0.07       0.24 f
  U285/ZN (AOI22_X1)                       0.09       0.33 r
  U284/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_18_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U233/ZN (AOI22_X1)                       0.09       0.33 r
  U232/ZN (INV_X1)                         0.03       0.35 f
  fp_q_reg/D (DFFR_X1)                     0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U209/ZN (AOI22_X1)                       0.09       0.33 r
  U208/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_1_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U229/ZN (AOI22_X1)                       0.09       0.33 r
  U228/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_10_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U227/ZN (AOI22_X1)                       0.09       0.33 r
  U226/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_11_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U225/ZN (AOI22_X1)                       0.09       0.33 r
  U224/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_12_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U223/ZN (AOI22_X1)                       0.09       0.33 r
  U222/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_13_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U221/ZN (AOI22_X1)                       0.09       0.33 r
  U220/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_14_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U219/ZN (AOI22_X1)                       0.09       0.33 r
  U218/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_15_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U217/ZN (AOI22_X1)                       0.09       0.33 r
  U216/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_16_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U213/ZN (AOI22_X1)                       0.09       0.33 r
  U212/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_18_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U211/ZN (AOI22_X1)                       0.09       0.33 r
  U210/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_19_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U507/Z (BUF_X4)                          0.07       0.24 f
  U207/ZN (AOI22_X1)                       0.09       0.33 r
  U206/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_20_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U145/ZN (AOI22_X1)                       0.09       0.33 r
  U144/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U159/ZN (AOI22_X1)                       0.09       0.33 r
  U158/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U157/ZN (AOI22_X1)                       0.09       0.33 r
  U156/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U155/ZN (AOI22_X1)                       0.09       0.33 r
  U154/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U153/ZN (AOI22_X1)                       0.09       0.33 r
  U152/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U151/ZN (AOI22_X1)                       0.09       0.33 r
  U150/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U149/ZN (AOI22_X1)                       0.09       0.33 r
  U148/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U147/ZN (AOI22_X1)                       0.09       0.33 r
  U146/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U143/ZN (AOI22_X1)                       0.09       0.33 r
  U142/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U141/ZN (AOI22_X1)                       0.09       0.33 r
  U140/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U139/ZN (AOI22_X1)                       0.09       0.33 r
  U138/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U554/Z (BUF_X4)                          0.06       0.17 f
  U526/Z (BUF_X4)                          0.07       0.24 f
  U137/ZN (AOI22_X1)                       0.09       0.33 r
  U136/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U447/ZN (AOI22_X1)                       0.09       0.32 r
  U446/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_3_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U445/ZN (AOI22_X1)                       0.09       0.32 r
  U444/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_4_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U443/ZN (AOI22_X1)                       0.09       0.32 r
  U442/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_5_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U441/ZN (AOI22_X1)                       0.09       0.32 r
  U440/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_6_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U439/ZN (AOI22_X1)                       0.09       0.32 r
  U438/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_7_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U437/ZN (AOI22_X1)                       0.09       0.32 r
  U436/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_8_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U435/ZN (AOI22_X1)                       0.09       0.32 r
  U434/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_9_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U493/ZN (AOI22_X1)                       0.09       0.32 r
  U492/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_11_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U491/ZN (AOI22_X1)                       0.09       0.32 r
  U490/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_12_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U489/ZN (AOI22_X1)                       0.09       0.32 r
  U488/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_13_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U487/ZN (AOI22_X1)                       0.09       0.32 r
  U486/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_14_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U485/ZN (AOI22_X1)                       0.09       0.32 r
  U484/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_15_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U483/ZN (AOI22_X1)                       0.09       0.32 r
  U482/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_16_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U481/ZN (AOI22_X1)                       0.09       0.32 r
  U480/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_17_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U479/ZN (AOI22_X1)                       0.09       0.32 r
  U478/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_18_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U477/ZN (AOI22_X1)                       0.09       0.32 r
  U476/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_19_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U451/ZN (AOI22_X1)                       0.09       0.32 r
  U450/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_30_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U449/ZN (AOI22_X1)                       0.09       0.32 r
  U448/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_31_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U433/ZN (AOI22_X1)                       0.09       0.32 r
  U432/ZN (INV_X1)                         0.03       0.35 f
  branch_q_reg/D (DFFR_X1)                 0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U431/ZN (AOI22_X1)                       0.09       0.32 r
  U430/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_0_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U409/ZN (AOI22_X1)                       0.09       0.32 r
  U408/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_1_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U387/ZN (AOI22_X1)                       0.09       0.32 r
  U386/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_2_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U381/ZN (AOI22_X1)                       0.09       0.32 r
  U380/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_3_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U518/Z (BUF_X4)                          0.07       0.23 f
  U429/ZN (AOI22_X1)                       0.09       0.32 r
  U428/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_10_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U427/ZN (AOI22_X1)                       0.09       0.32 r
  U426/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_11_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U425/ZN (AOI22_X1)                       0.09       0.32 r
  U424/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_12_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U423/ZN (AOI22_X1)                       0.09       0.32 r
  U422/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_13_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U421/ZN (AOI22_X1)                       0.09       0.32 r
  U420/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_14_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U419/ZN (AOI22_X1)                       0.09       0.32 r
  U418/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_15_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U417/ZN (AOI22_X1)                       0.09       0.32 r
  U416/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_16_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U415/ZN (AOI22_X1)                       0.09       0.32 r
  U414/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_17_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U413/ZN (AOI22_X1)                       0.09       0.32 r
  U412/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_18_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U411/ZN (AOI22_X1)                       0.09       0.32 r
  U410/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_19_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U407/ZN (AOI22_X1)                       0.09       0.32 r
  U406/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_20_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U520/Z (BUF_X4)                          0.07       0.23 f
  U405/ZN (AOI22_X1)                       0.09       0.32 r
  U404/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_21_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U403/ZN (AOI22_X1)                       0.09       0.32 r
  U402/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_22_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U401/ZN (AOI22_X1)                       0.09       0.32 r
  U400/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_23_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U399/ZN (AOI22_X1)                       0.09       0.32 r
  U398/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_24_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U397/ZN (AOI22_X1)                       0.09       0.32 r
  U396/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_25_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U395/ZN (AOI22_X1)                       0.09       0.32 r
  U394/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_26_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U393/ZN (AOI22_X1)                       0.09       0.32 r
  U392/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_27_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U391/ZN (AOI22_X1)                       0.09       0.32 r
  U390/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_28_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U389/ZN (AOI22_X1)                       0.09       0.32 r
  U388/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_29_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U385/ZN (AOI22_X1)                       0.09       0.32 r
  U384/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_30_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U522/Z (BUF_X4)                          0.07       0.23 f
  U383/ZN (AOI22_X1)                       0.09       0.32 r
  U382/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_31_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U281/ZN (AOI22_X1)                       0.09       0.32 r
  U280/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_1_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U253/ZN (AOI22_X1)                       0.09       0.32 r
  U252/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_3_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U287/ZN (AOI22_X1)                       0.09       0.32 r
  U286/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_17_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U283/ZN (AOI22_X1)                       0.09       0.32 r
  U282/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_19_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U279/ZN (AOI22_X1)                       0.09       0.32 r
  U278/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_20_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U277/ZN (AOI22_X1)                       0.09       0.32 r
  U276/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_21_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U275/ZN (AOI22_X1)                       0.09       0.32 r
  U274/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_22_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U273/ZN (AOI22_X1)                       0.09       0.32 r
  U272/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_23_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U271/ZN (AOI22_X1)                       0.09       0.32 r
  U270/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_24_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U269/ZN (AOI22_X1)                       0.09       0.32 r
  U268/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_25_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U267/ZN (AOI22_X1)                       0.09       0.32 r
  U266/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_26_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U265/ZN (AOI22_X1)                       0.09       0.32 r
  U264/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_27_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U506/Z (BUF_X4)                          0.07       0.23 f
  U255/ZN (AOI22_X1)                       0.09       0.32 r
  U254/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_31_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U187/ZN (AOI22_X1)                       0.09       0.32 r
  U186/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_2_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U181/ZN (AOI22_X1)                       0.09       0.32 r
  U180/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_3_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U179/ZN (AOI22_X1)                       0.09       0.32 r
  U178/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_4_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U177/ZN (AOI22_X1)                       0.09       0.32 r
  U176/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_5_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U175/ZN (AOI22_X1)                       0.09       0.32 r
  U174/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_6_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U173/ZN (AOI22_X1)                       0.09       0.32 r
  U172/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_7_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U171/ZN (AOI22_X1)                       0.09       0.32 r
  U170/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_8_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U169/ZN (AOI22_X1)                       0.09       0.32 r
  U168/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_9_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U215/ZN (AOI22_X1)                       0.09       0.32 r
  U214/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_17_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U205/ZN (AOI22_X1)                       0.09       0.32 r
  U204/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_21_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U203/ZN (AOI22_X1)                       0.09       0.32 r
  U202/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_22_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U201/ZN (AOI22_X1)                       0.09       0.32 r
  U200/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_23_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U199/ZN (AOI22_X1)                       0.09       0.32 r
  U198/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_24_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U197/ZN (AOI22_X1)                       0.09       0.32 r
  U196/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_25_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U195/ZN (AOI22_X1)                       0.09       0.32 r
  U194/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_26_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U193/ZN (AOI22_X1)                       0.09       0.32 r
  U192/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_27_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U191/ZN (AOI22_X1)                       0.09       0.32 r
  U190/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_28_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U189/ZN (AOI22_X1)                       0.09       0.32 r
  U188/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_29_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U509/Z (BUF_X4)                          0.07       0.23 f
  U185/ZN (AOI22_X1)                       0.09       0.32 r
  U184/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_30_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U183/ZN (AOI22_X1)                       0.09       0.32 r
  U182/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_31_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U167/ZN (AOI22_X1)                       0.09       0.32 r
  U166/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U123/ZN (AOI22_X1)                       0.09       0.32 r
  U122/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U117/ZN (AOI22_X1)                       0.09       0.32 r
  U116/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U115/ZN (AOI22_X1)                       0.09       0.32 r
  U114/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U165/ZN (AOI22_X1)                       0.09       0.32 r
  U164/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U163/ZN (AOI22_X1)                       0.09       0.32 r
  U162/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U524/Z (BUF_X4)                          0.07       0.23 f
  U161/ZN (AOI22_X1)                       0.09       0.32 r
  U160/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U135/ZN (AOI22_X1)                       0.09       0.32 r
  U134/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U133/ZN (AOI22_X1)                       0.09       0.32 r
  U132/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U131/ZN (AOI22_X1)                       0.09       0.32 r
  U130/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U129/ZN (AOI22_X1)                       0.09       0.32 r
  U128/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U127/ZN (AOI22_X1)                       0.09       0.32 r
  U126/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U125/ZN (AOI22_X1)                       0.09       0.32 r
  U124/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U121/ZN (AOI22_X1)                       0.09       0.32 r
  U120/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U528/Z (BUF_X4)                          0.07       0.23 f
  U119/ZN (AOI22_X1)                       0.09       0.32 r
  U118/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U8/ZN (AOI22_X1)                         0.09       0.32 r
  U7/ZN (INV_X1)                           0.03       0.35 f
  regDst_q_reg/D (DFFR_X1)                 0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U6/ZN (AOI22_X1)                         0.09       0.32 r
  U5/ZN (INV_X1)                           0.03       0.35 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U555/Z (BUF_X4)                          0.06       0.17 f
  U535/Z (BUF_X4)                          0.07       0.23 f
  U4/ZN (AOI22_X1)                         0.09       0.32 r
  U3/ZN (INV_X1)                           0.03       0.35 f
  valid_q_reg/D (DFFR_X1)                  0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U475/ZN (AOI22_X1)                       0.09       0.32 r
  U474/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_1_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U453/ZN (AOI22_X1)                       0.09       0.32 r
  U452/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_2_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U495/ZN (AOI22_X1)                       0.09       0.32 r
  U494/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_10_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U473/ZN (AOI22_X1)                       0.09       0.32 r
  U472/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_20_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U471/ZN (AOI22_X1)                       0.09       0.32 r
  U470/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_21_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U469/ZN (AOI22_X1)                       0.09       0.32 r
  U468/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_22_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U467/ZN (AOI22_X1)                       0.09       0.32 r
  U466/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_23_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U465/ZN (AOI22_X1)                       0.09       0.32 r
  U464/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_24_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U463/ZN (AOI22_X1)                       0.09       0.32 r
  U462/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_25_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U461/ZN (AOI22_X1)                       0.09       0.32 r
  U460/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_26_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U459/ZN (AOI22_X1)                       0.09       0.32 r
  U458/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_27_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U457/ZN (AOI22_X1)                       0.09       0.32 r
  U456/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_28_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U502/Z (BUF_X4)                          0.07       0.23 f
  U455/ZN (AOI22_X1)                       0.09       0.32 r
  U454/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_29_/D (DFFR_X1)             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U379/ZN (AOI22_X1)                       0.09       0.32 r
  U378/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_4_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U377/ZN (AOI22_X1)                       0.09       0.32 r
  U376/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_5_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U375/ZN (AOI22_X1)                       0.09       0.32 r
  U374/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_6_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U373/ZN (AOI22_X1)                       0.09       0.32 r
  U372/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_7_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U371/ZN (AOI22_X1)                       0.09       0.32 r
  U370/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_8_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busA_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U369/ZN (AOI22_X1)                       0.09       0.32 r
  U368/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg_9_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U367/ZN (AOI22_X1)                       0.09       0.32 r
  U366/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_0_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U345/ZN (AOI22_X1)                       0.09       0.32 r
  U344/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_1_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U323/ZN (AOI22_X1)                       0.09       0.32 r
  U322/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_2_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U317/ZN (AOI22_X1)                       0.09       0.32 r
  U316/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_3_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U315/ZN (AOI22_X1)                       0.09       0.32 r
  U314/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_4_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U313/ZN (AOI22_X1)                       0.09       0.32 r
  U312/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_5_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U311/ZN (AOI22_X1)                       0.09       0.32 r
  U310/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_6_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U309/ZN (AOI22_X1)                       0.09       0.32 r
  U308/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_7_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U307/ZN (AOI22_X1)                       0.09       0.32 r
  U306/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_8_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U305/ZN (AOI22_X1)                       0.09       0.32 r
  U304/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_9_/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U365/ZN (AOI22_X1)                       0.09       0.32 r
  U364/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_10_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U363/ZN (AOI22_X1)                       0.09       0.32 r
  U362/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_11_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U361/ZN (AOI22_X1)                       0.09       0.32 r
  U360/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_12_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U516/Z (BUF_X4)                          0.07       0.23 f
  U359/ZN (AOI22_X1)                       0.09       0.32 r
  U358/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_13_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U357/ZN (AOI22_X1)                       0.09       0.32 r
  U356/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_14_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U355/ZN (AOI22_X1)                       0.09       0.32 r
  U354/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_15_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U353/ZN (AOI22_X1)                       0.09       0.32 r
  U352/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_16_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U351/ZN (AOI22_X1)                       0.09       0.32 r
  U350/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_17_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U349/ZN (AOI22_X1)                       0.09       0.32 r
  U348/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_18_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U347/ZN (AOI22_X1)                       0.09       0.32 r
  U346/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_19_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U343/ZN (AOI22_X1)                       0.09       0.32 r
  U342/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_20_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U341/ZN (AOI22_X1)                       0.09       0.32 r
  U340/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_21_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U339/ZN (AOI22_X1)                       0.09       0.32 r
  U338/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_22_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U337/ZN (AOI22_X1)                       0.09       0.32 r
  U336/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_23_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U512/Z (BUF_X4)                          0.07       0.23 f
  U335/ZN (AOI22_X1)                       0.09       0.32 r
  U334/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_24_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U333/ZN (AOI22_X1)                       0.09       0.32 r
  U332/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_25_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U331/ZN (AOI22_X1)                       0.09       0.32 r
  U330/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_26_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U329/ZN (AOI22_X1)                       0.09       0.32 r
  U328/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_27_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U327/ZN (AOI22_X1)                       0.09       0.32 r
  U326/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_28_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U325/ZN (AOI22_X1)                       0.09       0.32 r
  U324/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_29_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U321/ZN (AOI22_X1)                       0.09       0.32 r
  U320/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_30_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busB_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U514/Z (BUF_X4)                          0.07       0.23 f
  U319/ZN (AOI22_X1)                       0.09       0.32 r
  U318/ZN (INV_X1)                         0.03       0.35 f
  busB_q_reg_31_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U303/ZN (AOI22_X1)                       0.09       0.32 r
  U302/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_0_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U301/ZN (AOI22_X1)                       0.09       0.32 r
  U300/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_10_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U299/ZN (AOI22_X1)                       0.09       0.32 r
  U298/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_11_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U297/ZN (AOI22_X1)                       0.09       0.32 r
  U296/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_12_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U295/ZN (AOI22_X1)                       0.09       0.32 r
  U294/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_13_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U293/ZN (AOI22_X1)                       0.09       0.32 r
  U292/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_14_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U291/ZN (AOI22_X1)                       0.09       0.32 r
  U290/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_15_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U289/ZN (AOI22_X1)                       0.09       0.32 r
  U288/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_16_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U511/Z (BUF_X4)                          0.07       0.23 f
  U285/ZN (AOI22_X1)                       0.09       0.32 r
  U284/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_18_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U233/ZN (AOI22_X1)                       0.09       0.32 r
  U232/ZN (INV_X1)                         0.03       0.35 f
  fp_q_reg/D (DFFR_X1)                     0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U209/ZN (AOI22_X1)                       0.09       0.32 r
  U208/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_1_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U229/ZN (AOI22_X1)                       0.09       0.32 r
  U228/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_10_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U227/ZN (AOI22_X1)                       0.09       0.32 r
  U226/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_11_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U225/ZN (AOI22_X1)                       0.09       0.32 r
  U224/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_12_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U223/ZN (AOI22_X1)                       0.09       0.32 r
  U222/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_13_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U221/ZN (AOI22_X1)                       0.09       0.32 r
  U220/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_14_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U219/ZN (AOI22_X1)                       0.09       0.32 r
  U218/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_15_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U217/ZN (AOI22_X1)                       0.09       0.32 r
  U216/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_16_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U213/ZN (AOI22_X1)                       0.09       0.32 r
  U212/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_18_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U211/ZN (AOI22_X1)                       0.09       0.32 r
  U210/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_19_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U507/Z (BUF_X4)                          0.07       0.23 f
  U207/ZN (AOI22_X1)                       0.09       0.32 r
  U206/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_20_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U145/ZN (AOI22_X1)                       0.09       0.32 r
  U144/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U159/ZN (AOI22_X1)                       0.09       0.32 r
  U158/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U157/ZN (AOI22_X1)                       0.09       0.32 r
  U156/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U155/ZN (AOI22_X1)                       0.09       0.32 r
  U154/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U153/ZN (AOI22_X1)                       0.09       0.32 r
  U152/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U151/ZN (AOI22_X1)                       0.09       0.32 r
  U150/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U149/ZN (AOI22_X1)                       0.09       0.32 r
  U148/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U147/ZN (AOI22_X1)                       0.09       0.32 r
  U146/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U143/ZN (AOI22_X1)                       0.09       0.32 r
  U142/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U141/ZN (AOI22_X1)                       0.09       0.32 r
  U140/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U139/ZN (AOI22_X1)                       0.09       0.32 r
  U138/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U554/Z (BUF_X4)                          0.06       0.16 f
  U526/Z (BUF_X4)                          0.07       0.23 f
  U137/ZN (AOI22_X1)                       0.09       0.32 r
  U136/ZN (INV_X1)                         0.03       0.35 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U497/ZN (AOI22_X1)                       0.09       0.32 r
  U496/ZN (INV_X1)                         0.03       0.35 f
  aluRes_q_reg_0_/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U251/ZN (AOI22_X1)                       0.09       0.32 r
  U250/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_4_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U249/ZN (AOI22_X1)                       0.09       0.32 r
  U248/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_5_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U247/ZN (AOI22_X1)                       0.09       0.32 r
  U246/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_6_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U245/ZN (AOI22_X1)                       0.09       0.32 r
  U244/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_7_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U243/ZN (AOI22_X1)                       0.09       0.32 r
  U242/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_8_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U241/ZN (AOI22_X1)                       0.09       0.32 r
  U240/ZN (INV_X1)                         0.03       0.35 f
  busFP_q_reg_9_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U231/ZN (AOI22_X1)                       0.09       0.32 r
  U230/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg_0_/D (DFFR_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U497/ZN (AOI22_X1)                       0.09       0.32 r
  U496/ZN (INV_X1)                         0.03       0.34 f
  aluRes_q_reg_0_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U251/ZN (AOI22_X1)                       0.09       0.32 r
  U250/ZN (INV_X1)                         0.03       0.34 f
  busFP_q_reg_4_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U249/ZN (AOI22_X1)                       0.09       0.32 r
  U248/ZN (INV_X1)                         0.03       0.34 f
  busFP_q_reg_5_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U247/ZN (AOI22_X1)                       0.09       0.32 r
  U246/ZN (INV_X1)                         0.03       0.34 f
  busFP_q_reg_6_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U245/ZN (AOI22_X1)                       0.09       0.32 r
  U244/ZN (INV_X1)                         0.03       0.34 f
  busFP_q_reg_7_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U243/ZN (AOI22_X1)                       0.09       0.32 r
  U242/ZN (INV_X1)                         0.03       0.34 f
  busFP_q_reg_8_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: busFP_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U241/ZN (AOI22_X1)                       0.09       0.32 r
  U240/ZN (INV_X1)                         0.03       0.34 f
  busFP_q_reg_9_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: imm32_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.10 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U533/Z (BUF_X4)                          0.07       0.23 f
  U231/ZN (AOI22_X1)                       0.09       0.32 r
  U230/ZN (INV_X1)                         0.03       0.34 f
  imm32_q_reg_0_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U113/ZN (AOI22_X1)                       0.05       0.31 f
  U112/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U111/ZN (AOI22_X1)                       0.05       0.31 f
  U110/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U109/ZN (AOI22_X1)                       0.05       0.31 f
  U108/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U107/ZN (AOI22_X1)                       0.05       0.31 f
  U106/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U105/ZN (AOI22_X1)                       0.05       0.31 f
  U104/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U80/ZN (AOI22_X1)                        0.05       0.31 f
  U79/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U52/ZN (AOI22_X1)                        0.05       0.31 f
  U51/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U48/ZN (AOI22_X1)                        0.05       0.31 f
  U47/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U46/ZN (AOI22_X1)                        0.05       0.31 f
  U45/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U44/ZN (AOI22_X1)                        0.05       0.31 f
  U43/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U42/ZN (AOI22_X1)                        0.05       0.31 f
  U41/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U40/ZN (AOI22_X1)                        0.05       0.31 f
  U39/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U100/ZN (AOI22_X1)                       0.05       0.31 f
  U99/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U98/ZN (AOI22_X1)                        0.05       0.31 f
  U97/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U96/ZN (AOI22_X1)                        0.05       0.31 f
  U95/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U94/ZN (AOI22_X1)                        0.05       0.31 f
  U93/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U92/ZN (AOI22_X1)                        0.05       0.31 f
  U91/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U90/ZN (AOI22_X1)                        0.05       0.31 f
  U89/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U88/ZN (AOI22_X1)                        0.05       0.31 f
  U87/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U86/ZN (AOI22_X1)                        0.05       0.31 f
  U85/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U84/ZN (AOI22_X1)                        0.05       0.31 f
  U83/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U82/ZN (AOI22_X1)                        0.05       0.31 f
  U81/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U78/ZN (AOI22_X1)                        0.05       0.31 f
  U77/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U76/ZN (AOI22_X1)                        0.05       0.31 f
  U75/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U74/ZN (AOI22_X1)                        0.05       0.31 f
  U73/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U72/ZN (AOI22_X1)                        0.05       0.31 f
  U71/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U70/ZN (AOI22_X1)                        0.05       0.31 f
  U69/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U68/ZN (AOI22_X1)                        0.05       0.31 f
  U67/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U66/ZN (AOI22_X1)                        0.05       0.31 f
  U65/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U64/ZN (AOI22_X1)                        0.05       0.31 f
  U63/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U62/ZN (AOI22_X1)                        0.05       0.31 f
  U61/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U60/ZN (AOI22_X1)                        0.05       0.31 f
  U59/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U56/ZN (AOI22_X1)                        0.05       0.31 f
  U55/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U54/ZN (AOI22_X1)                        0.05       0.31 f
  U53/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U38/ZN (AOI22_X1)                        0.05       0.31 f
  U37/ZN (INV_X1)                          0.04       0.35 r
  isZero_q_reg/D (DFFR_X1)                 0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U36/ZN (AOI22_X1)                        0.05       0.31 f
  U35/ZN (INV_X1)                          0.04       0.35 r
  jr_q_reg/D (DFFR_X1)                     0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U34/ZN (AOI22_X1)                        0.05       0.31 f
  U33/ZN (INV_X1)                          0.04       0.35 r
  jump_q_reg/D (DFFR_X1)                   0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U32/ZN (AOI22_X1)                        0.05       0.31 f
  U31/ZN (INV_X1)                          0.04       0.35 r
  link_q_reg/D (DFFR_X1)                   0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U30/ZN (AOI22_X1)                        0.05       0.31 f
  U29/ZN (INV_X1)                          0.04       0.35 r
  memRd_q_reg/D (DFFR_X1)                  0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U28/ZN (AOI22_X1)                        0.05       0.31 f
  U27/ZN (INV_X1)                          0.04       0.35 r
  memWrData_sel_q_reg_0_/D (DFFR_X1)       0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U26/ZN (AOI22_X1)                        0.05       0.31 f
  U25/ZN (INV_X1)                          0.04       0.35 r
  memWrData_sel_q_reg_1_/D (DFFR_X1)       0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U24/ZN (AOI22_X1)                        0.05       0.31 f
  U23/ZN (INV_X1)                          0.04       0.35 r
  memWr_q_reg/D (DFFR_X1)                  0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U20/ZN (AOI22_X1)                        0.05       0.31 f
  U19/ZN (INV_X1)                          0.04       0.35 r
  op0_q_reg/D (DFFR_X1)                    0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U18/ZN (AOI22_X1)                        0.05       0.31 f
  U17/ZN (INV_X1)                          0.04       0.35 r
  rd_q_reg_0_/D (DFFR_X1)                  0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U16/ZN (AOI22_X1)                        0.05       0.31 f
  U15/ZN (INV_X1)                          0.04       0.35 r
  rd_q_reg_1_/D (DFFR_X1)                  0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U14/ZN (AOI22_X1)                        0.05       0.31 f
  U13/ZN (INV_X1)                          0.04       0.35 r
  rd_q_reg_2_/D (DFFR_X1)                  0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U12/ZN (AOI22_X1)                        0.05       0.31 f
  U11/ZN (INV_X1)                          0.04       0.35 r
  rd_q_reg_3_/D (DFFR_X1)                  0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U556/Z (BUF_X4)                          0.05       0.18 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U10/ZN (AOI22_X1)                        0.05       0.31 f
  U9/ZN (INV_X1)                           0.04       0.35 r
  rd_q_reg_4_/D (DFFR_X1)                  0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U113/ZN (AOI22_X1)                       0.09       0.31 r
  U112/ZN (INV_X1)                         0.03       0.34 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U111/ZN (AOI22_X1)                       0.09       0.31 r
  U110/ZN (INV_X1)                         0.03       0.34 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U109/ZN (AOI22_X1)                       0.09       0.31 r
  U108/ZN (INV_X1)                         0.03       0.34 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U107/ZN (AOI22_X1)                       0.09       0.31 r
  U106/ZN (INV_X1)                         0.03       0.34 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U105/ZN (AOI22_X1)                       0.09       0.31 r
  U104/ZN (INV_X1)                         0.03       0.34 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U80/ZN (AOI22_X1)                        0.09       0.31 r
  U79/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U52/ZN (AOI22_X1)                        0.09       0.31 r
  U51/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U48/ZN (AOI22_X1)                        0.09       0.31 r
  U47/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U46/ZN (AOI22_X1)                        0.09       0.31 r
  U45/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U44/ZN (AOI22_X1)                        0.09       0.31 r
  U43/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U42/ZN (AOI22_X1)                        0.09       0.31 r
  U41/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U40/ZN (AOI22_X1)                        0.09       0.31 r
  U39/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U100/ZN (AOI22_X1)                       0.09       0.31 r
  U99/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U98/ZN (AOI22_X1)                        0.09       0.31 r
  U97/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U96/ZN (AOI22_X1)                        0.09       0.31 r
  U95/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U94/ZN (AOI22_X1)                        0.09       0.31 r
  U93/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U92/ZN (AOI22_X1)                        0.09       0.31 r
  U91/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U90/ZN (AOI22_X1)                        0.09       0.31 r
  U89/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U88/ZN (AOI22_X1)                        0.09       0.31 r
  U87/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U86/ZN (AOI22_X1)                        0.09       0.31 r
  U85/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U84/ZN (AOI22_X1)                        0.09       0.31 r
  U83/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U82/ZN (AOI22_X1)                        0.09       0.31 r
  U81/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U78/ZN (AOI22_X1)                        0.09       0.31 r
  U77/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U76/ZN (AOI22_X1)                        0.09       0.31 r
  U75/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U74/ZN (AOI22_X1)                        0.09       0.31 r
  U73/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U72/ZN (AOI22_X1)                        0.09       0.31 r
  U71/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U70/ZN (AOI22_X1)                        0.09       0.31 r
  U69/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U68/ZN (AOI22_X1)                        0.09       0.31 r
  U67/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U66/ZN (AOI22_X1)                        0.09       0.31 r
  U65/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U64/ZN (AOI22_X1)                        0.09       0.31 r
  U63/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U62/ZN (AOI22_X1)                        0.09       0.31 r
  U61/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U60/ZN (AOI22_X1)                        0.09       0.31 r
  U59/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U56/ZN (AOI22_X1)                        0.09       0.31 r
  U55/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U54/ZN (AOI22_X1)                        0.09       0.31 r
  U53/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U38/ZN (AOI22_X1)                        0.09       0.31 r
  U37/ZN (INV_X1)                          0.03       0.34 f
  isZero_q_reg/D (DFFR_X1)                 0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U36/ZN (AOI22_X1)                        0.09       0.31 r
  U35/ZN (INV_X1)                          0.03       0.34 f
  jr_q_reg/D (DFFR_X1)                     0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U34/ZN (AOI22_X1)                        0.09       0.31 r
  U33/ZN (INV_X1)                          0.03       0.34 f
  jump_q_reg/D (DFFR_X1)                   0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U32/ZN (AOI22_X1)                        0.09       0.31 r
  U31/ZN (INV_X1)                          0.03       0.34 f
  link_q_reg/D (DFFR_X1)                   0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U30/ZN (AOI22_X1)                        0.09       0.31 r
  U29/ZN (INV_X1)                          0.03       0.34 f
  memRd_q_reg/D (DFFR_X1)                  0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U28/ZN (AOI22_X1)                        0.09       0.31 r
  U27/ZN (INV_X1)                          0.03       0.34 f
  memWrData_sel_q_reg_0_/D (DFFR_X1)       0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U26/ZN (AOI22_X1)                        0.09       0.31 r
  U25/ZN (INV_X1)                          0.03       0.34 f
  memWrData_sel_q_reg_1_/D (DFFR_X1)       0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U24/ZN (AOI22_X1)                        0.09       0.31 r
  U23/ZN (INV_X1)                          0.03       0.34 f
  memWr_q_reg/D (DFFR_X1)                  0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U20/ZN (AOI22_X1)                        0.09       0.31 r
  U19/ZN (INV_X1)                          0.03       0.34 f
  op0_q_reg/D (DFFR_X1)                    0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U18/ZN (AOI22_X1)                        0.09       0.31 r
  U17/ZN (INV_X1)                          0.03       0.34 f
  rd_q_reg_0_/D (DFFR_X1)                  0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U16/ZN (AOI22_X1)                        0.09       0.31 r
  U15/ZN (INV_X1)                          0.03       0.34 f
  rd_q_reg_1_/D (DFFR_X1)                  0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U549/Z (BUF_X4)                          0.08       0.22 f
  U14/ZN (AOI22_X1)                        0.09       0.31 r
  U13/ZN (INV_X1)                          0.03       0.34 f
  rd_q_reg_2_/D (DFFR_X1)                  0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U548/Z (BUF_X4)                          0.08       0.22 f
  U12/ZN (AOI22_X1)                        0.09       0.31 r
  U11/ZN (INV_X1)                          0.03       0.34 f
  rd_q_reg_3_/D (DFFR_X1)                  0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U556/Z (BUF_X4)                          0.06       0.14 f
  U547/Z (BUF_X4)                          0.08       0.22 f
  U10/ZN (AOI22_X1)                        0.09       0.31 r
  U9/ZN (INV_X1)                           0.03       0.34 f
  rd_q_reg_4_/D (DFFR_X1)                  0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U447/ZN (AOI22_X1)                       0.09       0.31 r
  U446/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_3_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U445/ZN (AOI22_X1)                       0.09       0.31 r
  U444/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_4_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U443/ZN (AOI22_X1)                       0.09       0.31 r
  U442/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_5_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U441/ZN (AOI22_X1)                       0.09       0.31 r
  U440/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_6_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U439/ZN (AOI22_X1)                       0.09       0.31 r
  U438/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_7_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U437/ZN (AOI22_X1)                       0.09       0.31 r
  U436/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_8_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U435/ZN (AOI22_X1)                       0.09       0.31 r
  U434/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_9_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U493/ZN (AOI22_X1)                       0.09       0.31 r
  U492/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_11_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U491/ZN (AOI22_X1)                       0.09       0.31 r
  U490/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_12_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U489/ZN (AOI22_X1)                       0.09       0.31 r
  U488/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_13_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U487/ZN (AOI22_X1)                       0.09       0.31 r
  U486/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_14_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U485/ZN (AOI22_X1)                       0.09       0.31 r
  U484/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_15_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U483/ZN (AOI22_X1)                       0.09       0.31 r
  U482/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_16_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U481/ZN (AOI22_X1)                       0.09       0.31 r
  U480/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_17_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U479/ZN (AOI22_X1)                       0.09       0.31 r
  U478/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_18_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U477/ZN (AOI22_X1)                       0.09       0.31 r
  U476/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_19_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U451/ZN (AOI22_X1)                       0.09       0.31 r
  U450/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_30_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U449/ZN (AOI22_X1)                       0.09       0.31 r
  U448/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_31_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U433/ZN (AOI22_X1)                       0.09       0.31 r
  U432/ZN (INV_X1)                         0.03       0.33 f
  branch_q_reg/D (DFFR_X1)                 0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U431/ZN (AOI22_X1)                       0.09       0.31 r
  U430/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_0_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U409/ZN (AOI22_X1)                       0.09       0.31 r
  U408/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_1_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U387/ZN (AOI22_X1)                       0.09       0.31 r
  U386/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_2_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U381/ZN (AOI22_X1)                       0.09       0.31 r
  U380/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_3_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U518/Z (BUF_X4)                          0.07       0.22 f
  U429/ZN (AOI22_X1)                       0.09       0.31 r
  U428/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_10_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U427/ZN (AOI22_X1)                       0.09       0.31 r
  U426/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_11_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U425/ZN (AOI22_X1)                       0.09       0.31 r
  U424/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_12_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U423/ZN (AOI22_X1)                       0.09       0.31 r
  U422/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_13_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U421/ZN (AOI22_X1)                       0.09       0.31 r
  U420/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_14_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U419/ZN (AOI22_X1)                       0.09       0.31 r
  U418/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_15_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U417/ZN (AOI22_X1)                       0.09       0.31 r
  U416/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_16_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U415/ZN (AOI22_X1)                       0.09       0.31 r
  U414/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_17_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U413/ZN (AOI22_X1)                       0.09       0.31 r
  U412/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_18_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U411/ZN (AOI22_X1)                       0.09       0.31 r
  U410/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_19_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U407/ZN (AOI22_X1)                       0.09       0.31 r
  U406/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_20_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U520/Z (BUF_X4)                          0.07       0.22 f
  U405/ZN (AOI22_X1)                       0.09       0.31 r
  U404/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_21_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U403/ZN (AOI22_X1)                       0.09       0.31 r
  U402/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_22_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U401/ZN (AOI22_X1)                       0.09       0.31 r
  U400/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_23_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U399/ZN (AOI22_X1)                       0.09       0.31 r
  U398/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_24_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U397/ZN (AOI22_X1)                       0.09       0.31 r
  U396/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_25_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U395/ZN (AOI22_X1)                       0.09       0.31 r
  U394/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_26_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U393/ZN (AOI22_X1)                       0.09       0.31 r
  U392/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_27_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U391/ZN (AOI22_X1)                       0.09       0.31 r
  U390/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_28_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U389/ZN (AOI22_X1)                       0.09       0.31 r
  U388/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_29_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U385/ZN (AOI22_X1)                       0.09       0.31 r
  U384/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_30_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U522/Z (BUF_X4)                          0.07       0.22 f
  U383/ZN (AOI22_X1)                       0.09       0.31 r
  U382/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_31_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U281/ZN (AOI22_X1)                       0.09       0.31 r
  U280/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_1_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U253/ZN (AOI22_X1)                       0.09       0.31 r
  U252/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_3_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U287/ZN (AOI22_X1)                       0.09       0.31 r
  U286/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_17_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U283/ZN (AOI22_X1)                       0.09       0.31 r
  U282/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_19_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U279/ZN (AOI22_X1)                       0.09       0.31 r
  U278/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_20_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U277/ZN (AOI22_X1)                       0.09       0.31 r
  U276/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_21_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U275/ZN (AOI22_X1)                       0.09       0.31 r
  U274/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_22_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U273/ZN (AOI22_X1)                       0.09       0.31 r
  U272/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_23_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U271/ZN (AOI22_X1)                       0.09       0.31 r
  U270/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_24_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U269/ZN (AOI22_X1)                       0.09       0.31 r
  U268/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_25_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U267/ZN (AOI22_X1)                       0.09       0.31 r
  U266/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_26_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U265/ZN (AOI22_X1)                       0.09       0.31 r
  U264/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_27_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U506/Z (BUF_X4)                          0.07       0.22 f
  U255/ZN (AOI22_X1)                       0.09       0.31 r
  U254/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_31_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U187/ZN (AOI22_X1)                       0.09       0.31 r
  U186/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_2_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U181/ZN (AOI22_X1)                       0.09       0.31 r
  U180/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_3_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U179/ZN (AOI22_X1)                       0.09       0.31 r
  U178/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_4_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U177/ZN (AOI22_X1)                       0.09       0.31 r
  U176/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_5_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U175/ZN (AOI22_X1)                       0.09       0.31 r
  U174/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_6_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U173/ZN (AOI22_X1)                       0.09       0.31 r
  U172/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_7_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U171/ZN (AOI22_X1)                       0.09       0.31 r
  U170/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_8_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U169/ZN (AOI22_X1)                       0.09       0.31 r
  U168/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_9_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U215/ZN (AOI22_X1)                       0.09       0.31 r
  U214/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_17_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U205/ZN (AOI22_X1)                       0.09       0.31 r
  U204/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_21_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U203/ZN (AOI22_X1)                       0.09       0.31 r
  U202/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_22_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U201/ZN (AOI22_X1)                       0.09       0.31 r
  U200/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_23_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U199/ZN (AOI22_X1)                       0.09       0.31 r
  U198/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_24_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U197/ZN (AOI22_X1)                       0.09       0.31 r
  U196/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_25_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U195/ZN (AOI22_X1)                       0.09       0.31 r
  U194/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_26_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U193/ZN (AOI22_X1)                       0.09       0.31 r
  U192/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_27_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U191/ZN (AOI22_X1)                       0.09       0.31 r
  U190/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_28_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U189/ZN (AOI22_X1)                       0.09       0.31 r
  U188/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_29_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U509/Z (BUF_X4)                          0.07       0.22 f
  U185/ZN (AOI22_X1)                       0.09       0.31 r
  U184/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_30_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U183/ZN (AOI22_X1)                       0.09       0.31 r
  U182/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_31_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U167/ZN (AOI22_X1)                       0.09       0.31 r
  U166/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U123/ZN (AOI22_X1)                       0.09       0.31 r
  U122/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U117/ZN (AOI22_X1)                       0.09       0.31 r
  U116/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U115/ZN (AOI22_X1)                       0.09       0.31 r
  U114/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U165/ZN (AOI22_X1)                       0.09       0.31 r
  U164/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U163/ZN (AOI22_X1)                       0.09       0.31 r
  U162/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U524/Z (BUF_X4)                          0.07       0.22 f
  U161/ZN (AOI22_X1)                       0.09       0.31 r
  U160/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U135/ZN (AOI22_X1)                       0.09       0.31 r
  U134/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U133/ZN (AOI22_X1)                       0.09       0.31 r
  U132/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U131/ZN (AOI22_X1)                       0.09       0.31 r
  U130/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U129/ZN (AOI22_X1)                       0.09       0.31 r
  U128/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U127/ZN (AOI22_X1)                       0.09       0.31 r
  U126/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U125/ZN (AOI22_X1)                       0.09       0.31 r
  U124/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U121/ZN (AOI22_X1)                       0.09       0.31 r
  U120/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U528/Z (BUF_X4)                          0.07       0.22 f
  U119/ZN (AOI22_X1)                       0.09       0.31 r
  U118/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U8/ZN (AOI22_X1)                         0.09       0.31 r
  U7/ZN (INV_X1)                           0.03       0.33 f
  regDst_q_reg/D (DFFR_X1)                 0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U6/ZN (AOI22_X1)                         0.09       0.31 r
  U5/ZN (INV_X1)                           0.03       0.33 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U555/Z (BUF_X4)                          0.06       0.15 f
  U535/Z (BUF_X4)                          0.07       0.22 f
  U4/ZN (AOI22_X1)                         0.09       0.31 r
  U3/ZN (INV_X1)                           0.03       0.33 f
  valid_q_reg/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U113/ZN (AOI22_X1)                       0.05       0.30 f
  U112/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U111/ZN (AOI22_X1)                       0.05       0.30 f
  U110/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U109/ZN (AOI22_X1)                       0.05       0.30 f
  U108/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U107/ZN (AOI22_X1)                       0.05       0.30 f
  U106/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U105/ZN (AOI22_X1)                       0.05       0.30 f
  U104/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U80/ZN (AOI22_X1)                        0.05       0.30 f
  U79/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U52/ZN (AOI22_X1)                        0.05       0.30 f
  U51/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U48/ZN (AOI22_X1)                        0.05       0.30 f
  U47/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U46/ZN (AOI22_X1)                        0.05       0.30 f
  U45/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U44/ZN (AOI22_X1)                        0.05       0.30 f
  U43/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U42/ZN (AOI22_X1)                        0.05       0.30 f
  U41/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U40/ZN (AOI22_X1)                        0.05       0.30 f
  U39/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U100/ZN (AOI22_X1)                       0.05       0.30 f
  U99/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U98/ZN (AOI22_X1)                        0.05       0.30 f
  U97/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U96/ZN (AOI22_X1)                        0.05       0.30 f
  U95/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U94/ZN (AOI22_X1)                        0.05       0.30 f
  U93/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U92/ZN (AOI22_X1)                        0.05       0.30 f
  U91/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U90/ZN (AOI22_X1)                        0.05       0.30 f
  U89/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U88/ZN (AOI22_X1)                        0.05       0.30 f
  U87/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U86/ZN (AOI22_X1)                        0.05       0.30 f
  U85/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U84/ZN (AOI22_X1)                        0.05       0.30 f
  U83/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U82/ZN (AOI22_X1)                        0.05       0.30 f
  U81/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U78/ZN (AOI22_X1)                        0.05       0.30 f
  U77/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U76/ZN (AOI22_X1)                        0.05       0.30 f
  U75/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U74/ZN (AOI22_X1)                        0.05       0.30 f
  U73/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U72/ZN (AOI22_X1)                        0.05       0.30 f
  U71/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U70/ZN (AOI22_X1)                        0.05       0.30 f
  U69/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U68/ZN (AOI22_X1)                        0.05       0.30 f
  U67/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U66/ZN (AOI22_X1)                        0.05       0.30 f
  U65/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U64/ZN (AOI22_X1)                        0.05       0.30 f
  U63/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U62/ZN (AOI22_X1)                        0.05       0.30 f
  U61/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U60/ZN (AOI22_X1)                        0.05       0.30 f
  U59/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U56/ZN (AOI22_X1)                        0.05       0.30 f
  U55/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U54/ZN (AOI22_X1)                        0.05       0.30 f
  U53/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U38/ZN (AOI22_X1)                        0.05       0.30 f
  U37/ZN (INV_X1)                          0.04       0.34 r
  isZero_q_reg/D (DFFR_X1)                 0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U36/ZN (AOI22_X1)                        0.05       0.30 f
  U35/ZN (INV_X1)                          0.04       0.34 r
  jr_q_reg/D (DFFR_X1)                     0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U34/ZN (AOI22_X1)                        0.05       0.30 f
  U33/ZN (INV_X1)                          0.04       0.34 r
  jump_q_reg/D (DFFR_X1)                   0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U32/ZN (AOI22_X1)                        0.05       0.30 f
  U31/ZN (INV_X1)                          0.04       0.34 r
  link_q_reg/D (DFFR_X1)                   0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U30/ZN (AOI22_X1)                        0.05       0.30 f
  U29/ZN (INV_X1)                          0.04       0.34 r
  memRd_q_reg/D (DFFR_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U28/ZN (AOI22_X1)                        0.05       0.30 f
  U27/ZN (INV_X1)                          0.04       0.34 r
  memWrData_sel_q_reg_0_/D (DFFR_X1)       0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U26/ZN (AOI22_X1)                        0.05       0.30 f
  U25/ZN (INV_X1)                          0.04       0.34 r
  memWrData_sel_q_reg_1_/D (DFFR_X1)       0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U24/ZN (AOI22_X1)                        0.05       0.30 f
  U23/ZN (INV_X1)                          0.04       0.34 r
  memWr_q_reg/D (DFFR_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U20/ZN (AOI22_X1)                        0.05       0.30 f
  U19/ZN (INV_X1)                          0.04       0.34 r
  op0_q_reg/D (DFFR_X1)                    0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U18/ZN (AOI22_X1)                        0.05       0.30 f
  U17/ZN (INV_X1)                          0.04       0.34 r
  rd_q_reg_0_/D (DFFR_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U16/ZN (AOI22_X1)                        0.05       0.30 f
  U15/ZN (INV_X1)                          0.04       0.34 r
  rd_q_reg_1_/D (DFFR_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U549/Z (BUF_X4)                          0.09       0.26 r
  U14/ZN (AOI22_X1)                        0.05       0.30 f
  U13/ZN (INV_X1)                          0.04       0.34 r
  rd_q_reg_2_/D (DFFR_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U548/Z (BUF_X4)                          0.09       0.26 r
  U12/ZN (AOI22_X1)                        0.05       0.30 f
  U11/ZN (INV_X1)                          0.04       0.34 r
  rd_q_reg_3_/D (DFFR_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.03       0.03 r
  U499/ZN (OAI21_X1)                       0.04       0.07 f
  U498/ZN (INV_X1)                         0.05       0.12 r
  U556/Z (BUF_X4)                          0.05       0.17 r
  U547/Z (BUF_X4)                          0.09       0.26 r
  U10/ZN (AOI22_X1)                        0.05       0.30 f
  U9/ZN (INV_X1)                           0.04       0.34 r
  rd_q_reg_4_/D (DFFR_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U447/ZN (AOI22_X1)                       0.04       0.30 f
  U446/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_3_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U445/ZN (AOI22_X1)                       0.04       0.30 f
  U444/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_4_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U443/ZN (AOI22_X1)                       0.04       0.30 f
  U442/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_5_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U441/ZN (AOI22_X1)                       0.04       0.30 f
  U440/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_6_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U439/ZN (AOI22_X1)                       0.04       0.30 f
  U438/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_7_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U437/ZN (AOI22_X1)                       0.04       0.30 f
  U436/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_8_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U435/ZN (AOI22_X1)                       0.04       0.30 f
  U434/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_9_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U493/ZN (AOI22_X1)                       0.04       0.30 f
  U492/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_11_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U491/ZN (AOI22_X1)                       0.04       0.30 f
  U490/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_12_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U489/ZN (AOI22_X1)                       0.04       0.30 f
  U488/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_13_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U487/ZN (AOI22_X1)                       0.04       0.30 f
  U486/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_14_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U485/ZN (AOI22_X1)                       0.04       0.30 f
  U484/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_15_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U483/ZN (AOI22_X1)                       0.04       0.30 f
  U482/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_16_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U481/ZN (AOI22_X1)                       0.04       0.30 f
  U480/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_17_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U479/ZN (AOI22_X1)                       0.04       0.30 f
  U478/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_18_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U477/ZN (AOI22_X1)                       0.04       0.30 f
  U476/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_19_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U451/ZN (AOI22_X1)                       0.04       0.30 f
  U450/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_30_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U449/ZN (AOI22_X1)                       0.04       0.30 f
  U448/ZN (INV_X1)                         0.04       0.34 r
  aluRes_q_reg_31_/D (DFFR_X1)             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U433/ZN (AOI22_X1)                       0.04       0.30 f
  U432/ZN (INV_X1)                         0.04       0.34 r
  branch_q_reg/D (DFFR_X1)                 0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U431/ZN (AOI22_X1)                       0.04       0.30 f
  U430/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_0_/D (DFFR_X1)                0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U409/ZN (AOI22_X1)                       0.04       0.30 f
  U408/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_1_/D (DFFR_X1)                0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U387/ZN (AOI22_X1)                       0.04       0.30 f
  U386/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_2_/D (DFFR_X1)                0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U381/ZN (AOI22_X1)                       0.04       0.30 f
  U380/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_3_/D (DFFR_X1)                0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U518/Z (BUF_X4)                          0.07       0.26 r
  U429/ZN (AOI22_X1)                       0.04       0.30 f
  U428/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_10_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U427/ZN (AOI22_X1)                       0.04       0.30 f
  U426/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_11_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U425/ZN (AOI22_X1)                       0.04       0.30 f
  U424/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_12_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U423/ZN (AOI22_X1)                       0.04       0.30 f
  U422/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_13_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U421/ZN (AOI22_X1)                       0.04       0.30 f
  U420/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_14_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U419/ZN (AOI22_X1)                       0.04       0.30 f
  U418/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_15_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U417/ZN (AOI22_X1)                       0.04       0.30 f
  U416/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_16_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U415/ZN (AOI22_X1)                       0.04       0.30 f
  U414/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_17_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U413/ZN (AOI22_X1)                       0.04       0.30 f
  U412/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_18_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U411/ZN (AOI22_X1)                       0.04       0.30 f
  U410/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_19_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U407/ZN (AOI22_X1)                       0.04       0.30 f
  U406/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_20_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U520/Z (BUF_X4)                          0.07       0.26 r
  U405/ZN (AOI22_X1)                       0.04       0.30 f
  U404/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_21_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U403/ZN (AOI22_X1)                       0.04       0.30 f
  U402/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_22_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U401/ZN (AOI22_X1)                       0.04       0.30 f
  U400/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_23_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U399/ZN (AOI22_X1)                       0.04       0.30 f
  U398/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_24_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U397/ZN (AOI22_X1)                       0.04       0.30 f
  U396/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_25_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U395/ZN (AOI22_X1)                       0.04       0.30 f
  U394/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_26_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U393/ZN (AOI22_X1)                       0.04       0.30 f
  U392/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_27_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U391/ZN (AOI22_X1)                       0.04       0.30 f
  U390/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_28_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U389/ZN (AOI22_X1)                       0.04       0.30 f
  U388/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_29_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U385/ZN (AOI22_X1)                       0.04       0.30 f
  U384/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_30_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U522/Z (BUF_X4)                          0.07       0.26 r
  U383/ZN (AOI22_X1)                       0.04       0.30 f
  U382/ZN (INV_X1)                         0.04       0.34 r
  busA_q_reg_31_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U281/ZN (AOI22_X1)                       0.04       0.30 f
  U280/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_1_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U253/ZN (AOI22_X1)                       0.04       0.30 f
  U252/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_3_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U287/ZN (AOI22_X1)                       0.04       0.30 f
  U286/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_17_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U283/ZN (AOI22_X1)                       0.04       0.30 f
  U282/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_19_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U279/ZN (AOI22_X1)                       0.04       0.30 f
  U278/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_20_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U277/ZN (AOI22_X1)                       0.04       0.30 f
  U276/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_21_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U275/ZN (AOI22_X1)                       0.04       0.30 f
  U274/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_22_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U273/ZN (AOI22_X1)                       0.04       0.30 f
  U272/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_23_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U271/ZN (AOI22_X1)                       0.04       0.30 f
  U270/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_24_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U269/ZN (AOI22_X1)                       0.04       0.30 f
  U268/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_25_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U267/ZN (AOI22_X1)                       0.04       0.30 f
  U266/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_26_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U265/ZN (AOI22_X1)                       0.04       0.30 f
  U264/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_27_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U506/Z (BUF_X4)                          0.07       0.26 r
  U255/ZN (AOI22_X1)                       0.04       0.30 f
  U254/ZN (INV_X1)                         0.04       0.34 r
  busFP_q_reg_31_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U187/ZN (AOI22_X1)                       0.04       0.30 f
  U186/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_2_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U181/ZN (AOI22_X1)                       0.04       0.30 f
  U180/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_3_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U179/ZN (AOI22_X1)                       0.04       0.30 f
  U178/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_4_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U177/ZN (AOI22_X1)                       0.04       0.30 f
  U176/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_5_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U175/ZN (AOI22_X1)                       0.04       0.30 f
  U174/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_6_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U173/ZN (AOI22_X1)                       0.04       0.30 f
  U172/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_7_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U171/ZN (AOI22_X1)                       0.04       0.30 f
  U170/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_8_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U169/ZN (AOI22_X1)                       0.04       0.30 f
  U168/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_9_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U215/ZN (AOI22_X1)                       0.04       0.30 f
  U214/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_17_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U205/ZN (AOI22_X1)                       0.04       0.30 f
  U204/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_21_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U203/ZN (AOI22_X1)                       0.04       0.30 f
  U202/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_22_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U201/ZN (AOI22_X1)                       0.04       0.30 f
  U200/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_23_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U199/ZN (AOI22_X1)                       0.04       0.30 f
  U198/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_24_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U197/ZN (AOI22_X1)                       0.04       0.30 f
  U196/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_25_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U195/ZN (AOI22_X1)                       0.04       0.30 f
  U194/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_26_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U193/ZN (AOI22_X1)                       0.04       0.30 f
  U192/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_27_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U191/ZN (AOI22_X1)                       0.04       0.30 f
  U190/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_28_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U189/ZN (AOI22_X1)                       0.04       0.30 f
  U188/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_29_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U509/Z (BUF_X4)                          0.07       0.26 r
  U185/ZN (AOI22_X1)                       0.04       0.30 f
  U184/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_30_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U183/ZN (AOI22_X1)                       0.04       0.30 f
  U182/ZN (INV_X1)                         0.04       0.34 r
  imm32_q_reg_31_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U167/ZN (AOI22_X1)                       0.04       0.30 f
  U166/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U123/ZN (AOI22_X1)                       0.04       0.30 f
  U122/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U117/ZN (AOI22_X1)                       0.04       0.30 f
  U116/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U115/ZN (AOI22_X1)                       0.04       0.30 f
  U114/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U165/ZN (AOI22_X1)                       0.04       0.30 f
  U164/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U163/ZN (AOI22_X1)                       0.04       0.30 f
  U162/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U524/Z (BUF_X4)                          0.07       0.26 r
  U161/ZN (AOI22_X1)                       0.04       0.30 f
  U160/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U135/ZN (AOI22_X1)                       0.04       0.30 f
  U134/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U133/ZN (AOI22_X1)                       0.04       0.30 f
  U132/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U131/ZN (AOI22_X1)                       0.04       0.30 f
  U130/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U129/ZN (AOI22_X1)                       0.04       0.30 f
  U128/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U127/ZN (AOI22_X1)                       0.04       0.30 f
  U126/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U125/ZN (AOI22_X1)                       0.04       0.30 f
  U124/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U121/ZN (AOI22_X1)                       0.04       0.30 f
  U120/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U528/Z (BUF_X4)                          0.07       0.26 r
  U119/ZN (AOI22_X1)                       0.04       0.30 f
  U118/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U8/ZN (AOI22_X1)                         0.04       0.30 f
  U7/ZN (INV_X1)                           0.04       0.34 r
  regDst_q_reg/D (DFFR_X1)                 0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U6/ZN (AOI22_X1)                         0.04       0.30 f
  U5/ZN (INV_X1)                           0.04       0.34 r
  regWr_q_reg/D (DFFR_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U555/Z (BUF_X4)                          0.06       0.19 r
  U535/Z (BUF_X4)                          0.07       0.26 r
  U4/ZN (AOI22_X1)                         0.04       0.30 f
  U3/ZN (INV_X1)                           0.04       0.34 r
  valid_q_reg/D (DFFR_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U475/ZN (AOI22_X1)                       0.09       0.30 r
  U474/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_1_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U453/ZN (AOI22_X1)                       0.09       0.30 r
  U452/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_2_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U495/ZN (AOI22_X1)                       0.09       0.30 r
  U494/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_10_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U473/ZN (AOI22_X1)                       0.09       0.30 r
  U472/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_20_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U471/ZN (AOI22_X1)                       0.09       0.30 r
  U470/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_21_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U469/ZN (AOI22_X1)                       0.09       0.30 r
  U468/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_22_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U467/ZN (AOI22_X1)                       0.09       0.30 r
  U466/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_23_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U465/ZN (AOI22_X1)                       0.09       0.30 r
  U464/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_24_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U463/ZN (AOI22_X1)                       0.09       0.30 r
  U462/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_25_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U461/ZN (AOI22_X1)                       0.09       0.30 r
  U460/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_26_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U459/ZN (AOI22_X1)                       0.09       0.30 r
  U458/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_27_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U457/ZN (AOI22_X1)                       0.09       0.30 r
  U456/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_28_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U502/Z (BUF_X4)                          0.07       0.21 f
  U455/ZN (AOI22_X1)                       0.09       0.30 r
  U454/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_29_/D (DFFR_X1)             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U379/ZN (AOI22_X1)                       0.09       0.30 r
  U378/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_4_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U377/ZN (AOI22_X1)                       0.09       0.30 r
  U376/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_5_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U375/ZN (AOI22_X1)                       0.09       0.30 r
  U374/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_6_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U373/ZN (AOI22_X1)                       0.09       0.30 r
  U372/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_7_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U371/ZN (AOI22_X1)                       0.09       0.30 r
  U370/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_8_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U369/ZN (AOI22_X1)                       0.09       0.30 r
  U368/ZN (INV_X1)                         0.03       0.33 f
  busA_q_reg_9_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U367/ZN (AOI22_X1)                       0.09       0.30 r
  U366/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_0_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U345/ZN (AOI22_X1)                       0.09       0.30 r
  U344/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_1_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U323/ZN (AOI22_X1)                       0.09       0.30 r
  U322/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_2_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U317/ZN (AOI22_X1)                       0.09       0.30 r
  U316/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_3_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U315/ZN (AOI22_X1)                       0.09       0.30 r
  U314/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_4_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U313/ZN (AOI22_X1)                       0.09       0.30 r
  U312/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_5_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U311/ZN (AOI22_X1)                       0.09       0.30 r
  U310/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_6_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U309/ZN (AOI22_X1)                       0.09       0.30 r
  U308/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_7_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U307/ZN (AOI22_X1)                       0.09       0.30 r
  U306/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_8_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U305/ZN (AOI22_X1)                       0.09       0.30 r
  U304/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_9_/D (DFFR_X1)                0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U365/ZN (AOI22_X1)                       0.09       0.30 r
  U364/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_10_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U363/ZN (AOI22_X1)                       0.09       0.30 r
  U362/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_11_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U361/ZN (AOI22_X1)                       0.09       0.30 r
  U360/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_12_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U516/Z (BUF_X4)                          0.07       0.21 f
  U359/ZN (AOI22_X1)                       0.09       0.30 r
  U358/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_13_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U357/ZN (AOI22_X1)                       0.09       0.30 r
  U356/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_14_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U355/ZN (AOI22_X1)                       0.09       0.30 r
  U354/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_15_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U353/ZN (AOI22_X1)                       0.09       0.30 r
  U352/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_16_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U351/ZN (AOI22_X1)                       0.09       0.30 r
  U350/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_17_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U349/ZN (AOI22_X1)                       0.09       0.30 r
  U348/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_18_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U347/ZN (AOI22_X1)                       0.09       0.30 r
  U346/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_19_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U343/ZN (AOI22_X1)                       0.09       0.30 r
  U342/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_20_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U341/ZN (AOI22_X1)                       0.09       0.30 r
  U340/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_21_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U339/ZN (AOI22_X1)                       0.09       0.30 r
  U338/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_22_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U337/ZN (AOI22_X1)                       0.09       0.30 r
  U336/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_23_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U512/Z (BUF_X4)                          0.07       0.21 f
  U335/ZN (AOI22_X1)                       0.09       0.30 r
  U334/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_24_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U333/ZN (AOI22_X1)                       0.09       0.30 r
  U332/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_25_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U331/ZN (AOI22_X1)                       0.09       0.30 r
  U330/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_26_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U329/ZN (AOI22_X1)                       0.09       0.30 r
  U328/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_27_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U327/ZN (AOI22_X1)                       0.09       0.30 r
  U326/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_28_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U325/ZN (AOI22_X1)                       0.09       0.30 r
  U324/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_29_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U321/ZN (AOI22_X1)                       0.09       0.30 r
  U320/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_30_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U514/Z (BUF_X4)                          0.07       0.21 f
  U319/ZN (AOI22_X1)                       0.09       0.30 r
  U318/ZN (INV_X1)                         0.03       0.33 f
  busB_q_reg_31_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U303/ZN (AOI22_X1)                       0.09       0.30 r
  U302/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_0_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U301/ZN (AOI22_X1)                       0.09       0.30 r
  U300/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_10_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U299/ZN (AOI22_X1)                       0.09       0.30 r
  U298/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_11_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U297/ZN (AOI22_X1)                       0.09       0.30 r
  U296/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_12_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U295/ZN (AOI22_X1)                       0.09       0.30 r
  U294/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_13_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U293/ZN (AOI22_X1)                       0.09       0.30 r
  U292/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_14_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U291/ZN (AOI22_X1)                       0.09       0.30 r
  U290/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_15_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U289/ZN (AOI22_X1)                       0.09       0.30 r
  U288/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_16_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U511/Z (BUF_X4)                          0.07       0.21 f
  U285/ZN (AOI22_X1)                       0.09       0.30 r
  U284/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_18_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U233/ZN (AOI22_X1)                       0.09       0.30 r
  U232/ZN (INV_X1)                         0.03       0.33 f
  fp_q_reg/D (DFFR_X1)                     0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U209/ZN (AOI22_X1)                       0.09       0.30 r
  U208/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_1_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U229/ZN (AOI22_X1)                       0.09       0.30 r
  U228/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_10_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U227/ZN (AOI22_X1)                       0.09       0.30 r
  U226/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_11_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U225/ZN (AOI22_X1)                       0.09       0.30 r
  U224/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_12_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U223/ZN (AOI22_X1)                       0.09       0.30 r
  U222/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_13_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U221/ZN (AOI22_X1)                       0.09       0.30 r
  U220/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_14_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U219/ZN (AOI22_X1)                       0.09       0.30 r
  U218/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_15_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U217/ZN (AOI22_X1)                       0.09       0.30 r
  U216/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_16_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U213/ZN (AOI22_X1)                       0.09       0.30 r
  U212/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_18_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U211/ZN (AOI22_X1)                       0.09       0.30 r
  U210/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_19_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U507/Z (BUF_X4)                          0.07       0.21 f
  U207/ZN (AOI22_X1)                       0.09       0.30 r
  U206/ZN (INV_X1)                         0.03       0.33 f
  imm32_q_reg_20_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U145/ZN (AOI22_X1)                       0.09       0.30 r
  U144/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U159/ZN (AOI22_X1)                       0.09       0.30 r
  U158/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U157/ZN (AOI22_X1)                       0.09       0.30 r
  U156/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U155/ZN (AOI22_X1)                       0.09       0.30 r
  U154/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U153/ZN (AOI22_X1)                       0.09       0.30 r
  U152/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U151/ZN (AOI22_X1)                       0.09       0.30 r
  U150/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U149/ZN (AOI22_X1)                       0.09       0.30 r
  U148/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U147/ZN (AOI22_X1)                       0.09       0.30 r
  U146/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U143/ZN (AOI22_X1)                       0.09       0.30 r
  U142/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U141/ZN (AOI22_X1)                       0.09       0.30 r
  U140/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U139/ZN (AOI22_X1)                       0.09       0.30 r
  U138/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.05       0.05 r
  U498/ZN (INV_X1)                         0.04       0.09 f
  U554/Z (BUF_X4)                          0.06       0.15 f
  U526/Z (BUF_X4)                          0.07       0.21 f
  U137/ZN (AOI22_X1)                       0.09       0.30 r
  U136/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.22 f
  U259/ZN (AOI22_X1)                       0.09       0.30 r
  U258/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_2_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.22 f
  U263/ZN (AOI22_X1)                       0.09       0.30 r
  U262/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_28_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.22 f
  U261/ZN (AOI22_X1)                       0.09       0.30 r
  U260/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_29_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busFP_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U501/ZN (NAND2_X1)                       0.02       0.02 f
  U499/ZN (OAI21_X1)                       0.05       0.07 r
  U498/ZN (INV_X1)                         0.04       0.11 f
  U556/Z (BUF_X4)                          0.06       0.16 f
  U505/Z (BUF_X4)                          0.05       0.22 f
  U257/ZN (AOI22_X1)                       0.09       0.30 r
  U256/ZN (INV_X1)                         0.03       0.33 f
  busFP_q_reg_30_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U113/ZN (AOI22_X1)                       0.09       0.30 r
  U112/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U111/ZN (AOI22_X1)                       0.09       0.30 r
  U110/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U109/ZN (AOI22_X1)                       0.09       0.30 r
  U108/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U107/ZN (AOI22_X1)                       0.09       0.30 r
  U106/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U105/ZN (AOI22_X1)                       0.09       0.30 r
  U104/ZN (INV_X1)                         0.03       0.33 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U80/ZN (AOI22_X1)                        0.09       0.30 r
  U79/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U52/ZN (AOI22_X1)                        0.09       0.30 r
  U51/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U48/ZN (AOI22_X1)                        0.09       0.30 r
  U47/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U46/ZN (AOI22_X1)                        0.09       0.30 r
  U45/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U44/ZN (AOI22_X1)                        0.09       0.30 r
  U43/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U42/ZN (AOI22_X1)                        0.09       0.30 r
  U41/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U40/ZN (AOI22_X1)                        0.09       0.30 r
  U39/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U100/ZN (AOI22_X1)                       0.09       0.30 r
  U99/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U98/ZN (AOI22_X1)                        0.09       0.30 r
  U97/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U96/ZN (AOI22_X1)                        0.09       0.30 r
  U95/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U94/ZN (AOI22_X1)                        0.09       0.30 r
  U93/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U92/ZN (AOI22_X1)                        0.09       0.30 r
  U91/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U90/ZN (AOI22_X1)                        0.09       0.30 r
  U89/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U88/ZN (AOI22_X1)                        0.09       0.30 r
  U87/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U86/ZN (AOI22_X1)                        0.09       0.30 r
  U85/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U84/ZN (AOI22_X1)                        0.09       0.30 r
  U83/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U82/ZN (AOI22_X1)                        0.09       0.30 r
  U81/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U78/ZN (AOI22_X1)                        0.09       0.30 r
  U77/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U76/ZN (AOI22_X1)                        0.09       0.30 r
  U75/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U74/ZN (AOI22_X1)                        0.09       0.30 r
  U73/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U72/ZN (AOI22_X1)                        0.09       0.30 r
  U71/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U70/ZN (AOI22_X1)                        0.09       0.30 r
  U69/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U68/ZN (AOI22_X1)                        0.09       0.30 r
  U67/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U66/ZN (AOI22_X1)                        0.09       0.30 r
  U65/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U64/ZN (AOI22_X1)                        0.09       0.30 r
  U63/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U62/ZN (AOI22_X1)                        0.09       0.30 r
  U61/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U60/ZN (AOI22_X1)                        0.09       0.30 r
  U59/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U56/ZN (AOI22_X1)                        0.09       0.30 r
  U55/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U54/ZN (AOI22_X1)                        0.09       0.30 r
  U53/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U38/ZN (AOI22_X1)                        0.09       0.30 r
  U37/ZN (INV_X1)                          0.03       0.33 f
  isZero_q_reg/D (DFFR_X1)                 0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U36/ZN (AOI22_X1)                        0.09       0.30 r
  U35/ZN (INV_X1)                          0.03       0.33 f
  jr_q_reg/D (DFFR_X1)                     0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U34/ZN (AOI22_X1)                        0.09       0.30 r
  U33/ZN (INV_X1)                          0.03       0.33 f
  jump_q_reg/D (DFFR_X1)                   0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U32/ZN (AOI22_X1)                        0.09       0.30 r
  U31/ZN (INV_X1)                          0.03       0.33 f
  link_q_reg/D (DFFR_X1)                   0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U30/ZN (AOI22_X1)                        0.09       0.30 r
  U29/ZN (INV_X1)                          0.03       0.33 f
  memRd_q_reg/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U28/ZN (AOI22_X1)                        0.09       0.30 r
  U27/ZN (INV_X1)                          0.03       0.33 f
  memWrData_sel_q_reg_0_/D (DFFR_X1)       0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U26/ZN (AOI22_X1)                        0.09       0.30 r
  U25/ZN (INV_X1)                          0.03       0.33 f
  memWrData_sel_q_reg_1_/D (DFFR_X1)       0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U24/ZN (AOI22_X1)                        0.09       0.30 r
  U23/ZN (INV_X1)                          0.03       0.33 f
  memWr_q_reg/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U20/ZN (AOI22_X1)                        0.09       0.30 r
  U19/ZN (INV_X1)                          0.03       0.33 f
  op0_q_reg/D (DFFR_X1)                    0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U18/ZN (AOI22_X1)                        0.09       0.30 r
  U17/ZN (INV_X1)                          0.03       0.33 f
  rd_q_reg_0_/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U16/ZN (AOI22_X1)                        0.09       0.30 r
  U15/ZN (INV_X1)                          0.03       0.33 f
  rd_q_reg_1_/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U549/Z (BUF_X4)                          0.08       0.21 f
  U14/ZN (AOI22_X1)                        0.09       0.30 r
  U13/ZN (INV_X1)                          0.03       0.33 f
  rd_q_reg_2_/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U548/Z (BUF_X4)                          0.08       0.21 f
  U12/ZN (AOI22_X1)                        0.09       0.30 r
  U11/ZN (INV_X1)                          0.03       0.33 f
  rd_q_reg_3_/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U499/ZN (OAI21_X1)                       0.04       0.04 r
  U498/ZN (INV_X1)                         0.04       0.08 f
  U556/Z (BUF_X4)                          0.06       0.13 f
  U547/Z (BUF_X4)                          0.08       0.21 f
  U10/ZN (AOI22_X1)                        0.09       0.30 r
  U9/ZN (INV_X1)                           0.03       0.33 f
  rd_q_reg_4_/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U554/Z (BUF_X4)                          0.06       0.18 r
  U502/Z (BUF_X4)                          0.07       0.26 r
  U475/ZN (AOI22_X1)                       0.04       0.30 f
  U474/ZN (INV_X1)                         0.04       0.33 r
  aluRes_q_reg_1_/D (DFFR_X1)              0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U554/Z (BUF_X4)                          0.06       0.18 r
  U502/Z (BUF_X4)                          0.07       0.26 r
  U453/ZN (AOI22_X1)                       0.04       0.30 f
  U452/ZN (INV_X1)                         0.04       0.33 r
  aluRes_q_reg_2_/D (DFFR_X1)              0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U554/Z (BUF_X4)                          0.06       0.18 r
  U516/Z (BUF_X4)                          0.07       0.26 r
  U495/ZN (AOI22_X1)                       0.04       0.30 f
  U494/ZN (INV_X1)                         0.04       0.33 r
  aluRes_q_reg_10_/D (DFFR_X1)             0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U554/Z (BUF_X4)                          0.06       0.18 r
  U502/Z (BUF_X4)                          0.07       0.26 r
  U473/ZN (AOI22_X1)                       0.04       0.30 f
  U472/ZN (INV_X1)                         0.04       0.33 r
  aluRes_q_reg_20_/D (DFFR_X1)             0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U554/Z (BUF_X4)                          0.06       0.18 r
  U502/Z (BUF_X4)                          0.07       0.26 r
  U471/ZN (AOI22_X1)                       0.04       0.30 f
  U470/ZN (INV_X1)                         0.04       0.33 r
  aluRes_q_reg_21_/D (DFFR_X1)             0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U554/Z (BUF_X4)                          0.06       0.18 r
  U502/Z (BUF_X4)                          0.07       0.26 r
  U469/ZN (AOI22_X1)                       0.04       0.30 f
  U468/ZN (INV_X1)                         0.04       0.33 r
  aluRes_q_reg_22_/D (DFFR_X1)             0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U554/Z (BUF_X4)                          0.06       0.18 r
  U502/Z (BUF_X4)                          0.07       0.26 r
  U467/ZN (AOI22_X1)                       0.04       0.30 f
  U466/ZN (INV_X1)                         0.04       0.33 r
  aluRes_q_reg_23_/D (DFFR_X1)             0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U501/ZN (NAND2_X1)                       0.04       0.04 r
  U499/ZN (OAI21_X1)                       0.04       0.08 f
  U498/ZN (INV_X1)                         0.05       0.13 r
  U554/Z (BUF_X4)                          0.06       0.18 r
  U502/Z (BUF_X4)                          0.07       0.26 r
  U465/ZN (AOI22_X1)                       0.04       0.30 f
  U464/ZN (INV_X1)                         0.04       0.33 r
  aluRes_q_reg_24_/D (DFFR_X1)             0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: aluRes_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_0_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_0_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[0] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_1_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[1] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_2_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[2] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_3_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[3] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_4_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[4] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_5_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[5] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_6_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[6] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_7_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[7] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_8_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[8] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_9_/Q (DFFR_X1)              0.18       0.18 f
  aluRes_q[9] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_10_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[10] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_11_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[11] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_12_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[12] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_13_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[13] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_14_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[14] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_15_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[15] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_16_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[16] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_17_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[17] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_18_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[18] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_19_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[19] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_20_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[20] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_21_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[21] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_22_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[22] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_23_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[23] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_24_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[24] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_25_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_25_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[25] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_26_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_26_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[26] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_27_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_27_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[27] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_28_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_28_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[28] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_29_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_29_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[29] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_30_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[30] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluRes_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_31_/Q (DFFR_X1)             0.18       0.18 f
  aluRes_q[31] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: branch_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  branch_q_reg/CK (DFFR_X1)                0.00       0.00 r
  branch_q_reg/Q (DFFR_X1)                 0.18       0.18 f
  branch_q (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_0_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[0] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_1_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[1] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_2_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[2] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_3_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[3] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_4_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_4_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[4] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_5_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_5_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[5] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_6_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_6_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[6] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_7_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_7_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[7] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_8_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_8_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[8] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_9_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_9_/Q (DFFR_X1)                0.18       0.18 f
  busA_q[9] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_10_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[10] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_11_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[11] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_12_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[12] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_13_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[13] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_14_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[14] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_15_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[15] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_16_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[16] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_17_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[17] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_18_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[18] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_19_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[19] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_20_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[20] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_21_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[21] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_22_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[22] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_23_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[23] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_24_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[24] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_25_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[25] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_26_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[26] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_27_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[27] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_28_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[28] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_29_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[29] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_30_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[30] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_31_/Q (DFFR_X1)               0.18       0.18 f
  busA_q[31] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_0_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_0_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[0] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_1_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_1_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[1] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_2_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_2_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[2] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_3_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_3_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[3] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_4_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_4_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[4] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_5_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_5_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[5] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_6_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_6_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[6] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_7_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_7_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[7] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_8_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_8_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[8] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_9_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_9_/Q (DFFR_X1)                0.18       0.18 f
  busB_q[9] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_10_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_10_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[10] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_11_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_11_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[11] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_12_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_12_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[12] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_13_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_13_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[13] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_14_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_14_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[14] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_15_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_15_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[15] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_16_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_16_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[16] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_17_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_17_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[17] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_18_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_18_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[18] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_19_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_19_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[19] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_20_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_20_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[20] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_21_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_21_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[21] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_22_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_22_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[22] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_23_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_23_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[23] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_24_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_24_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[24] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_25_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_25_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[25] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_26_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_26_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[26] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_27_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_27_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[27] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_28_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_28_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[28] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_29_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_29_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[29] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_30_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_30_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[30] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_31_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_31_/Q (DFFR_X1)               0.18       0.18 f
  busB_q[31] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_0_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[0] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_2_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[2] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[3] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_4_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[4] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[5] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[6] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[7] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[8] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  busFP_q[9] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[10] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[11] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[12] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[13] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[14] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[15] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[16] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[17] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[18] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[19] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[20] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[21] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[22] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[23] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[24] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[25] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[26] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[27] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[28] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[29] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[30] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busFP_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  busFP_q[31] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fp_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fp_q_reg/CK (DFFR_X1)                    0.00       0.00 r
  fp_q_reg/Q (DFFR_X1)                     0.18       0.18 f
  fp_q (out)                               0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_0_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[0] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_2_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[2] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[3] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_4_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[4] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[5] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[6] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[7] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[8] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  imm32_q[9] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[10] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[11] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[12] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[13] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[14] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[15] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[16] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[17] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[18] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[19] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[20] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[21] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[22] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[23] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[24] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[25] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[26] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[27] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[28] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[29] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[30] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: imm32_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  imm32_q[31] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_0_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[0] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_2_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[2] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[3] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_4_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[4] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[5] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[6] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[7] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[8] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[9] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[10] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[11] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[12] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[13] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[14] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[15] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[16] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[17] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[18] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[19] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[20] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[21] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[22] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[23] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[24] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[25] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[26] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[27] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[28] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[29] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[30] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[31] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[3] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[5] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[6] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[7] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[8] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[9] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[10] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[11] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[12] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[13] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[14] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[15] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[16] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[17] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[18] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[19] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[20] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[21] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[22] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[23] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[24] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[25] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[26] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[27] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[28] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[29] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[30] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[31] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: isZero_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  isZero_q_reg/CK (DFFR_X1)                0.00       0.00 r
  isZero_q_reg/Q (DFFR_X1)                 0.18       0.18 f
  isZero_q (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jr_q_reg/CK (DFFR_X1)                    0.00       0.00 r
  jr_q_reg/Q (DFFR_X1)                     0.18       0.18 f
  jr_q (out)                               0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jump_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jump_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  jump_q_reg/Q (DFFR_X1)                   0.18       0.18 f
  jump_q (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  link_q_reg/Q (DFFR_X1)                   0.18       0.18 f
  link_q (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memRd_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  memRd_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: memWrData_sel_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg_0_/Q (DFFR_X1)       0.18       0.18 f
  memWrData_sel_q[0] (out)                 0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: memWrData_sel_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg_1_/Q (DFFR_X1)       0.18       0.18 f
  memWrData_sel_q[1] (out)                 0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: memWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  memWr_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: op0_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  op0_q_reg/CK (DFFR_X1)                   0.00       0.00 r
  op0_q_reg/Q (DFFR_X1)                    0.18       0.18 f
  op0_q (out)                              0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rd_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_0_/Q (DFFR_X1)                  0.18       0.18 f
  rd_q[0] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rd_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_1_/Q (DFFR_X1)                  0.18       0.18 f
  rd_q[1] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rd_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_2_/Q (DFFR_X1)                  0.18       0.18 f
  rd_q[2] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rd_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_3_/Q (DFFR_X1)                  0.18       0.18 f
  rd_q[3] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rd_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_4_/Q (DFFR_X1)                  0.18       0.18 f
  rd_q[4] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: regDst_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regDst_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regDst_q_reg/CK (DFFR_X1)                0.00       0.00 r
  regDst_q_reg/Q (DFFR_X1)                 0.18       0.18 f
  regDst_q (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  regWr_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  valid_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.17       0.17 f
  instr_q[0] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.17       0.17 f
  instr_q[2] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.17       0.17 f
  instr_q[4] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: not_trap_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: not_trap_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       0.00 r
  not_trap_q_reg/Q (DFFS_X1)               0.17       0.17 f
  not_trap_q (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: dSize_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_0_/Q (DFF_X1)                0.16       0.16 f
  dSize_q[0] (out)                         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: dSize_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_1_/Q (DFF_X1)                0.16       0.16 f
  dSize_q[1] (out)                         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_0_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_0_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[0] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_1_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[1] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_2_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[2] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_3_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[3] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_4_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[4] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_5_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[5] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_6_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[6] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_7_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[7] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_8_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[8] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_9_/Q (DFFR_X1)              0.10       0.10 r
  aluRes_q[9] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_10_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[10] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_11_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[11] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_12_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[12] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_13_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[13] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_14_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[14] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_15_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[15] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_16_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[16] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_17_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[17] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_18_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[18] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_19_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[19] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_20_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[20] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_21_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[21] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_22_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[22] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_23_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[23] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_24_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[24] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_25_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_25_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[25] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_26_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_26_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[26] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_27_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_27_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[27] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_28_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_28_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[28] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_29_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_29_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[29] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_30_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[30] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: aluRes_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_31_/Q (DFFR_X1)             0.10       0.10 r
  aluRes_q[31] (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: branch_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  branch_q_reg/CK (DFFR_X1)                0.00       0.00 r
  branch_q_reg/Q (DFFR_X1)                 0.10       0.10 r
  branch_q (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_0_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[0] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_1_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[1] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_2_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[2] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_3_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[3] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_4_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_4_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[4] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_5_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_5_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[5] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_6_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_6_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[6] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_7_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_7_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[7] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_8_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_8_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[8] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_9_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_9_/Q (DFFR_X1)                0.10       0.10 r
  busA_q[9] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_10_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[10] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_11_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[11] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_12_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[12] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_13_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[13] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_14_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[14] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_15_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[15] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_16_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[16] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_17_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[17] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_18_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[18] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_19_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[19] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_20_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[20] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_21_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[21] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_22_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[22] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_23_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[23] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_24_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[24] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_25_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[25] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_26_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[26] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_27_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[27] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_28_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[28] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_29_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[29] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_30_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[30] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busA_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_31_/Q (DFFR_X1)               0.10       0.10 r
  busA_q[31] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_0_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_0_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[0] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_1_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_1_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[1] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_2_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_2_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[2] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_3_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_3_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[3] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_4_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_4_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[4] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_5_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_5_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[5] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_6_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_6_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[6] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_7_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_7_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[7] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_8_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_8_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[8] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_9_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_9_/Q (DFFR_X1)                0.10       0.10 r
  busB_q[9] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_10_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_10_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[10] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_11_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_11_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[11] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_12_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_12_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[12] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_13_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_13_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[13] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_14_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_14_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[14] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_15_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_15_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[15] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_16_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_16_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[16] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_17_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_17_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[17] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_18_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_18_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[18] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_19_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_19_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[19] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_20_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_20_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[20] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_21_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_21_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[21] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_22_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_22_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[22] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_23_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_23_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[23] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_24_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_24_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[24] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_25_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_25_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[25] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_26_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_26_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[26] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_27_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_27_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[27] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_28_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_28_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[28] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_29_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_29_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[29] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_30_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_30_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[30] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busB_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_31_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_31_/Q (DFFR_X1)               0.10       0.10 r
  busB_q[31] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_0_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[0] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[1] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_2_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[2] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[3] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_4_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[4] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[5] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[6] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[7] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[8] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  busFP_q[9] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[10] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[11] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[12] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[13] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[14] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[15] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[16] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[17] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[18] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[19] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[20] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[21] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[22] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[23] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[24] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[25] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[26] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[27] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[28] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[29] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[30] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: busFP_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  busFP_q[31] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fp_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fp_q_reg/CK (DFFR_X1)                    0.00       0.00 r
  fp_q_reg/Q (DFFR_X1)                     0.10       0.10 r
  fp_q (out)                               0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_0_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[0] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[1] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_2_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[2] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[3] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_4_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[4] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[5] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[6] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[7] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[8] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  imm32_q[9] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[10] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[11] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[12] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[13] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[14] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[15] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[16] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[17] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[18] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[19] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[20] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[21] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[22] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[23] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[24] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[25] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[26] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[27] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[28] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[29] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[30] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: imm32_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  imm32_q[31] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_0_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[0] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[1] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_2_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[2] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[3] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_4_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[4] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[5] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[6] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[7] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[8] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[9] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[10] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[11] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[12] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[13] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[14] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[15] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[16] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[17] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[18] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[19] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[20] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[21] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[22] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[23] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[24] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[25] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[26] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[27] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[28] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[29] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[30] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[31] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[1] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[3] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[5] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[6] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[7] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[8] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[9] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[10] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[11] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[12] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[13] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[14] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[15] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[16] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[17] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[18] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[19] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[20] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[21] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[22] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[23] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[24] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[25] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[26] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[27] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[28] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[29] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[30] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[31] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: isZero_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  isZero_q_reg/CK (DFFR_X1)                0.00       0.00 r
  isZero_q_reg/Q (DFFR_X1)                 0.10       0.10 r
  isZero_q (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jr_q_reg/CK (DFFR_X1)                    0.00       0.00 r
  jr_q_reg/Q (DFFR_X1)                     0.10       0.10 r
  jr_q (out)                               0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jump_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jump_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  jump_q_reg/Q (DFFR_X1)                   0.10       0.10 r
  jump_q (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  link_q_reg/Q (DFFR_X1)                   0.10       0.10 r
  link_q (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memRd_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  memRd_q (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: memWrData_sel_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg_0_/Q (DFFR_X1)       0.10       0.10 r
  memWrData_sel_q[0] (out)                 0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: memWrData_sel_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg_1_/Q (DFFR_X1)       0.10       0.10 r
  memWrData_sel_q[1] (out)                 0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: memWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memWr_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  memWr_q (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: op0_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  op0_q_reg/CK (DFFR_X1)                   0.00       0.00 r
  op0_q_reg/Q (DFFR_X1)                    0.10       0.10 r
  op0_q (out)                              0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_0_/Q (DFFR_X1)                  0.10       0.10 r
  rd_q[0] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_1_/Q (DFFR_X1)                  0.10       0.10 r
  rd_q[1] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_2_/Q (DFFR_X1)                  0.10       0.10 r
  rd_q[2] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_3_/Q (DFFR_X1)                  0.10       0.10 r
  rd_q[3] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_4_/Q (DFFR_X1)                  0.10       0.10 r
  rd_q[4] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: regDst_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regDst_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regDst_q_reg/CK (DFFR_X1)                0.00       0.00 r
  regDst_q_reg/Q (DFFR_X1)                 0.10       0.10 r
  regDst_q (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  regWr_q (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  valid_q (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.09       0.09 r
  instr_q[0] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.09       0.09 r
  instr_q[2] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.09       0.09 r
  instr_q[4] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: not_trap_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: not_trap_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       0.00 r
  not_trap_q_reg/Q (DFFS_X1)               0.09       0.09 r
  not_trap_q (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: dSize_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_0_/Q (DFF_X1)                0.09       0.09 r
  dSize_q[0] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: dSize_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_1_/Q (DFF_X1)                0.09       0.09 r
  dSize_q[1] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.17       0.17 f
  U102/ZN (AOI221_X1)                      0.11       0.28 r
  U101/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.17       0.17 f
  U58/ZN (AOI221_X1)                       0.11       0.28 r
  U57/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.17       0.17 f
  U50/ZN (AOI221_X1)                       0.11       0.28 r
  U49/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: not_trap_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       0.00 r
  not_trap_q_reg/Q (DFFS_X1)               0.17       0.17 f
  U22/ZN (AOI221_X1)                       0.11       0.28 r
  U21/ZN (INV_X1)                          0.03       0.31 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: incPC_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  U113/ZN (AOI22_X1)                       0.08       0.25 r
  U112/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  U111/ZN (AOI22_X1)                       0.08       0.25 r
  U110/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  U109/ZN (AOI22_X1)                       0.08       0.25 r
  U108/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  U107/ZN (AOI22_X1)                       0.08       0.25 r
  U106/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  U105/ZN (AOI22_X1)                       0.08       0.25 r
  U104/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  U80/ZN (AOI22_X1)                        0.08       0.25 r
  U79/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  U52/ZN (AOI22_X1)                        0.08       0.25 r
  U51/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  U48/ZN (AOI22_X1)                        0.08       0.25 r
  U47/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  U46/ZN (AOI22_X1)                        0.08       0.25 r
  U45/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  U44/ZN (AOI22_X1)                        0.08       0.25 r
  U43/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  U42/ZN (AOI22_X1)                        0.08       0.25 r
  U41/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  U40/ZN (AOI22_X1)                        0.08       0.25 r
  U39/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  U100/ZN (AOI22_X1)                       0.08       0.25 r
  U99/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  U98/ZN (AOI22_X1)                        0.08       0.25 r
  U97/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  U96/ZN (AOI22_X1)                        0.08       0.25 r
  U95/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  U94/ZN (AOI22_X1)                        0.08       0.25 r
  U93/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  U92/ZN (AOI22_X1)                        0.08       0.25 r
  U91/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  U90/ZN (AOI22_X1)                        0.08       0.25 r
  U89/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  U88/ZN (AOI22_X1)                        0.08       0.25 r
  U87/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  U86/ZN (AOI22_X1)                        0.08       0.25 r
  U85/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  U84/ZN (AOI22_X1)                        0.08       0.25 r
  U83/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  U82/ZN (AOI22_X1)                        0.08       0.25 r
  U81/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  U78/ZN (AOI22_X1)                        0.08       0.25 r
  U77/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  U76/ZN (AOI22_X1)                        0.08       0.25 r
  U75/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  U74/ZN (AOI22_X1)                        0.08       0.25 r
  U73/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  U72/ZN (AOI22_X1)                        0.08       0.25 r
  U71/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  U70/ZN (AOI22_X1)                        0.08       0.25 r
  U69/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  U68/ZN (AOI22_X1)                        0.08       0.25 r
  U67/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  U66/ZN (AOI22_X1)                        0.08       0.25 r
  U65/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  U64/ZN (AOI22_X1)                        0.08       0.25 r
  U63/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  U62/ZN (AOI22_X1)                        0.08       0.25 r
  U61/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  U60/ZN (AOI22_X1)                        0.08       0.25 r
  U59/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  U56/ZN (AOI22_X1)                        0.08       0.25 r
  U55/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  U54/ZN (AOI22_X1)                        0.08       0.25 r
  U53/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  isZero_q_reg/CK (DFFR_X1)                0.00       0.00 r
  isZero_q_reg/Q (DFFR_X1)                 0.18       0.18 f
  U38/ZN (AOI22_X1)                        0.08       0.25 r
  U37/ZN (INV_X1)                          0.03       0.28 f
  isZero_q_reg/D (DFFR_X1)                 0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jr_q_reg/CK (DFFR_X1)                    0.00       0.00 r
  jr_q_reg/Q (DFFR_X1)                     0.18       0.18 f
  U36/ZN (AOI22_X1)                        0.08       0.25 r
  U35/ZN (INV_X1)                          0.03       0.28 f
  jr_q_reg/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jump_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  jump_q_reg/Q (DFFR_X1)                   0.18       0.18 f
  U34/ZN (AOI22_X1)                        0.08       0.25 r
  U33/ZN (INV_X1)                          0.03       0.28 f
  jump_q_reg/D (DFFR_X1)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  link_q_reg/Q (DFFR_X1)                   0.18       0.18 f
  U32/ZN (AOI22_X1)                        0.08       0.25 r
  U31/ZN (INV_X1)                          0.03       0.28 f
  link_q_reg/D (DFFR_X1)                   0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memRd_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U30/ZN (AOI22_X1)                        0.08       0.25 r
  U29/ZN (INV_X1)                          0.03       0.28 f
  memRd_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memWrData_sel_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg_0_/Q (DFFR_X1)       0.18       0.18 f
  U28/ZN (AOI22_X1)                        0.08       0.25 r
  U27/ZN (INV_X1)                          0.03       0.28 f
  memWrData_sel_q_reg_0_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memWrData_sel_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg_1_/Q (DFFR_X1)       0.18       0.18 f
  U26/ZN (AOI22_X1)                        0.08       0.25 r
  U25/ZN (INV_X1)                          0.03       0.28 f
  memWrData_sel_q_reg_1_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U24/ZN (AOI22_X1)                        0.08       0.25 r
  U23/ZN (INV_X1)                          0.03       0.28 f
  memWr_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  op0_q_reg/CK (DFFR_X1)                   0.00       0.00 r
  op0_q_reg/Q (DFFR_X1)                    0.18       0.18 f
  U20/ZN (AOI22_X1)                        0.08       0.25 r
  U19/ZN (INV_X1)                          0.03       0.28 f
  op0_q_reg/D (DFFR_X1)                    0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_0_/Q (DFFR_X1)                  0.18       0.18 f
  U18/ZN (AOI22_X1)                        0.08       0.25 r
  U17/ZN (INV_X1)                          0.03       0.28 f
  rd_q_reg_0_/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_1_/Q (DFFR_X1)                  0.18       0.18 f
  U16/ZN (AOI22_X1)                        0.08       0.25 r
  U15/ZN (INV_X1)                          0.03       0.28 f
  rd_q_reg_1_/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_2_/Q (DFFR_X1)                  0.18       0.18 f
  U14/ZN (AOI22_X1)                        0.08       0.25 r
  U13/ZN (INV_X1)                          0.03       0.28 f
  rd_q_reg_2_/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_3_/Q (DFFR_X1)                  0.18       0.18 f
  U12/ZN (AOI22_X1)                        0.08       0.25 r
  U11/ZN (INV_X1)                          0.03       0.28 f
  rd_q_reg_3_/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: rd_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_4_/Q (DFFR_X1)                  0.18       0.18 f
  U10/ZN (AOI22_X1)                        0.08       0.25 r
  U9/ZN (INV_X1)                           0.03       0.28 f
  rd_q_reg_4_/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_0_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_0_/Q (DFFR_X1)              0.18       0.18 f
  U497/ZN (AOI22_X1)                       0.08       0.25 r
  U496/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_0_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_1_/Q (DFFR_X1)              0.18       0.18 f
  U475/ZN (AOI22_X1)                       0.08       0.25 r
  U474/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_1_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_2_/Q (DFFR_X1)              0.18       0.18 f
  U453/ZN (AOI22_X1)                       0.08       0.25 r
  U452/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_2_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_3_/Q (DFFR_X1)              0.18       0.18 f
  U447/ZN (AOI22_X1)                       0.08       0.25 r
  U446/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_3_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_4_/Q (DFFR_X1)              0.18       0.18 f
  U445/ZN (AOI22_X1)                       0.08       0.25 r
  U444/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_4_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_5_/Q (DFFR_X1)              0.18       0.18 f
  U443/ZN (AOI22_X1)                       0.08       0.25 r
  U442/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_5_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_6_/Q (DFFR_X1)              0.18       0.18 f
  U441/ZN (AOI22_X1)                       0.08       0.25 r
  U440/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_6_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_7_/Q (DFFR_X1)              0.18       0.18 f
  U439/ZN (AOI22_X1)                       0.08       0.25 r
  U438/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_7_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_8_/Q (DFFR_X1)              0.18       0.18 f
  U437/ZN (AOI22_X1)                       0.08       0.25 r
  U436/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_8_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_9_/Q (DFFR_X1)              0.18       0.18 f
  U435/ZN (AOI22_X1)                       0.08       0.25 r
  U434/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_9_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_10_/Q (DFFR_X1)             0.18       0.18 f
  U495/ZN (AOI22_X1)                       0.08       0.25 r
  U494/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_10_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_11_/Q (DFFR_X1)             0.18       0.18 f
  U493/ZN (AOI22_X1)                       0.08       0.25 r
  U492/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_11_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_12_/Q (DFFR_X1)             0.18       0.18 f
  U491/ZN (AOI22_X1)                       0.08       0.25 r
  U490/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_12_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_13_/Q (DFFR_X1)             0.18       0.18 f
  U489/ZN (AOI22_X1)                       0.08       0.25 r
  U488/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_13_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_14_/Q (DFFR_X1)             0.18       0.18 f
  U487/ZN (AOI22_X1)                       0.08       0.25 r
  U486/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_14_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_15_/Q (DFFR_X1)             0.18       0.18 f
  U485/ZN (AOI22_X1)                       0.08       0.25 r
  U484/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_15_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_16_/Q (DFFR_X1)             0.18       0.18 f
  U483/ZN (AOI22_X1)                       0.08       0.25 r
  U482/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_16_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_17_/Q (DFFR_X1)             0.18       0.18 f
  U481/ZN (AOI22_X1)                       0.08       0.25 r
  U480/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_17_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_18_/Q (DFFR_X1)             0.18       0.18 f
  U479/ZN (AOI22_X1)                       0.08       0.25 r
  U478/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_18_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_19_/Q (DFFR_X1)             0.18       0.18 f
  U477/ZN (AOI22_X1)                       0.08       0.25 r
  U476/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_19_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_20_/Q (DFFR_X1)             0.18       0.18 f
  U473/ZN (AOI22_X1)                       0.08       0.25 r
  U472/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_20_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_21_/Q (DFFR_X1)             0.18       0.18 f
  U471/ZN (AOI22_X1)                       0.08       0.25 r
  U470/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_21_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_22_/Q (DFFR_X1)             0.18       0.18 f
  U469/ZN (AOI22_X1)                       0.08       0.25 r
  U468/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_22_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_23_/Q (DFFR_X1)             0.18       0.18 f
  U467/ZN (AOI22_X1)                       0.08       0.25 r
  U466/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_23_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_24_/Q (DFFR_X1)             0.18       0.18 f
  U465/ZN (AOI22_X1)                       0.08       0.25 r
  U464/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_24_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_25_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_25_/Q (DFFR_X1)             0.18       0.18 f
  U463/ZN (AOI22_X1)                       0.08       0.25 r
  U462/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_25_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_26_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_26_/Q (DFFR_X1)             0.18       0.18 f
  U461/ZN (AOI22_X1)                       0.08       0.25 r
  U460/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_26_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_27_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_27_/Q (DFFR_X1)             0.18       0.18 f
  U459/ZN (AOI22_X1)                       0.08       0.25 r
  U458/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_27_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_28_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_28_/Q (DFFR_X1)             0.18       0.18 f
  U457/ZN (AOI22_X1)                       0.08       0.25 r
  U456/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_28_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_29_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_29_/Q (DFFR_X1)             0.18       0.18 f
  U455/ZN (AOI22_X1)                       0.08       0.25 r
  U454/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_29_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_30_/Q (DFFR_X1)             0.18       0.18 f
  U451/ZN (AOI22_X1)                       0.08       0.25 r
  U450/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_30_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: aluRes_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_31_/Q (DFFR_X1)             0.18       0.18 f
  U449/ZN (AOI22_X1)                       0.08       0.25 r
  U448/ZN (INV_X1)                         0.03       0.28 f
  aluRes_q_reg_31_/D (DFFR_X1)             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  branch_q_reg/CK (DFFR_X1)                0.00       0.00 r
  branch_q_reg/Q (DFFR_X1)                 0.18       0.18 f
  U433/ZN (AOI22_X1)                       0.08       0.25 r
  U432/ZN (INV_X1)                         0.03       0.28 f
  branch_q_reg/D (DFFR_X1)                 0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_0_/Q (DFFR_X1)                0.18       0.18 f
  U431/ZN (AOI22_X1)                       0.08       0.25 r
  U430/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_0_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_1_/Q (DFFR_X1)                0.18       0.18 f
  U409/ZN (AOI22_X1)                       0.08       0.25 r
  U408/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_1_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_2_/Q (DFFR_X1)                0.18       0.18 f
  U387/ZN (AOI22_X1)                       0.08       0.25 r
  U386/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_2_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_3_/Q (DFFR_X1)                0.18       0.18 f
  U381/ZN (AOI22_X1)                       0.08       0.25 r
  U380/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_3_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_4_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_4_/Q (DFFR_X1)                0.18       0.18 f
  U379/ZN (AOI22_X1)                       0.08       0.25 r
  U378/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_4_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_5_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_5_/Q (DFFR_X1)                0.18       0.18 f
  U377/ZN (AOI22_X1)                       0.08       0.25 r
  U376/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_5_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_6_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_6_/Q (DFFR_X1)                0.18       0.18 f
  U375/ZN (AOI22_X1)                       0.08       0.25 r
  U374/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_6_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_7_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_7_/Q (DFFR_X1)                0.18       0.18 f
  U373/ZN (AOI22_X1)                       0.08       0.25 r
  U372/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_7_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_8_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_8_/Q (DFFR_X1)                0.18       0.18 f
  U371/ZN (AOI22_X1)                       0.08       0.25 r
  U370/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_8_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_9_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_9_/Q (DFFR_X1)                0.18       0.18 f
  U369/ZN (AOI22_X1)                       0.08       0.25 r
  U368/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_9_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_10_/Q (DFFR_X1)               0.18       0.18 f
  U429/ZN (AOI22_X1)                       0.08       0.25 r
  U428/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_10_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_11_/Q (DFFR_X1)               0.18       0.18 f
  U427/ZN (AOI22_X1)                       0.08       0.25 r
  U426/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_11_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_12_/Q (DFFR_X1)               0.18       0.18 f
  U425/ZN (AOI22_X1)                       0.08       0.25 r
  U424/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_12_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_13_/Q (DFFR_X1)               0.18       0.18 f
  U423/ZN (AOI22_X1)                       0.08       0.25 r
  U422/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_13_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_14_/Q (DFFR_X1)               0.18       0.18 f
  U421/ZN (AOI22_X1)                       0.08       0.25 r
  U420/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_14_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_15_/Q (DFFR_X1)               0.18       0.18 f
  U419/ZN (AOI22_X1)                       0.08       0.25 r
  U418/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_15_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_16_/Q (DFFR_X1)               0.18       0.18 f
  U417/ZN (AOI22_X1)                       0.08       0.25 r
  U416/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_16_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_17_/Q (DFFR_X1)               0.18       0.18 f
  U415/ZN (AOI22_X1)                       0.08       0.25 r
  U414/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_17_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_18_/Q (DFFR_X1)               0.18       0.18 f
  U413/ZN (AOI22_X1)                       0.08       0.25 r
  U412/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_18_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_19_/Q (DFFR_X1)               0.18       0.18 f
  U411/ZN (AOI22_X1)                       0.08       0.25 r
  U410/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_19_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_20_/Q (DFFR_X1)               0.18       0.18 f
  U407/ZN (AOI22_X1)                       0.08       0.25 r
  U406/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_20_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_21_/Q (DFFR_X1)               0.18       0.18 f
  U405/ZN (AOI22_X1)                       0.08       0.25 r
  U404/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_21_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_22_/Q (DFFR_X1)               0.18       0.18 f
  U403/ZN (AOI22_X1)                       0.08       0.25 r
  U402/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_22_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_23_/Q (DFFR_X1)               0.18       0.18 f
  U401/ZN (AOI22_X1)                       0.08       0.25 r
  U400/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_23_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_24_/Q (DFFR_X1)               0.18       0.18 f
  U399/ZN (AOI22_X1)                       0.08       0.25 r
  U398/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_24_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_25_/Q (DFFR_X1)               0.18       0.18 f
  U397/ZN (AOI22_X1)                       0.08       0.25 r
  U396/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_25_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_26_/Q (DFFR_X1)               0.18       0.18 f
  U395/ZN (AOI22_X1)                       0.08       0.25 r
  U394/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_26_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_27_/Q (DFFR_X1)               0.18       0.18 f
  U393/ZN (AOI22_X1)                       0.08       0.25 r
  U392/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_27_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_28_/Q (DFFR_X1)               0.18       0.18 f
  U391/ZN (AOI22_X1)                       0.08       0.25 r
  U390/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_28_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_29_/Q (DFFR_X1)               0.18       0.18 f
  U389/ZN (AOI22_X1)                       0.08       0.25 r
  U388/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_29_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_30_/Q (DFFR_X1)               0.18       0.18 f
  U385/ZN (AOI22_X1)                       0.08       0.25 r
  U384/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_30_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_31_/Q (DFFR_X1)               0.18       0.18 f
  U383/ZN (AOI22_X1)                       0.08       0.25 r
  U382/ZN (INV_X1)                         0.03       0.28 f
  busA_q_reg_31_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_0_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_0_/Q (DFFR_X1)                0.18       0.18 f
  U367/ZN (AOI22_X1)                       0.08       0.25 r
  U366/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_0_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_1_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_1_/Q (DFFR_X1)                0.18       0.18 f
  U345/ZN (AOI22_X1)                       0.08       0.25 r
  U344/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_1_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_2_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_2_/Q (DFFR_X1)                0.18       0.18 f
  U323/ZN (AOI22_X1)                       0.08       0.25 r
  U322/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_2_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_3_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_3_/Q (DFFR_X1)                0.18       0.18 f
  U317/ZN (AOI22_X1)                       0.08       0.25 r
  U316/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_3_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_4_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_4_/Q (DFFR_X1)                0.18       0.18 f
  U315/ZN (AOI22_X1)                       0.08       0.25 r
  U314/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_4_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_5_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_5_/Q (DFFR_X1)                0.18       0.18 f
  U313/ZN (AOI22_X1)                       0.08       0.25 r
  U312/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_5_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_6_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_6_/Q (DFFR_X1)                0.18       0.18 f
  U311/ZN (AOI22_X1)                       0.08       0.25 r
  U310/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_6_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_7_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_7_/Q (DFFR_X1)                0.18       0.18 f
  U309/ZN (AOI22_X1)                       0.08       0.25 r
  U308/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_7_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_8_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_8_/Q (DFFR_X1)                0.18       0.18 f
  U307/ZN (AOI22_X1)                       0.08       0.25 r
  U306/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_8_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_9_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_9_/Q (DFFR_X1)                0.18       0.18 f
  U305/ZN (AOI22_X1)                       0.08       0.25 r
  U304/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_9_/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_10_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_10_/Q (DFFR_X1)               0.18       0.18 f
  U365/ZN (AOI22_X1)                       0.08       0.25 r
  U364/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_10_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_11_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_11_/Q (DFFR_X1)               0.18       0.18 f
  U363/ZN (AOI22_X1)                       0.08       0.25 r
  U362/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_11_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_12_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_12_/Q (DFFR_X1)               0.18       0.18 f
  U361/ZN (AOI22_X1)                       0.08       0.25 r
  U360/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_12_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_13_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_13_/Q (DFFR_X1)               0.18       0.18 f
  U359/ZN (AOI22_X1)                       0.08       0.25 r
  U358/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_13_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_14_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_14_/Q (DFFR_X1)               0.18       0.18 f
  U357/ZN (AOI22_X1)                       0.08       0.25 r
  U356/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_14_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_15_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_15_/Q (DFFR_X1)               0.18       0.18 f
  U355/ZN (AOI22_X1)                       0.08       0.25 r
  U354/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_15_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_16_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_16_/Q (DFFR_X1)               0.18       0.18 f
  U353/ZN (AOI22_X1)                       0.08       0.25 r
  U352/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_16_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_17_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_17_/Q (DFFR_X1)               0.18       0.18 f
  U351/ZN (AOI22_X1)                       0.08       0.25 r
  U350/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_17_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_18_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_18_/Q (DFFR_X1)               0.18       0.18 f
  U349/ZN (AOI22_X1)                       0.08       0.25 r
  U348/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_18_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_19_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_19_/Q (DFFR_X1)               0.18       0.18 f
  U347/ZN (AOI22_X1)                       0.08       0.25 r
  U346/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_19_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_20_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_20_/Q (DFFR_X1)               0.18       0.18 f
  U343/ZN (AOI22_X1)                       0.08       0.25 r
  U342/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_20_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_21_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_21_/Q (DFFR_X1)               0.18       0.18 f
  U341/ZN (AOI22_X1)                       0.08       0.25 r
  U340/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_21_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_22_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_22_/Q (DFFR_X1)               0.18       0.18 f
  U339/ZN (AOI22_X1)                       0.08       0.25 r
  U338/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_22_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_23_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_23_/Q (DFFR_X1)               0.18       0.18 f
  U337/ZN (AOI22_X1)                       0.08       0.25 r
  U336/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_23_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_24_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_24_/Q (DFFR_X1)               0.18       0.18 f
  U335/ZN (AOI22_X1)                       0.08       0.25 r
  U334/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_24_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_25_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_25_/Q (DFFR_X1)               0.18       0.18 f
  U333/ZN (AOI22_X1)                       0.08       0.25 r
  U332/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_25_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_26_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_26_/Q (DFFR_X1)               0.18       0.18 f
  U331/ZN (AOI22_X1)                       0.08       0.25 r
  U330/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_26_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_27_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_27_/Q (DFFR_X1)               0.18       0.18 f
  U329/ZN (AOI22_X1)                       0.08       0.25 r
  U328/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_27_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_28_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_28_/Q (DFFR_X1)               0.18       0.18 f
  U327/ZN (AOI22_X1)                       0.08       0.25 r
  U326/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_28_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_29_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_29_/Q (DFFR_X1)               0.18       0.18 f
  U325/ZN (AOI22_X1)                       0.08       0.25 r
  U324/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_29_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_30_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_30_/Q (DFFR_X1)               0.18       0.18 f
  U321/ZN (AOI22_X1)                       0.08       0.25 r
  U320/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_30_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_31_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_31_/Q (DFFR_X1)               0.18       0.18 f
  U319/ZN (AOI22_X1)                       0.08       0.25 r
  U318/ZN (INV_X1)                         0.03       0.28 f
  busB_q_reg_31_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_0_/Q (DFFR_X1)               0.18       0.18 f
  U303/ZN (AOI22_X1)                       0.08       0.25 r
  U302/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_0_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  U281/ZN (AOI22_X1)                       0.08       0.25 r
  U280/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_1_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  U253/ZN (AOI22_X1)                       0.08       0.25 r
  U252/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_3_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_4_/Q (DFFR_X1)               0.18       0.18 f
  U251/ZN (AOI22_X1)                       0.08       0.25 r
  U250/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_4_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  U249/ZN (AOI22_X1)                       0.08       0.25 r
  U248/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_5_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  U247/ZN (AOI22_X1)                       0.08       0.25 r
  U246/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_6_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  U245/ZN (AOI22_X1)                       0.08       0.25 r
  U244/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_7_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  U243/ZN (AOI22_X1)                       0.08       0.25 r
  U242/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_8_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  U241/ZN (AOI22_X1)                       0.08       0.25 r
  U240/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_9_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  U301/ZN (AOI22_X1)                       0.08       0.25 r
  U300/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_10_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  U299/ZN (AOI22_X1)                       0.08       0.25 r
  U298/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_11_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  U297/ZN (AOI22_X1)                       0.08       0.25 r
  U296/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_12_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  U295/ZN (AOI22_X1)                       0.08       0.25 r
  U294/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_13_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  U293/ZN (AOI22_X1)                       0.08       0.25 r
  U292/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_14_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  U291/ZN (AOI22_X1)                       0.08       0.25 r
  U290/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_15_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  U289/ZN (AOI22_X1)                       0.08       0.25 r
  U288/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_16_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  U287/ZN (AOI22_X1)                       0.08       0.25 r
  U286/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_17_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  U285/ZN (AOI22_X1)                       0.08       0.25 r
  U284/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_18_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  U283/ZN (AOI22_X1)                       0.08       0.25 r
  U282/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_19_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  U279/ZN (AOI22_X1)                       0.08       0.25 r
  U278/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_20_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  U277/ZN (AOI22_X1)                       0.08       0.25 r
  U276/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_21_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  U275/ZN (AOI22_X1)                       0.08       0.25 r
  U274/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_22_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  U273/ZN (AOI22_X1)                       0.08       0.25 r
  U272/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_23_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  U271/ZN (AOI22_X1)                       0.08       0.25 r
  U270/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_24_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  U269/ZN (AOI22_X1)                       0.08       0.25 r
  U268/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_25_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  U267/ZN (AOI22_X1)                       0.08       0.25 r
  U266/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_26_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  U265/ZN (AOI22_X1)                       0.08       0.25 r
  U264/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_27_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  U255/ZN (AOI22_X1)                       0.08       0.25 r
  U254/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_31_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fp_q_reg/CK (DFFR_X1)                    0.00       0.00 r
  fp_q_reg/Q (DFFR_X1)                     0.18       0.18 f
  U233/ZN (AOI22_X1)                       0.08       0.25 r
  U232/ZN (INV_X1)                         0.03       0.28 f
  fp_q_reg/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_0_/Q (DFFR_X1)               0.18       0.18 f
  U231/ZN (AOI22_X1)                       0.08       0.25 r
  U230/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_0_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  U209/ZN (AOI22_X1)                       0.08       0.25 r
  U208/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_1_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_2_/Q (DFFR_X1)               0.18       0.18 f
  U187/ZN (AOI22_X1)                       0.08       0.25 r
  U186/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_2_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  U181/ZN (AOI22_X1)                       0.08       0.25 r
  U180/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_3_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_4_/Q (DFFR_X1)               0.18       0.18 f
  U179/ZN (AOI22_X1)                       0.08       0.25 r
  U178/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_4_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  U177/ZN (AOI22_X1)                       0.08       0.25 r
  U176/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_5_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  U175/ZN (AOI22_X1)                       0.08       0.25 r
  U174/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_6_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  U173/ZN (AOI22_X1)                       0.08       0.25 r
  U172/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_7_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  U171/ZN (AOI22_X1)                       0.08       0.25 r
  U170/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_8_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  U169/ZN (AOI22_X1)                       0.08       0.25 r
  U168/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_9_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  U229/ZN (AOI22_X1)                       0.08       0.25 r
  U228/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_10_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  U227/ZN (AOI22_X1)                       0.08       0.25 r
  U226/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_11_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  U225/ZN (AOI22_X1)                       0.08       0.25 r
  U224/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_12_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  U223/ZN (AOI22_X1)                       0.08       0.25 r
  U222/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_13_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  U221/ZN (AOI22_X1)                       0.08       0.25 r
  U220/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_14_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  U219/ZN (AOI22_X1)                       0.08       0.25 r
  U218/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_15_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  U217/ZN (AOI22_X1)                       0.08       0.25 r
  U216/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_16_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  U215/ZN (AOI22_X1)                       0.08       0.25 r
  U214/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_17_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  U213/ZN (AOI22_X1)                       0.08       0.25 r
  U212/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_18_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  U211/ZN (AOI22_X1)                       0.08       0.25 r
  U210/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_19_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  U207/ZN (AOI22_X1)                       0.08       0.25 r
  U206/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_20_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  U205/ZN (AOI22_X1)                       0.08       0.25 r
  U204/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_21_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  U203/ZN (AOI22_X1)                       0.08       0.25 r
  U202/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_22_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  U201/ZN (AOI22_X1)                       0.08       0.25 r
  U200/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_23_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  U199/ZN (AOI22_X1)                       0.08       0.25 r
  U198/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_24_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  U197/ZN (AOI22_X1)                       0.08       0.25 r
  U196/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_25_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  U195/ZN (AOI22_X1)                       0.08       0.25 r
  U194/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_26_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  U193/ZN (AOI22_X1)                       0.08       0.25 r
  U192/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_27_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  U191/ZN (AOI22_X1)                       0.08       0.25 r
  U190/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_28_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  U189/ZN (AOI22_X1)                       0.08       0.25 r
  U188/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_29_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  U185/ZN (AOI22_X1)                       0.08       0.25 r
  U184/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_30_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: imm32_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  U183/ZN (AOI22_X1)                       0.08       0.25 r
  U182/ZN (INV_X1)                         0.03       0.28 f
  imm32_q_reg_31_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_0_/Q (DFFR_X1)               0.18       0.18 f
  U167/ZN (AOI22_X1)                       0.08       0.25 r
  U166/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  U145/ZN (AOI22_X1)                       0.08       0.25 r
  U144/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_2_/Q (DFFR_X1)               0.18       0.18 f
  U123/ZN (AOI22_X1)                       0.08       0.25 r
  U122/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  U117/ZN (AOI22_X1)                       0.08       0.25 r
  U116/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_4_/Q (DFFR_X1)               0.18       0.18 f
  U115/ZN (AOI22_X1)                       0.08       0.25 r
  U114/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  U165/ZN (AOI22_X1)                       0.08       0.25 r
  U164/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  U163/ZN (AOI22_X1)                       0.08       0.25 r
  U162/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  U161/ZN (AOI22_X1)                       0.08       0.25 r
  U160/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  U159/ZN (AOI22_X1)                       0.08       0.25 r
  U158/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  U157/ZN (AOI22_X1)                       0.08       0.25 r
  U156/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  U155/ZN (AOI22_X1)                       0.08       0.25 r
  U154/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  U153/ZN (AOI22_X1)                       0.08       0.25 r
  U152/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  U151/ZN (AOI22_X1)                       0.08       0.25 r
  U150/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  U149/ZN (AOI22_X1)                       0.08       0.25 r
  U148/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  U147/ZN (AOI22_X1)                       0.08       0.25 r
  U146/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  U143/ZN (AOI22_X1)                       0.08       0.25 r
  U142/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  U141/ZN (AOI22_X1)                       0.08       0.25 r
  U140/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  U139/ZN (AOI22_X1)                       0.08       0.25 r
  U138/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  U137/ZN (AOI22_X1)                       0.08       0.25 r
  U136/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  U135/ZN (AOI22_X1)                       0.08       0.25 r
  U134/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  U133/ZN (AOI22_X1)                       0.08       0.25 r
  U132/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  U131/ZN (AOI22_X1)                       0.08       0.25 r
  U130/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  U129/ZN (AOI22_X1)                       0.08       0.25 r
  U128/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  U127/ZN (AOI22_X1)                       0.08       0.25 r
  U126/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  U125/ZN (AOI22_X1)                       0.08       0.25 r
  U124/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  U121/ZN (AOI22_X1)                       0.08       0.25 r
  U120/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  U119/ZN (AOI22_X1)                       0.08       0.25 r
  U118/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: regDst_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regDst_q_reg/CK (DFFR_X1)                0.00       0.00 r
  regDst_q_reg/Q (DFFR_X1)                 0.18       0.18 f
  U8/ZN (AOI22_X1)                         0.08       0.25 r
  U7/ZN (INV_X1)                           0.03       0.28 f
  regDst_q_reg/D (DFFR_X1)                 0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U6/ZN (AOI22_X1)                         0.08       0.25 r
  U5/ZN (INV_X1)                           0.03       0.28 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U4/ZN (AOI22_X1)                         0.08       0.25 r
  U3/ZN (INV_X1)                           0.03       0.28 f
  valid_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_2_/Q (DFFR_X1)               0.18       0.18 f
  U259/ZN (AOI22_X1)                       0.08       0.25 r
  U258/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_2_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  U263/ZN (AOI22_X1)                       0.08       0.25 r
  U262/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_28_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  U261/ZN (AOI22_X1)                       0.08       0.25 r
  U260/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_29_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busFP_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  U257/ZN (AOI22_X1)                       0.08       0.25 r
  U256/ZN (INV_X1)                         0.03       0.28 f
  busFP_q_reg_30_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: dSize_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_0_/Q (DFF_X1)                0.16       0.16 f
  U237/ZN (AOI22_X1)                       0.08       0.23 r
  U236/ZN (INV_X1)                         0.03       0.26 f
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: dSize_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_1_/Q (DFF_X1)                0.16       0.16 f
  U235/ZN (AOI22_X1)                       0.08       0.23 r
  U234/ZN (INV_X1)                         0.03       0.26 f
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: incPC_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  U113/ZN (AOI22_X1)                       0.04       0.14 f
  U112/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  U111/ZN (AOI22_X1)                       0.04       0.14 f
  U110/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  U109/ZN (AOI22_X1)                       0.04       0.14 f
  U108/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  U107/ZN (AOI22_X1)                       0.04       0.14 f
  U106/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  U105/ZN (AOI22_X1)                       0.04       0.14 f
  U104/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  U80/ZN (AOI22_X1)                        0.04       0.14 f
  U79/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  U52/ZN (AOI22_X1)                        0.04       0.14 f
  U51/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  U48/ZN (AOI22_X1)                        0.04       0.14 f
  U47/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  U46/ZN (AOI22_X1)                        0.04       0.14 f
  U45/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  U44/ZN (AOI22_X1)                        0.04       0.14 f
  U43/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  U42/ZN (AOI22_X1)                        0.04       0.14 f
  U41/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  U40/ZN (AOI22_X1)                        0.04       0.14 f
  U39/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  U100/ZN (AOI22_X1)                       0.04       0.14 f
  U99/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  U98/ZN (AOI22_X1)                        0.04       0.14 f
  U97/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  U96/ZN (AOI22_X1)                        0.04       0.14 f
  U95/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  U94/ZN (AOI22_X1)                        0.04       0.14 f
  U93/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  U92/ZN (AOI22_X1)                        0.04       0.14 f
  U91/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  U90/ZN (AOI22_X1)                        0.04       0.14 f
  U89/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  U88/ZN (AOI22_X1)                        0.04       0.14 f
  U87/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  U86/ZN (AOI22_X1)                        0.04       0.14 f
  U85/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  U84/ZN (AOI22_X1)                        0.04       0.14 f
  U83/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  U82/ZN (AOI22_X1)                        0.04       0.14 f
  U81/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  U78/ZN (AOI22_X1)                        0.04       0.14 f
  U77/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  U76/ZN (AOI22_X1)                        0.04       0.14 f
  U75/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  U74/ZN (AOI22_X1)                        0.04       0.14 f
  U73/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  U72/ZN (AOI22_X1)                        0.04       0.14 f
  U71/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  U70/ZN (AOI22_X1)                        0.04       0.14 f
  U69/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  U68/ZN (AOI22_X1)                        0.04       0.14 f
  U67/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  U66/ZN (AOI22_X1)                        0.04       0.14 f
  U65/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  U64/ZN (AOI22_X1)                        0.04       0.14 f
  U63/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  U62/ZN (AOI22_X1)                        0.04       0.14 f
  U61/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  U60/ZN (AOI22_X1)                        0.04       0.14 f
  U59/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  U56/ZN (AOI22_X1)                        0.04       0.14 f
  U55/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  U54/ZN (AOI22_X1)                        0.04       0.14 f
  U53/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: isZero_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  isZero_q_reg/CK (DFFR_X1)                0.00       0.00 r
  isZero_q_reg/Q (DFFR_X1)                 0.10       0.10 r
  U38/ZN (AOI22_X1)                        0.04       0.14 f
  U37/ZN (INV_X1)                          0.04       0.18 r
  isZero_q_reg/D (DFFR_X1)                 0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  isZero_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jr_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jr_q_reg/CK (DFFR_X1)                    0.00       0.00 r
  jr_q_reg/Q (DFFR_X1)                     0.10       0.10 r
  U36/ZN (AOI22_X1)                        0.04       0.14 f
  U35/ZN (INV_X1)                          0.04       0.18 r
  jr_q_reg/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jr_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: jump_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  jump_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  jump_q_reg/Q (DFFR_X1)                   0.10       0.10 r
  U34/ZN (AOI22_X1)                        0.04       0.14 f
  U33/ZN (INV_X1)                          0.04       0.18 r
  jump_q_reg/D (DFFR_X1)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  jump_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFFR_X1)                  0.00       0.00 r
  link_q_reg/Q (DFFR_X1)                   0.10       0.10 r
  U32/ZN (AOI22_X1)                        0.04       0.14 f
  U31/ZN (INV_X1)                          0.04       0.18 r
  link_q_reg/D (DFFR_X1)                   0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFFR_X1)                  0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memRd_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  U30/ZN (AOI22_X1)                        0.04       0.14 f
  U29/ZN (INV_X1)                          0.04       0.18 r
  memRd_q_reg/D (DFFR_X1)                  0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: memWrData_sel_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg_0_/Q (DFFR_X1)       0.10       0.10 r
  U28/ZN (AOI22_X1)                        0.04       0.14 f
  U27/ZN (INV_X1)                          0.04       0.18 r
  memWrData_sel_q_reg_0_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_0_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: memWrData_sel_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg_1_/Q (DFFR_X1)       0.10       0.10 r
  U26/ZN (AOI22_X1)                        0.04       0.14 f
  U25/ZN (INV_X1)                          0.04       0.18 r
  memWrData_sel_q_reg_1_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg_1_/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: memWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memWr_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  U24/ZN (AOI22_X1)                        0.04       0.14 f
  U23/ZN (INV_X1)                          0.04       0.18 r
  memWr_q_reg/D (DFFR_X1)                  0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: op0_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  op0_q_reg/CK (DFFR_X1)                   0.00       0.00 r
  op0_q_reg/Q (DFFR_X1)                    0.10       0.10 r
  U20/ZN (AOI22_X1)                        0.04       0.14 f
  U19/ZN (INV_X1)                          0.04       0.18 r
  op0_q_reg/D (DFFR_X1)                    0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  op0_q_reg/CK (DFFR_X1)                   0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: rd_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_0_/Q (DFFR_X1)                  0.10       0.10 r
  U18/ZN (AOI22_X1)                        0.04       0.14 f
  U17/ZN (INV_X1)                          0.04       0.18 r
  rd_q_reg_0_/D (DFFR_X1)                  0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: rd_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_1_/Q (DFFR_X1)                  0.10       0.10 r
  U16/ZN (AOI22_X1)                        0.04       0.14 f
  U15/ZN (INV_X1)                          0.04       0.18 r
  rd_q_reg_1_/D (DFFR_X1)                  0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: rd_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_2_/Q (DFFR_X1)                  0.10       0.10 r
  U14/ZN (AOI22_X1)                        0.04       0.14 f
  U13/ZN (INV_X1)                          0.04       0.18 r
  rd_q_reg_2_/D (DFFR_X1)                  0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: rd_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_3_/Q (DFFR_X1)                  0.10       0.10 r
  U12/ZN (AOI22_X1)                        0.04       0.14 f
  U11/ZN (INV_X1)                          0.04       0.18 r
  rd_q_reg_3_/D (DFFR_X1)                  0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: rd_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       0.00 r
  rd_q_reg_4_/Q (DFFR_X1)                  0.10       0.10 r
  U10/ZN (AOI22_X1)                        0.04       0.14 f
  U9/ZN (INV_X1)                           0.04       0.18 r
  rd_q_reg_4_/D (DFFR_X1)                  0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_0_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_0_/Q (DFFR_X1)              0.10       0.10 r
  U497/ZN (AOI22_X1)                       0.04       0.14 f
  U496/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_0_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_4_/Q (DFFR_X1)               0.10       0.10 r
  U251/ZN (AOI22_X1)                       0.04       0.14 f
  U250/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_4_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  U249/ZN (AOI22_X1)                       0.04       0.14 f
  U248/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_5_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  U247/ZN (AOI22_X1)                       0.04       0.14 f
  U246/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_6_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  U245/ZN (AOI22_X1)                       0.04       0.14 f
  U244/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_7_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  U243/ZN (AOI22_X1)                       0.04       0.14 f
  U242/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_8_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  U241/ZN (AOI22_X1)                       0.04       0.14 f
  U240/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_9_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_0_/Q (DFFR_X1)               0.10       0.10 r
  U231/ZN (AOI22_X1)                       0.04       0.14 f
  U230/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_0_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_3_/Q (DFFR_X1)              0.10       0.10 r
  U447/ZN (AOI22_X1)                       0.04       0.14 f
  U446/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_3_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_4_/Q (DFFR_X1)              0.10       0.10 r
  U445/ZN (AOI22_X1)                       0.04       0.14 f
  U444/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_4_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_5_/Q (DFFR_X1)              0.10       0.10 r
  U443/ZN (AOI22_X1)                       0.04       0.14 f
  U442/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_5_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_6_/Q (DFFR_X1)              0.10       0.10 r
  U441/ZN (AOI22_X1)                       0.04       0.14 f
  U440/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_6_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_7_/Q (DFFR_X1)              0.10       0.10 r
  U439/ZN (AOI22_X1)                       0.04       0.14 f
  U438/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_7_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_8_/Q (DFFR_X1)              0.10       0.10 r
  U437/ZN (AOI22_X1)                       0.04       0.14 f
  U436/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_8_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_9_/Q (DFFR_X1)              0.10       0.10 r
  U435/ZN (AOI22_X1)                       0.04       0.14 f
  U434/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_9_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_11_/Q (DFFR_X1)             0.10       0.10 r
  U493/ZN (AOI22_X1)                       0.04       0.14 f
  U492/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_11_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_12_/Q (DFFR_X1)             0.10       0.10 r
  U491/ZN (AOI22_X1)                       0.04       0.14 f
  U490/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_12_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_13_/Q (DFFR_X1)             0.10       0.10 r
  U489/ZN (AOI22_X1)                       0.04       0.14 f
  U488/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_13_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_14_/Q (DFFR_X1)             0.10       0.10 r
  U487/ZN (AOI22_X1)                       0.04       0.14 f
  U486/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_14_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_15_/Q (DFFR_X1)             0.10       0.10 r
  U485/ZN (AOI22_X1)                       0.04       0.14 f
  U484/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_15_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_16_/Q (DFFR_X1)             0.10       0.10 r
  U483/ZN (AOI22_X1)                       0.04       0.14 f
  U482/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_16_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_17_/Q (DFFR_X1)             0.10       0.10 r
  U481/ZN (AOI22_X1)                       0.04       0.14 f
  U480/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_17_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_18_/Q (DFFR_X1)             0.10       0.10 r
  U479/ZN (AOI22_X1)                       0.04       0.14 f
  U478/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_18_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_19_/Q (DFFR_X1)             0.10       0.10 r
  U477/ZN (AOI22_X1)                       0.04       0.14 f
  U476/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_19_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_30_/Q (DFFR_X1)             0.10       0.10 r
  U451/ZN (AOI22_X1)                       0.04       0.14 f
  U450/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_30_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_31_/Q (DFFR_X1)             0.10       0.10 r
  U449/ZN (AOI22_X1)                       0.04       0.14 f
  U448/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_31_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  branch_q_reg/CK (DFFR_X1)                0.00       0.00 r
  branch_q_reg/Q (DFFR_X1)                 0.10       0.10 r
  U433/ZN (AOI22_X1)                       0.04       0.14 f
  U432/ZN (INV_X1)                         0.04       0.17 r
  branch_q_reg/D (DFFR_X1)                 0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_0_/Q (DFFR_X1)                0.10       0.10 r
  U431/ZN (AOI22_X1)                       0.04       0.14 f
  U430/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_0_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_1_/Q (DFFR_X1)                0.10       0.10 r
  U409/ZN (AOI22_X1)                       0.04       0.14 f
  U408/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_1_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_2_/Q (DFFR_X1)                0.10       0.10 r
  U387/ZN (AOI22_X1)                       0.04       0.14 f
  U386/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_2_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_3_/Q (DFFR_X1)                0.10       0.10 r
  U381/ZN (AOI22_X1)                       0.04       0.14 f
  U380/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_3_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_10_/Q (DFFR_X1)               0.10       0.10 r
  U429/ZN (AOI22_X1)                       0.04       0.14 f
  U428/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_10_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_11_/Q (DFFR_X1)               0.10       0.10 r
  U427/ZN (AOI22_X1)                       0.04       0.14 f
  U426/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_11_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_12_/Q (DFFR_X1)               0.10       0.10 r
  U425/ZN (AOI22_X1)                       0.04       0.14 f
  U424/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_12_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_13_/Q (DFFR_X1)               0.10       0.10 r
  U423/ZN (AOI22_X1)                       0.04       0.14 f
  U422/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_13_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_14_/Q (DFFR_X1)               0.10       0.10 r
  U421/ZN (AOI22_X1)                       0.04       0.14 f
  U420/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_14_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_15_/Q (DFFR_X1)               0.10       0.10 r
  U419/ZN (AOI22_X1)                       0.04       0.14 f
  U418/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_15_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_16_/Q (DFFR_X1)               0.10       0.10 r
  U417/ZN (AOI22_X1)                       0.04       0.14 f
  U416/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_16_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_17_/Q (DFFR_X1)               0.10       0.10 r
  U415/ZN (AOI22_X1)                       0.04       0.14 f
  U414/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_17_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_18_/Q (DFFR_X1)               0.10       0.10 r
  U413/ZN (AOI22_X1)                       0.04       0.14 f
  U412/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_18_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_19_/Q (DFFR_X1)               0.10       0.10 r
  U411/ZN (AOI22_X1)                       0.04       0.14 f
  U410/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_19_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_20_/Q (DFFR_X1)               0.10       0.10 r
  U407/ZN (AOI22_X1)                       0.04       0.14 f
  U406/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_20_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_21_/Q (DFFR_X1)               0.10       0.10 r
  U405/ZN (AOI22_X1)                       0.04       0.14 f
  U404/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_21_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_22_/Q (DFFR_X1)               0.10       0.10 r
  U403/ZN (AOI22_X1)                       0.04       0.14 f
  U402/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_22_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_23_/Q (DFFR_X1)               0.10       0.10 r
  U401/ZN (AOI22_X1)                       0.04       0.14 f
  U400/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_23_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_24_/Q (DFFR_X1)               0.10       0.10 r
  U399/ZN (AOI22_X1)                       0.04       0.14 f
  U398/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_24_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_25_/Q (DFFR_X1)               0.10       0.10 r
  U397/ZN (AOI22_X1)                       0.04       0.14 f
  U396/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_25_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_26_/Q (DFFR_X1)               0.10       0.10 r
  U395/ZN (AOI22_X1)                       0.04       0.14 f
  U394/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_26_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_27_/Q (DFFR_X1)               0.10       0.10 r
  U393/ZN (AOI22_X1)                       0.04       0.14 f
  U392/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_27_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_28_/Q (DFFR_X1)               0.10       0.10 r
  U391/ZN (AOI22_X1)                       0.04       0.14 f
  U390/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_28_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_29_/Q (DFFR_X1)               0.10       0.10 r
  U389/ZN (AOI22_X1)                       0.04       0.14 f
  U388/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_29_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_30_/Q (DFFR_X1)               0.10       0.10 r
  U385/ZN (AOI22_X1)                       0.04       0.14 f
  U384/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_30_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg_31_/Q (DFFR_X1)               0.10       0.10 r
  U383/ZN (AOI22_X1)                       0.04       0.14 f
  U382/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_31_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  U281/ZN (AOI22_X1)                       0.04       0.14 f
  U280/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_1_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  U253/ZN (AOI22_X1)                       0.04       0.14 f
  U252/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_3_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  U287/ZN (AOI22_X1)                       0.04       0.14 f
  U286/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_17_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  U283/ZN (AOI22_X1)                       0.04       0.14 f
  U282/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_19_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  U279/ZN (AOI22_X1)                       0.04       0.14 f
  U278/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_20_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  U277/ZN (AOI22_X1)                       0.04       0.14 f
  U276/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_21_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  U275/ZN (AOI22_X1)                       0.04       0.14 f
  U274/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_22_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  U273/ZN (AOI22_X1)                       0.04       0.14 f
  U272/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_23_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  U271/ZN (AOI22_X1)                       0.04       0.14 f
  U270/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_24_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  U269/ZN (AOI22_X1)                       0.04       0.14 f
  U268/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_25_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  U267/ZN (AOI22_X1)                       0.04       0.14 f
  U266/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_26_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  U265/ZN (AOI22_X1)                       0.04       0.14 f
  U264/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_27_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  U255/ZN (AOI22_X1)                       0.04       0.14 f
  U254/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_31_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_2_/Q (DFFR_X1)               0.10       0.10 r
  U187/ZN (AOI22_X1)                       0.04       0.14 f
  U186/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_2_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  U181/ZN (AOI22_X1)                       0.04       0.14 f
  U180/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_3_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_4_/Q (DFFR_X1)               0.10       0.10 r
  U179/ZN (AOI22_X1)                       0.04       0.14 f
  U178/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_4_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  U177/ZN (AOI22_X1)                       0.04       0.14 f
  U176/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_5_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  U175/ZN (AOI22_X1)                       0.04       0.14 f
  U174/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_6_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  U173/ZN (AOI22_X1)                       0.04       0.14 f
  U172/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_7_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  U171/ZN (AOI22_X1)                       0.04       0.14 f
  U170/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_8_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  U169/ZN (AOI22_X1)                       0.04       0.14 f
  U168/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_9_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  U215/ZN (AOI22_X1)                       0.04       0.14 f
  U214/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_17_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  U205/ZN (AOI22_X1)                       0.04       0.14 f
  U204/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_21_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  U203/ZN (AOI22_X1)                       0.04       0.14 f
  U202/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_22_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  U201/ZN (AOI22_X1)                       0.04       0.14 f
  U200/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_23_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  U199/ZN (AOI22_X1)                       0.04       0.14 f
  U198/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_24_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  U197/ZN (AOI22_X1)                       0.04       0.14 f
  U196/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_25_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  U195/ZN (AOI22_X1)                       0.04       0.14 f
  U194/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_26_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  U193/ZN (AOI22_X1)                       0.04       0.14 f
  U192/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_27_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  U191/ZN (AOI22_X1)                       0.04       0.14 f
  U190/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_28_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  U189/ZN (AOI22_X1)                       0.04       0.14 f
  U188/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_29_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  U185/ZN (AOI22_X1)                       0.04       0.14 f
  U184/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_30_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  U183/ZN (AOI22_X1)                       0.04       0.14 f
  U182/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_31_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_0_/Q (DFFR_X1)               0.10       0.10 r
  U167/ZN (AOI22_X1)                       0.04       0.14 f
  U166/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_2_/Q (DFFR_X1)               0.10       0.10 r
  U123/ZN (AOI22_X1)                       0.04       0.14 f
  U122/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  U117/ZN (AOI22_X1)                       0.04       0.14 f
  U116/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_4_/Q (DFFR_X1)               0.10       0.10 r
  U115/ZN (AOI22_X1)                       0.04       0.14 f
  U114/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  U165/ZN (AOI22_X1)                       0.04       0.14 f
  U164/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  U163/ZN (AOI22_X1)                       0.04       0.14 f
  U162/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  U161/ZN (AOI22_X1)                       0.04       0.14 f
  U160/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  U135/ZN (AOI22_X1)                       0.04       0.14 f
  U134/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  U133/ZN (AOI22_X1)                       0.04       0.14 f
  U132/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  U131/ZN (AOI22_X1)                       0.04       0.14 f
  U130/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  U129/ZN (AOI22_X1)                       0.04       0.14 f
  U128/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  U127/ZN (AOI22_X1)                       0.04       0.14 f
  U126/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  U125/ZN (AOI22_X1)                       0.04       0.14 f
  U124/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  U121/ZN (AOI22_X1)                       0.04       0.14 f
  U120/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  U119/ZN (AOI22_X1)                       0.04       0.14 f
  U118/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regDst_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regDst_q_reg/CK (DFFR_X1)                0.00       0.00 r
  regDst_q_reg/Q (DFFR_X1)                 0.10       0.10 r
  U8/ZN (AOI22_X1)                         0.04       0.14 f
  U7/ZN (INV_X1)                           0.04       0.17 r
  regDst_q_reg/D (DFFR_X1)                 0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  U6/ZN (AOI22_X1)                         0.04       0.14 f
  U5/ZN (INV_X1)                           0.04       0.17 r
  regWr_q_reg/D (DFFR_X1)                  0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  U4/ZN (AOI22_X1)                         0.04       0.14 f
  U3/ZN (INV_X1)                           0.04       0.17 r
  valid_q_reg/D (DFFR_X1)                  0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_1_/Q (DFFR_X1)              0.10       0.10 r
  U475/ZN (AOI22_X1)                       0.04       0.14 f
  U474/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_1_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       0.00 r
  aluRes_q_reg_2_/Q (DFFR_X1)              0.10       0.10 r
  U453/ZN (AOI22_X1)                       0.04       0.14 f
  U452/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_2_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_10_/Q (DFFR_X1)             0.10       0.10 r
  U495/ZN (AOI22_X1)                       0.04       0.14 f
  U494/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_10_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_20_/Q (DFFR_X1)             0.10       0.10 r
  U473/ZN (AOI22_X1)                       0.04       0.14 f
  U472/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_20_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_21_/Q (DFFR_X1)             0.10       0.10 r
  U471/ZN (AOI22_X1)                       0.04       0.14 f
  U470/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_21_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_22_/Q (DFFR_X1)             0.10       0.10 r
  U469/ZN (AOI22_X1)                       0.04       0.14 f
  U468/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_22_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_23_/Q (DFFR_X1)             0.10       0.10 r
  U467/ZN (AOI22_X1)                       0.04       0.14 f
  U466/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_23_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_24_/Q (DFFR_X1)             0.10       0.10 r
  U465/ZN (AOI22_X1)                       0.04       0.14 f
  U464/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_24_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_25_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_25_/Q (DFFR_X1)             0.10       0.10 r
  U463/ZN (AOI22_X1)                       0.04       0.14 f
  U462/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_25_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_26_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_26_/Q (DFFR_X1)             0.10       0.10 r
  U461/ZN (AOI22_X1)                       0.04       0.14 f
  U460/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_26_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_27_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_27_/Q (DFFR_X1)             0.10       0.10 r
  U459/ZN (AOI22_X1)                       0.04       0.14 f
  U458/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_27_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_28_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_28_/Q (DFFR_X1)             0.10       0.10 r
  U457/ZN (AOI22_X1)                       0.04       0.14 f
  U456/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_28_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: aluRes_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_29_/CK (DFFR_X1)            0.00       0.00 r
  aluRes_q_reg_29_/Q (DFFR_X1)             0.10       0.10 r
  U455/ZN (AOI22_X1)                       0.04       0.14 f
  U454/ZN (INV_X1)                         0.04       0.17 r
  aluRes_q_reg_29_/D (DFFR_X1)             0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_4_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_4_/Q (DFFR_X1)                0.10       0.10 r
  U379/ZN (AOI22_X1)                       0.04       0.14 f
  U378/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_4_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_5_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_5_/Q (DFFR_X1)                0.10       0.10 r
  U377/ZN (AOI22_X1)                       0.04       0.14 f
  U376/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_5_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_6_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_6_/Q (DFFR_X1)                0.10       0.10 r
  U375/ZN (AOI22_X1)                       0.04       0.14 f
  U374/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_6_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_7_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_7_/Q (DFFR_X1)                0.10       0.10 r
  U373/ZN (AOI22_X1)                       0.04       0.14 f
  U372/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_7_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_8_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_8_/Q (DFFR_X1)                0.10       0.10 r
  U371/ZN (AOI22_X1)                       0.04       0.14 f
  U370/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_8_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busA_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg_9_/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg_9_/Q (DFFR_X1)                0.10       0.10 r
  U369/ZN (AOI22_X1)                       0.04       0.14 f
  U368/ZN (INV_X1)                         0.04       0.17 r
  busA_q_reg_9_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_0_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_0_/Q (DFFR_X1)                0.10       0.10 r
  U367/ZN (AOI22_X1)                       0.04       0.14 f
  U366/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_0_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_0_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_1_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_1_/Q (DFFR_X1)                0.10       0.10 r
  U345/ZN (AOI22_X1)                       0.04       0.14 f
  U344/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_1_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_1_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_2_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_2_/Q (DFFR_X1)                0.10       0.10 r
  U323/ZN (AOI22_X1)                       0.04       0.14 f
  U322/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_2_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_2_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_3_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_3_/Q (DFFR_X1)                0.10       0.10 r
  U317/ZN (AOI22_X1)                       0.04       0.14 f
  U316/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_3_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_3_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_4_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_4_/Q (DFFR_X1)                0.10       0.10 r
  U315/ZN (AOI22_X1)                       0.04       0.14 f
  U314/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_4_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_4_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_5_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_5_/Q (DFFR_X1)                0.10       0.10 r
  U313/ZN (AOI22_X1)                       0.04       0.14 f
  U312/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_5_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_5_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_6_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_6_/Q (DFFR_X1)                0.10       0.10 r
  U311/ZN (AOI22_X1)                       0.04       0.14 f
  U310/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_6_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_6_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_7_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_7_/Q (DFFR_X1)                0.10       0.10 r
  U309/ZN (AOI22_X1)                       0.04       0.14 f
  U308/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_7_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_7_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_8_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_8_/Q (DFFR_X1)                0.10       0.10 r
  U307/ZN (AOI22_X1)                       0.04       0.14 f
  U306/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_8_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_8_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_9_/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg_9_/Q (DFFR_X1)                0.10       0.10 r
  U305/ZN (AOI22_X1)                       0.04       0.14 f
  U304/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_9_/D (DFFR_X1)                0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_9_/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_10_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_10_/Q (DFFR_X1)               0.10       0.10 r
  U365/ZN (AOI22_X1)                       0.04       0.14 f
  U364/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_10_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_10_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_11_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_11_/Q (DFFR_X1)               0.10       0.10 r
  U363/ZN (AOI22_X1)                       0.04       0.14 f
  U362/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_11_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_11_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_12_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_12_/Q (DFFR_X1)               0.10       0.10 r
  U361/ZN (AOI22_X1)                       0.04       0.14 f
  U360/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_12_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_12_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_13_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_13_/Q (DFFR_X1)               0.10       0.10 r
  U359/ZN (AOI22_X1)                       0.04       0.14 f
  U358/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_13_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_13_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_14_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_14_/Q (DFFR_X1)               0.10       0.10 r
  U357/ZN (AOI22_X1)                       0.04       0.14 f
  U356/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_14_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_14_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_15_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_15_/Q (DFFR_X1)               0.10       0.10 r
  U355/ZN (AOI22_X1)                       0.04       0.14 f
  U354/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_15_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_15_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_16_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_16_/Q (DFFR_X1)               0.10       0.10 r
  U353/ZN (AOI22_X1)                       0.04       0.14 f
  U352/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_16_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_16_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_17_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_17_/Q (DFFR_X1)               0.10       0.10 r
  U351/ZN (AOI22_X1)                       0.04       0.14 f
  U350/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_17_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_17_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_18_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_18_/Q (DFFR_X1)               0.10       0.10 r
  U349/ZN (AOI22_X1)                       0.04       0.14 f
  U348/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_18_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_18_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_19_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_19_/Q (DFFR_X1)               0.10       0.10 r
  U347/ZN (AOI22_X1)                       0.04       0.14 f
  U346/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_19_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_19_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_20_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_20_/Q (DFFR_X1)               0.10       0.10 r
  U343/ZN (AOI22_X1)                       0.04       0.14 f
  U342/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_20_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_20_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_21_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_21_/Q (DFFR_X1)               0.10       0.10 r
  U341/ZN (AOI22_X1)                       0.04       0.14 f
  U340/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_21_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_21_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_22_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_22_/Q (DFFR_X1)               0.10       0.10 r
  U339/ZN (AOI22_X1)                       0.04       0.14 f
  U338/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_22_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_22_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_23_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_23_/Q (DFFR_X1)               0.10       0.10 r
  U337/ZN (AOI22_X1)                       0.04       0.14 f
  U336/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_23_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_23_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_24_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_24_/Q (DFFR_X1)               0.10       0.10 r
  U335/ZN (AOI22_X1)                       0.04       0.14 f
  U334/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_24_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_24_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_25_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_25_/Q (DFFR_X1)               0.10       0.10 r
  U333/ZN (AOI22_X1)                       0.04       0.14 f
  U332/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_25_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_25_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_26_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_26_/Q (DFFR_X1)               0.10       0.10 r
  U331/ZN (AOI22_X1)                       0.04       0.14 f
  U330/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_26_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_26_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_27_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_27_/Q (DFFR_X1)               0.10       0.10 r
  U329/ZN (AOI22_X1)                       0.04       0.14 f
  U328/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_27_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_27_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_28_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_28_/Q (DFFR_X1)               0.10       0.10 r
  U327/ZN (AOI22_X1)                       0.04       0.14 f
  U326/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_28_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_28_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_29_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_29_/Q (DFFR_X1)               0.10       0.10 r
  U325/ZN (AOI22_X1)                       0.04       0.14 f
  U324/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_29_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_29_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_30_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_30_/Q (DFFR_X1)               0.10       0.10 r
  U321/ZN (AOI22_X1)                       0.04       0.14 f
  U320/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_30_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_30_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busB_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg_31_/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg_31_/Q (DFFR_X1)               0.10       0.10 r
  U319/ZN (AOI22_X1)                       0.04       0.14 f
  U318/ZN (INV_X1)                         0.04       0.17 r
  busB_q_reg_31_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg_31_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_0_/Q (DFFR_X1)               0.10       0.10 r
  U303/ZN (AOI22_X1)                       0.04       0.14 f
  U302/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_0_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  U301/ZN (AOI22_X1)                       0.04       0.14 f
  U300/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_10_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  U299/ZN (AOI22_X1)                       0.04       0.14 f
  U298/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_11_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  U297/ZN (AOI22_X1)                       0.04       0.14 f
  U296/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_12_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  U295/ZN (AOI22_X1)                       0.04       0.14 f
  U294/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_13_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  U293/ZN (AOI22_X1)                       0.04       0.14 f
  U292/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_14_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  U291/ZN (AOI22_X1)                       0.04       0.14 f
  U290/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_15_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  U289/ZN (AOI22_X1)                       0.04       0.14 f
  U288/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_16_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  U285/ZN (AOI22_X1)                       0.04       0.14 f
  U284/ZN (INV_X1)                         0.04       0.17 r
  busFP_q_reg_18_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fp_q_reg/CK (DFFR_X1)                    0.00       0.00 r
  fp_q_reg/Q (DFFR_X1)                     0.10       0.10 r
  U233/ZN (AOI22_X1)                       0.04       0.14 f
  U232/ZN (INV_X1)                         0.04       0.17 r
  fp_q_reg/D (DFFR_X1)                     0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFFR_X1)                    0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  imm32_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  U209/ZN (AOI22_X1)                       0.04       0.14 f
  U208/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_1_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  U229/ZN (AOI22_X1)                       0.04       0.14 f
  U228/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_10_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  U227/ZN (AOI22_X1)                       0.04       0.14 f
  U226/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_11_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  U225/ZN (AOI22_X1)                       0.04       0.14 f
  U224/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_12_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  U223/ZN (AOI22_X1)                       0.04       0.14 f
  U222/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_13_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  U221/ZN (AOI22_X1)                       0.04       0.14 f
  U220/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_14_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  U219/ZN (AOI22_X1)                       0.04       0.14 f
  U218/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_15_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  U217/ZN (AOI22_X1)                       0.04       0.14 f
  U216/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_16_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  U213/ZN (AOI22_X1)                       0.04       0.14 f
  U212/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_18_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  U211/ZN (AOI22_X1)                       0.04       0.14 f
  U210/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_19_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: imm32_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  U207/ZN (AOI22_X1)                       0.04       0.14 f
  U206/ZN (INV_X1)                         0.04       0.17 r
  imm32_q_reg_20_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  U145/ZN (AOI22_X1)                       0.04       0.14 f
  U144/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  U159/ZN (AOI22_X1)                       0.04       0.14 f
  U158/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  U157/ZN (AOI22_X1)                       0.04       0.14 f
  U156/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  U155/ZN (AOI22_X1)                       0.04       0.14 f
  U154/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  U153/ZN (AOI22_X1)                       0.04       0.14 f
  U152/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  U151/ZN (AOI22_X1)                       0.04       0.14 f
  U150/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  U149/ZN (AOI22_X1)                       0.04       0.14 f
  U148/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  U147/ZN (AOI22_X1)                       0.04       0.14 f
  U146/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  U143/ZN (AOI22_X1)                       0.04       0.14 f
  U142/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  U141/ZN (AOI22_X1)                       0.04       0.14 f
  U140/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  U139/ZN (AOI22_X1)                       0.04       0.14 f
  U138/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  U137/ZN (AOI22_X1)                       0.04       0.14 f
  U136/ZN (INV_X1)                         0.04       0.17 r
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  busFP_q_reg_2_/Q (DFFR_X1)               0.10       0.10 r
  U259/ZN (AOI22_X1)                       0.04       0.14 f
  U258/ZN (INV_X1)                         0.03       0.17 r
  busFP_q_reg_2_/D (DFFR_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  U263/ZN (AOI22_X1)                       0.04       0.14 f
  U262/ZN (INV_X1)                         0.03       0.17 r
  busFP_q_reg_28_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  U261/ZN (AOI22_X1)                       0.04       0.14 f
  U260/ZN (INV_X1)                         0.03       0.17 r
  busFP_q_reg_29_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: busFP_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busFP_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busFP_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  busFP_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  U257/ZN (AOI22_X1)                       0.04       0.14 f
  U256/ZN (INV_X1)                         0.03       0.17 r
  busFP_q_reg_30_/D (DFFR_X1)              0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busFP_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.05       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.09       0.09 r
  U102/ZN (AOI221_X1)                      0.04       0.14 f
  U101/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.09       0.09 r
  U58/ZN (AOI221_X1)                       0.04       0.14 f
  U57/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.09       0.09 r
  U50/ZN (AOI221_X1)                       0.04       0.14 f
  U49/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: not_trap_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       0.00 r
  not_trap_q_reg/Q (DFFS_X1)               0.09       0.09 r
  U22/ZN (AOI221_X1)                       0.04       0.14 f
  U21/ZN (INV_X1)                          0.04       0.18 r
  not_trap_q_reg/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: dSize_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_0_/Q (DFF_X1)                0.09       0.09 r
  U237/ZN (AOI22_X1)                       0.04       0.12 f
  U236/ZN (INV_X1)                         0.04       0.16 r
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: dSize_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex_mem             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_1_/Q (DFF_X1)                0.09       0.09 r
  U235/ZN (AOI22_X1)                       0.04       0.12 f
  U234/ZN (INV_X1)                         0.04       0.16 r
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.80


1
