#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c957f834a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c958052990 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fe3547a8018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c95804efe0_0 .net "clk", 0 0, o0x7fe3547a8018;  0 drivers
o0x7fe3547a8048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c958053710_0 .net "data_address", 31 0, o0x7fe3547a8048;  0 drivers
o0x7fe3547a8078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9580589d0_0 .net "data_read", 0 0, o0x7fe3547a8078;  0 drivers
v0x55c958058d00_0 .var "data_readdata", 31 0;
o0x7fe3547a80d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c958059e10_0 .net "data_write", 0 0, o0x7fe3547a80d8;  0 drivers
o0x7fe3547a8108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c95805bcd0_0 .net "data_writedata", 31 0, o0x7fe3547a8108;  0 drivers
S_0x55c95802d150 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fe3547a8258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c958072990_0 .net "instr_address", 31 0, o0x7fe3547a8258;  0 drivers
v0x55c958072a90_0 .var "instr_readdata", 31 0;
S_0x55c95803fa40 .scope module, "sltiu_tb" "sltiu_tb" 5 1;
 .timescale 0 0;
v0x55c958080f20_0 .net "active", 0 0, L_0x55c95809b280;  1 drivers
v0x55c958080fe0_0 .var "clk", 0 0;
v0x55c958081080_0 .var "clk_enable", 0 0;
v0x55c958081170_0 .net "data_address", 31 0, L_0x55c958098e50;  1 drivers
v0x55c958081210_0 .net "data_read", 0 0, L_0x55c9580969d0;  1 drivers
v0x55c958081300_0 .var "data_readdata", 31 0;
v0x55c9580813d0_0 .net "data_write", 0 0, L_0x55c9580967f0;  1 drivers
v0x55c9580814a0_0 .net "data_writedata", 31 0, L_0x55c958098b40;  1 drivers
v0x55c958081570_0 .net "instr_address", 31 0, L_0x55c95809a1b0;  1 drivers
v0x55c9580816d0_0 .var "instr_readdata", 31 0;
v0x55c958081770_0 .net "register_v0", 31 0, L_0x55c958098ad0;  1 drivers
v0x55c958081860_0 .var "reset", 0 0;
S_0x55c95803fe10 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55c95803fa40;
 .timescale 0 0;
v0x55c958072c60_0 .var "ex_imm", 31 0;
v0x55c958072d60_0 .var "expected", 31 0;
v0x55c958072e40_0 .var "i", 4 0;
v0x55c958072f00_0 .var "imm", 15 0;
v0x55c958072fe0_0 .var "imm_instr", 31 0;
v0x55c958073110_0 .var "opcode", 5 0;
v0x55c9580731f0_0 .var "rs", 4 0;
v0x55c9580732d0_0 .var "rt", 4 0;
v0x55c9580733b0_0 .var "test", 31 0;
v0x55c958073490_0 .var "test_imm", 15 0;
E_0x55c957fcc280 .event posedge, v0x55c9580753c0_0;
S_0x55c958040240 .scope module, "dut" "mips_cpu_harvard" 5 136, 6 1 0, S_0x55c95803fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55c95804eec0 .functor OR 1, L_0x55c9580921d0, L_0x55c958092450, C4<0>, C4<0>;
L_0x55c957fb9160 .functor BUFZ 1, L_0x55c958091c30, C4<0>, C4<0>, C4<0>;
L_0x55c958058be0 .functor BUFZ 1, L_0x55c958091dd0, C4<0>, C4<0>, C4<0>;
L_0x55c958059c70 .functor BUFZ 1, L_0x55c958091dd0, C4<0>, C4<0>, C4<0>;
L_0x55c958092990 .functor AND 1, L_0x55c958091c30, L_0x55c958092c90, C4<1>, C4<1>;
L_0x55c95805bbb0 .functor OR 1, L_0x55c958092990, L_0x55c958092870, C4<0>, C4<0>;
L_0x55c957ffd330 .functor OR 1, L_0x55c95805bbb0, L_0x55c958092aa0, C4<0>, C4<0>;
L_0x55c958092f30 .functor OR 1, L_0x55c957ffd330, L_0x55c958094590, C4<0>, C4<0>;
L_0x55c958093040 .functor OR 1, L_0x55c958092f30, L_0x55c958093cf0, C4<0>, C4<0>;
L_0x55c958093100 .functor BUFZ 1, L_0x55c958091ef0, C4<0>, C4<0>, C4<0>;
L_0x55c958093be0 .functor AND 1, L_0x55c958093650, L_0x55c9580939b0, C4<1>, C4<1>;
L_0x55c958093cf0 .functor OR 1, L_0x55c958093350, L_0x55c958093be0, C4<0>, C4<0>;
L_0x55c958094590 .functor AND 1, L_0x55c9580940c0, L_0x55c958094370, C4<1>, C4<1>;
L_0x55c958094d40 .functor OR 1, L_0x55c9580947e0, L_0x55c958094b00, C4<0>, C4<0>;
L_0x55c958093e50 .functor OR 1, L_0x55c9580952b0, L_0x55c9580955b0, C4<0>, C4<0>;
L_0x55c958095490 .functor AND 1, L_0x55c958094fc0, L_0x55c958093e50, C4<1>, C4<1>;
L_0x55c958095db0 .functor OR 1, L_0x55c958095a40, L_0x55c958095cc0, C4<0>, C4<0>;
L_0x55c9580960b0 .functor OR 1, L_0x55c958095db0, L_0x55c958095ec0, C4<0>, C4<0>;
L_0x55c958096260 .functor AND 1, L_0x55c958091c30, L_0x55c9580960b0, C4<1>, C4<1>;
L_0x55c958096410 .functor AND 1, L_0x55c958091c30, L_0x55c958096320, C4<1>, C4<1>;
L_0x55c958096730 .functor AND 1, L_0x55c958091c30, L_0x55c9580961c0, C4<1>, C4<1>;
L_0x55c9580969d0 .functor BUFZ 1, L_0x55c958058be0, C4<0>, C4<0>, C4<0>;
L_0x55c958097660 .functor AND 1, L_0x55c95809b280, L_0x55c958093040, C4<1>, C4<1>;
L_0x55c958097770 .functor OR 1, L_0x55c958093cf0, L_0x55c958094590, C4<0>, C4<0>;
L_0x55c958098b40 .functor BUFZ 32, L_0x55c9580989c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c958098c00 .functor BUFZ 32, L_0x55c958097950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c958098d50 .functor BUFZ 32, L_0x55c9580989c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c958098e50 .functor BUFZ 32, v0x55c958074450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c958099e50 .functor AND 1, v0x55c958081080_0, L_0x55c958096260, C4<1>, C4<1>;
L_0x55c958099ec0 .functor AND 1, L_0x55c958099e50, v0x55c95807e0b0_0, C4<1>, C4<1>;
L_0x55c95809a1b0 .functor BUFZ 32, v0x55c958075480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c95809b280 .functor BUFZ 1, v0x55c95807e0b0_0, C4<0>, C4<0>, C4<0>;
L_0x55c95809b400 .functor AND 1, v0x55c958081080_0, v0x55c95807e0b0_0, C4<1>, C4<1>;
v0x55c9580781a0_0 .net *"_ivl_100", 31 0, L_0x55c958093ec0;  1 drivers
L_0x7fe35475f498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9580782a0_0 .net *"_ivl_103", 25 0, L_0x7fe35475f498;  1 drivers
L_0x7fe35475f4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c958078380_0 .net/2u *"_ivl_104", 31 0, L_0x7fe35475f4e0;  1 drivers
v0x55c958078440_0 .net *"_ivl_106", 0 0, L_0x55c9580940c0;  1 drivers
v0x55c958078500_0 .net *"_ivl_109", 5 0, L_0x55c9580942d0;  1 drivers
L_0x7fe35475f528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c9580785e0_0 .net/2u *"_ivl_110", 5 0, L_0x7fe35475f528;  1 drivers
v0x55c9580786c0_0 .net *"_ivl_112", 0 0, L_0x55c958094370;  1 drivers
v0x55c958078780_0 .net *"_ivl_116", 31 0, L_0x55c9580946f0;  1 drivers
L_0x7fe35475f570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c958078860_0 .net *"_ivl_119", 25 0, L_0x7fe35475f570;  1 drivers
L_0x7fe35475f0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55c958078940_0 .net/2u *"_ivl_12", 5 0, L_0x7fe35475f0a8;  1 drivers
L_0x7fe35475f5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c958078a20_0 .net/2u *"_ivl_120", 31 0, L_0x7fe35475f5b8;  1 drivers
v0x55c958078b00_0 .net *"_ivl_122", 0 0, L_0x55c9580947e0;  1 drivers
v0x55c958078bc0_0 .net *"_ivl_124", 31 0, L_0x55c958094a10;  1 drivers
L_0x7fe35475f600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c958078ca0_0 .net *"_ivl_127", 25 0, L_0x7fe35475f600;  1 drivers
L_0x7fe35475f648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c958078d80_0 .net/2u *"_ivl_128", 31 0, L_0x7fe35475f648;  1 drivers
v0x55c958078e60_0 .net *"_ivl_130", 0 0, L_0x55c958094b00;  1 drivers
v0x55c958078f20_0 .net *"_ivl_134", 31 0, L_0x55c958094ed0;  1 drivers
L_0x7fe35475f690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c958079110_0 .net *"_ivl_137", 25 0, L_0x7fe35475f690;  1 drivers
L_0x7fe35475f6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9580791f0_0 .net/2u *"_ivl_138", 31 0, L_0x7fe35475f6d8;  1 drivers
v0x55c9580792d0_0 .net *"_ivl_140", 0 0, L_0x55c958094fc0;  1 drivers
v0x55c958079390_0 .net *"_ivl_143", 5 0, L_0x55c958095210;  1 drivers
L_0x7fe35475f720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c958079470_0 .net/2u *"_ivl_144", 5 0, L_0x7fe35475f720;  1 drivers
v0x55c958079550_0 .net *"_ivl_146", 0 0, L_0x55c9580952b0;  1 drivers
v0x55c958079610_0 .net *"_ivl_149", 5 0, L_0x55c958095510;  1 drivers
L_0x7fe35475f768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55c9580796f0_0 .net/2u *"_ivl_150", 5 0, L_0x7fe35475f768;  1 drivers
v0x55c9580797d0_0 .net *"_ivl_152", 0 0, L_0x55c9580955b0;  1 drivers
v0x55c958079890_0 .net *"_ivl_155", 0 0, L_0x55c958093e50;  1 drivers
v0x55c958079950_0 .net *"_ivl_159", 1 0, L_0x55c958095950;  1 drivers
L_0x7fe35475f0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55c958079a30_0 .net/2u *"_ivl_16", 5 0, L_0x7fe35475f0f0;  1 drivers
L_0x7fe35475f7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c958079b10_0 .net/2u *"_ivl_160", 1 0, L_0x7fe35475f7b0;  1 drivers
v0x55c958079bf0_0 .net *"_ivl_162", 0 0, L_0x55c958095a40;  1 drivers
L_0x7fe35475f7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55c958079cb0_0 .net/2u *"_ivl_164", 5 0, L_0x7fe35475f7f8;  1 drivers
v0x55c958079d90_0 .net *"_ivl_166", 0 0, L_0x55c958095cc0;  1 drivers
v0x55c95807a060_0 .net *"_ivl_169", 0 0, L_0x55c958095db0;  1 drivers
L_0x7fe35475f840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55c95807a120_0 .net/2u *"_ivl_170", 5 0, L_0x7fe35475f840;  1 drivers
v0x55c95807a200_0 .net *"_ivl_172", 0 0, L_0x55c958095ec0;  1 drivers
v0x55c95807a2c0_0 .net *"_ivl_175", 0 0, L_0x55c9580960b0;  1 drivers
L_0x7fe35475f888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55c95807a380_0 .net/2u *"_ivl_178", 5 0, L_0x7fe35475f888;  1 drivers
v0x55c95807a460_0 .net *"_ivl_180", 0 0, L_0x55c958096320;  1 drivers
L_0x7fe35475f8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55c95807a520_0 .net/2u *"_ivl_184", 5 0, L_0x7fe35475f8d0;  1 drivers
v0x55c95807a600_0 .net *"_ivl_186", 0 0, L_0x55c9580961c0;  1 drivers
L_0x7fe35475f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c95807a6c0_0 .net/2u *"_ivl_190", 0 0, L_0x7fe35475f918;  1 drivers
v0x55c95807a7a0_0 .net *"_ivl_20", 31 0, L_0x55c958092090;  1 drivers
L_0x7fe35475f960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55c95807a880_0 .net/2u *"_ivl_200", 4 0, L_0x7fe35475f960;  1 drivers
v0x55c95807a960_0 .net *"_ivl_203", 4 0, L_0x55c958096ef0;  1 drivers
v0x55c95807aa40_0 .net *"_ivl_205", 4 0, L_0x55c958097110;  1 drivers
v0x55c95807ab20_0 .net *"_ivl_206", 4 0, L_0x55c9580971b0;  1 drivers
v0x55c95807ac00_0 .net *"_ivl_213", 0 0, L_0x55c958097770;  1 drivers
L_0x7fe35475f9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c95807acc0_0 .net/2u *"_ivl_214", 31 0, L_0x7fe35475f9a8;  1 drivers
v0x55c95807ada0_0 .net *"_ivl_216", 31 0, L_0x55c9580978b0;  1 drivers
v0x55c95807ae80_0 .net *"_ivl_218", 31 0, L_0x55c958097b60;  1 drivers
v0x55c95807af60_0 .net *"_ivl_220", 31 0, L_0x55c958097cf0;  1 drivers
v0x55c95807b040_0 .net *"_ivl_222", 31 0, L_0x55c958098030;  1 drivers
L_0x7fe35475f138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c95807b120_0 .net *"_ivl_23", 25 0, L_0x7fe35475f138;  1 drivers
v0x55c95807b200_0 .net *"_ivl_235", 0 0, L_0x55c958099e50;  1 drivers
L_0x7fe35475fac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c95807b2c0_0 .net/2u *"_ivl_238", 31 0, L_0x7fe35475fac8;  1 drivers
L_0x7fe35475f180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c95807b3a0_0 .net/2u *"_ivl_24", 31 0, L_0x7fe35475f180;  1 drivers
v0x55c95807b480_0 .net *"_ivl_243", 15 0, L_0x55c95809a310;  1 drivers
v0x55c95807b560_0 .net *"_ivl_244", 17 0, L_0x55c95809a580;  1 drivers
L_0x7fe35475fb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c95807b640_0 .net *"_ivl_247", 1 0, L_0x7fe35475fb10;  1 drivers
v0x55c95807b720_0 .net *"_ivl_250", 15 0, L_0x55c95809a6c0;  1 drivers
L_0x7fe35475fb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c95807b800_0 .net *"_ivl_252", 1 0, L_0x7fe35475fb58;  1 drivers
v0x55c95807b8e0_0 .net *"_ivl_255", 0 0, L_0x55c95809aad0;  1 drivers
L_0x7fe35475fba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c95807b9c0_0 .net/2u *"_ivl_256", 13 0, L_0x7fe35475fba0;  1 drivers
L_0x7fe35475fbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c95807baa0_0 .net/2u *"_ivl_258", 13 0, L_0x7fe35475fbe8;  1 drivers
v0x55c95807bf90_0 .net *"_ivl_26", 0 0, L_0x55c9580921d0;  1 drivers
v0x55c95807c050_0 .net *"_ivl_260", 13 0, L_0x55c95809adb0;  1 drivers
v0x55c95807c130_0 .net *"_ivl_28", 31 0, L_0x55c958092360;  1 drivers
L_0x7fe35475f1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c95807c210_0 .net *"_ivl_31", 25 0, L_0x7fe35475f1c8;  1 drivers
L_0x7fe35475f210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c95807c2f0_0 .net/2u *"_ivl_32", 31 0, L_0x7fe35475f210;  1 drivers
v0x55c95807c3d0_0 .net *"_ivl_34", 0 0, L_0x55c958092450;  1 drivers
v0x55c95807c490_0 .net *"_ivl_4", 31 0, L_0x55c958081ad0;  1 drivers
v0x55c95807c570_0 .net *"_ivl_45", 2 0, L_0x55c958092740;  1 drivers
L_0x7fe35475f258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c95807c650_0 .net/2u *"_ivl_46", 2 0, L_0x7fe35475f258;  1 drivers
v0x55c95807c730_0 .net *"_ivl_51", 2 0, L_0x55c958092a00;  1 drivers
L_0x7fe35475f2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55c95807c810_0 .net/2u *"_ivl_52", 2 0, L_0x7fe35475f2a0;  1 drivers
v0x55c95807c8f0_0 .net *"_ivl_57", 0 0, L_0x55c958092c90;  1 drivers
v0x55c95807c9b0_0 .net *"_ivl_59", 0 0, L_0x55c958092990;  1 drivers
v0x55c95807ca70_0 .net *"_ivl_61", 0 0, L_0x55c95805bbb0;  1 drivers
v0x55c95807cb30_0 .net *"_ivl_63", 0 0, L_0x55c957ffd330;  1 drivers
v0x55c95807cbf0_0 .net *"_ivl_65", 0 0, L_0x55c958092f30;  1 drivers
L_0x7fe35475f018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c95807ccb0_0 .net *"_ivl_7", 25 0, L_0x7fe35475f018;  1 drivers
v0x55c95807cd90_0 .net *"_ivl_70", 31 0, L_0x55c958093220;  1 drivers
L_0x7fe35475f2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c95807ce70_0 .net *"_ivl_73", 25 0, L_0x7fe35475f2e8;  1 drivers
L_0x7fe35475f330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c95807cf50_0 .net/2u *"_ivl_74", 31 0, L_0x7fe35475f330;  1 drivers
v0x55c95807d030_0 .net *"_ivl_76", 0 0, L_0x55c958093350;  1 drivers
v0x55c95807d0f0_0 .net *"_ivl_78", 31 0, L_0x55c9580934c0;  1 drivers
L_0x7fe35475f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c95807d1d0_0 .net/2u *"_ivl_8", 31 0, L_0x7fe35475f060;  1 drivers
L_0x7fe35475f378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c95807d2b0_0 .net *"_ivl_81", 25 0, L_0x7fe35475f378;  1 drivers
L_0x7fe35475f3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c95807d390_0 .net/2u *"_ivl_82", 31 0, L_0x7fe35475f3c0;  1 drivers
v0x55c95807d470_0 .net *"_ivl_84", 0 0, L_0x55c958093650;  1 drivers
v0x55c95807d530_0 .net *"_ivl_87", 0 0, L_0x55c9580937c0;  1 drivers
v0x55c95807d610_0 .net *"_ivl_88", 31 0, L_0x55c958093560;  1 drivers
L_0x7fe35475f408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c95807d6f0_0 .net *"_ivl_91", 30 0, L_0x7fe35475f408;  1 drivers
L_0x7fe35475f450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c95807d7d0_0 .net/2u *"_ivl_92", 31 0, L_0x7fe35475f450;  1 drivers
v0x55c95807d8b0_0 .net *"_ivl_94", 0 0, L_0x55c9580939b0;  1 drivers
v0x55c95807d970_0 .net *"_ivl_97", 0 0, L_0x55c958093be0;  1 drivers
v0x55c95807da30_0 .net "active", 0 0, L_0x55c95809b280;  alias, 1 drivers
v0x55c95807daf0_0 .net "alu_op1", 31 0, L_0x55c958098c00;  1 drivers
v0x55c95807dbb0_0 .net "alu_op2", 31 0, L_0x55c958098d50;  1 drivers
v0x55c95807dc70_0 .net "alui_instr", 0 0, L_0x55c958092870;  1 drivers
v0x55c95807dd30_0 .net "b_flag", 0 0, v0x55c958073f80_0;  1 drivers
v0x55c95807ddd0_0 .net "b_imm", 17 0, L_0x55c95809a990;  1 drivers
v0x55c95807de90_0 .net "b_offset", 31 0, L_0x55c95809af40;  1 drivers
v0x55c95807df70_0 .net "clk", 0 0, v0x55c958080fe0_0;  1 drivers
v0x55c95807e010_0 .net "clk_enable", 0 0, v0x55c958081080_0;  1 drivers
v0x55c95807e0b0_0 .var "cpu_active", 0 0;
v0x55c95807e150_0 .net "curr_addr", 31 0, v0x55c958075480_0;  1 drivers
v0x55c95807e240_0 .net "curr_addr_p4", 31 0, L_0x55c95809a110;  1 drivers
v0x55c95807e300_0 .net "data_address", 31 0, L_0x55c958098e50;  alias, 1 drivers
v0x55c95807e3e0_0 .net "data_read", 0 0, L_0x55c9580969d0;  alias, 1 drivers
v0x55c95807e4a0_0 .net "data_readdata", 31 0, v0x55c958081300_0;  1 drivers
v0x55c95807e580_0 .net "data_write", 0 0, L_0x55c9580967f0;  alias, 1 drivers
v0x55c95807e640_0 .net "data_writedata", 31 0, L_0x55c958098b40;  alias, 1 drivers
v0x55c95807e720_0 .net "funct_code", 5 0, L_0x55c9580819a0;  1 drivers
v0x55c95807e800_0 .net "hi_out", 31 0, v0x55c958075b40_0;  1 drivers
v0x55c95807e8f0_0 .net "hl_reg_enable", 0 0, L_0x55c958099ec0;  1 drivers
v0x55c95807e990_0 .net "instr_address", 31 0, L_0x55c95809a1b0;  alias, 1 drivers
v0x55c95807ea50_0 .net "instr_opcode", 5 0, L_0x55c958081900;  1 drivers
v0x55c95807eb30_0 .net "instr_readdata", 31 0, v0x55c9580816d0_0;  1 drivers
v0x55c95807ebf0_0 .net "j_imm", 0 0, L_0x55c958094d40;  1 drivers
v0x55c95807ec90_0 .net "j_reg", 0 0, L_0x55c958095490;  1 drivers
v0x55c95807ed50_0 .net "l_type", 0 0, L_0x55c958092aa0;  1 drivers
v0x55c95807ee10_0 .net "link_const", 0 0, L_0x55c958093cf0;  1 drivers
v0x55c95807eed0_0 .net "link_reg", 0 0, L_0x55c958094590;  1 drivers
v0x55c95807ef90_0 .net "lo_out", 31 0, v0x55c958076390_0;  1 drivers
v0x55c95807f080_0 .net "lw", 0 0, L_0x55c958091dd0;  1 drivers
v0x55c95807f120_0 .net "mem_read", 0 0, L_0x55c958058be0;  1 drivers
v0x55c95807f1e0_0 .net "mem_to_reg", 0 0, L_0x55c958059c70;  1 drivers
v0x55c95807fab0_0 .net "mem_write", 0 0, L_0x55c958093100;  1 drivers
v0x55c95807fb70_0 .net "memaddroffset", 31 0, v0x55c958074450_0;  1 drivers
v0x55c95807fc60_0 .net "mfhi", 0 0, L_0x55c958096410;  1 drivers
v0x55c95807fd00_0 .net "mflo", 0 0, L_0x55c958096730;  1 drivers
v0x55c95807fdc0_0 .net "movefrom", 0 0, L_0x55c95804eec0;  1 drivers
v0x55c95807fe80_0 .net "muldiv", 0 0, L_0x55c958096260;  1 drivers
v0x55c95807ff40_0 .var "next_instr_addr", 31 0;
v0x55c958080030_0 .net "pc_enable", 0 0, L_0x55c95809b400;  1 drivers
v0x55c958080100_0 .net "r_format", 0 0, L_0x55c958091c30;  1 drivers
v0x55c9580801a0_0 .net "reg_a_read_data", 31 0, L_0x55c958097950;  1 drivers
v0x55c958080270_0 .net "reg_a_read_index", 4 0, L_0x55c958096ba0;  1 drivers
v0x55c958080340_0 .net "reg_b_read_data", 31 0, L_0x55c9580989c0;  1 drivers
v0x55c958080410_0 .net "reg_b_read_index", 4 0, L_0x55c958096e00;  1 drivers
v0x55c9580804e0_0 .net "reg_dst", 0 0, L_0x55c957fb9160;  1 drivers
v0x55c958080580_0 .net "reg_write", 0 0, L_0x55c958093040;  1 drivers
v0x55c958080640_0 .net "reg_write_data", 31 0, L_0x55c9580981c0;  1 drivers
v0x55c958080730_0 .net "reg_write_enable", 0 0, L_0x55c958097660;  1 drivers
v0x55c958080800_0 .net "reg_write_index", 4 0, L_0x55c9580974d0;  1 drivers
v0x55c9580808d0_0 .net "register_v0", 31 0, L_0x55c958098ad0;  alias, 1 drivers
v0x55c9580809a0_0 .net "reset", 0 0, v0x55c958081860_0;  1 drivers
v0x55c958080ad0_0 .net "result", 31 0, v0x55c9580748b0_0;  1 drivers
v0x55c958080ba0_0 .net "result_hi", 31 0, v0x55c9580741b0_0;  1 drivers
v0x55c958080c40_0 .net "result_lo", 31 0, v0x55c958074370_0;  1 drivers
v0x55c958080ce0_0 .net "sw", 0 0, L_0x55c958091ef0;  1 drivers
E_0x55c957fcdd40/0 .event anyedge, v0x55c958073f80_0, v0x55c95807e240_0, v0x55c95807de90_0, v0x55c95807ebf0_0;
E_0x55c957fcdd40/1 .event anyedge, v0x55c958074290_0, v0x55c95807ec90_0, v0x55c958077180_0;
E_0x55c957fcdd40 .event/or E_0x55c957fcdd40/0, E_0x55c957fcdd40/1;
L_0x55c958081900 .part v0x55c9580816d0_0, 26, 6;
L_0x55c9580819a0 .part v0x55c9580816d0_0, 0, 6;
L_0x55c958081ad0 .concat [ 6 26 0 0], L_0x55c958081900, L_0x7fe35475f018;
L_0x55c958091c30 .cmp/eq 32, L_0x55c958081ad0, L_0x7fe35475f060;
L_0x55c958091dd0 .cmp/eq 6, L_0x55c958081900, L_0x7fe35475f0a8;
L_0x55c958091ef0 .cmp/eq 6, L_0x55c958081900, L_0x7fe35475f0f0;
L_0x55c958092090 .concat [ 6 26 0 0], L_0x55c958081900, L_0x7fe35475f138;
L_0x55c9580921d0 .cmp/eq 32, L_0x55c958092090, L_0x7fe35475f180;
L_0x55c958092360 .concat [ 6 26 0 0], L_0x55c958081900, L_0x7fe35475f1c8;
L_0x55c958092450 .cmp/eq 32, L_0x55c958092360, L_0x7fe35475f210;
L_0x55c958092740 .part L_0x55c958081900, 3, 3;
L_0x55c958092870 .cmp/eq 3, L_0x55c958092740, L_0x7fe35475f258;
L_0x55c958092a00 .part L_0x55c958081900, 3, 3;
L_0x55c958092aa0 .cmp/eq 3, L_0x55c958092a00, L_0x7fe35475f2a0;
L_0x55c958092c90 .reduce/nor L_0x55c958096260;
L_0x55c958093220 .concat [ 6 26 0 0], L_0x55c958081900, L_0x7fe35475f2e8;
L_0x55c958093350 .cmp/eq 32, L_0x55c958093220, L_0x7fe35475f330;
L_0x55c9580934c0 .concat [ 6 26 0 0], L_0x55c958081900, L_0x7fe35475f378;
L_0x55c958093650 .cmp/eq 32, L_0x55c9580934c0, L_0x7fe35475f3c0;
L_0x55c9580937c0 .part v0x55c9580816d0_0, 20, 1;
L_0x55c958093560 .concat [ 1 31 0 0], L_0x55c9580937c0, L_0x7fe35475f408;
L_0x55c9580939b0 .cmp/eq 32, L_0x55c958093560, L_0x7fe35475f450;
L_0x55c958093ec0 .concat [ 6 26 0 0], L_0x55c958081900, L_0x7fe35475f498;
L_0x55c9580940c0 .cmp/eq 32, L_0x55c958093ec0, L_0x7fe35475f4e0;
L_0x55c9580942d0 .part v0x55c9580816d0_0, 0, 6;
L_0x55c958094370 .cmp/eq 6, L_0x55c9580942d0, L_0x7fe35475f528;
L_0x55c9580946f0 .concat [ 6 26 0 0], L_0x55c958081900, L_0x7fe35475f570;
L_0x55c9580947e0 .cmp/eq 32, L_0x55c9580946f0, L_0x7fe35475f5b8;
L_0x55c958094a10 .concat [ 6 26 0 0], L_0x55c958081900, L_0x7fe35475f600;
L_0x55c958094b00 .cmp/eq 32, L_0x55c958094a10, L_0x7fe35475f648;
L_0x55c958094ed0 .concat [ 6 26 0 0], L_0x55c958081900, L_0x7fe35475f690;
L_0x55c958094fc0 .cmp/eq 32, L_0x55c958094ed0, L_0x7fe35475f6d8;
L_0x55c958095210 .part v0x55c9580816d0_0, 0, 6;
L_0x55c9580952b0 .cmp/eq 6, L_0x55c958095210, L_0x7fe35475f720;
L_0x55c958095510 .part v0x55c9580816d0_0, 0, 6;
L_0x55c9580955b0 .cmp/eq 6, L_0x55c958095510, L_0x7fe35475f768;
L_0x55c958095950 .part L_0x55c9580819a0, 3, 2;
L_0x55c958095a40 .cmp/eq 2, L_0x55c958095950, L_0x7fe35475f7b0;
L_0x55c958095cc0 .cmp/eq 6, L_0x55c9580819a0, L_0x7fe35475f7f8;
L_0x55c958095ec0 .cmp/eq 6, L_0x55c9580819a0, L_0x7fe35475f840;
L_0x55c958096320 .cmp/eq 6, L_0x55c9580819a0, L_0x7fe35475f888;
L_0x55c9580961c0 .cmp/eq 6, L_0x55c9580819a0, L_0x7fe35475f8d0;
L_0x55c9580967f0 .functor MUXZ 1, L_0x7fe35475f918, L_0x55c958093100, L_0x55c95809b280, C4<>;
L_0x55c958096ba0 .part v0x55c9580816d0_0, 21, 5;
L_0x55c958096e00 .part v0x55c9580816d0_0, 16, 5;
L_0x55c958096ef0 .part v0x55c9580816d0_0, 11, 5;
L_0x55c958097110 .part v0x55c9580816d0_0, 16, 5;
L_0x55c9580971b0 .functor MUXZ 5, L_0x55c958097110, L_0x55c958096ef0, L_0x55c957fb9160, C4<>;
L_0x55c9580974d0 .functor MUXZ 5, L_0x55c9580971b0, L_0x7fe35475f960, L_0x55c958093cf0, C4<>;
L_0x55c9580978b0 .arith/sum 32, L_0x55c95809a110, L_0x7fe35475f9a8;
L_0x55c958097b60 .functor MUXZ 32, v0x55c9580748b0_0, v0x55c958081300_0, L_0x55c958059c70, C4<>;
L_0x55c958097cf0 .functor MUXZ 32, L_0x55c958097b60, v0x55c958076390_0, L_0x55c958096730, C4<>;
L_0x55c958098030 .functor MUXZ 32, L_0x55c958097cf0, v0x55c958075b40_0, L_0x55c958096410, C4<>;
L_0x55c9580981c0 .functor MUXZ 32, L_0x55c958098030, L_0x55c9580978b0, L_0x55c958097770, C4<>;
L_0x55c95809a110 .arith/sum 32, v0x55c958075480_0, L_0x7fe35475fac8;
L_0x55c95809a310 .part v0x55c9580816d0_0, 0, 16;
L_0x55c95809a580 .concat [ 16 2 0 0], L_0x55c95809a310, L_0x7fe35475fb10;
L_0x55c95809a6c0 .part L_0x55c95809a580, 0, 16;
L_0x55c95809a990 .concat [ 2 16 0 0], L_0x7fe35475fb58, L_0x55c95809a6c0;
L_0x55c95809aad0 .part L_0x55c95809a990, 17, 1;
L_0x55c95809adb0 .functor MUXZ 14, L_0x7fe35475fbe8, L_0x7fe35475fba0, L_0x55c95809aad0, C4<>;
L_0x55c95809af40 .concat [ 18 14 0 0], L_0x55c95809a990, L_0x55c95809adb0;
S_0x55c9580525c0 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55c958040240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55c958073910_0 .net *"_ivl_10", 15 0, L_0x55c958099810;  1 drivers
L_0x7fe35475fa80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c958073a10_0 .net/2u *"_ivl_14", 15 0, L_0x7fe35475fa80;  1 drivers
v0x55c958073af0_0 .net *"_ivl_17", 15 0, L_0x55c958099a80;  1 drivers
v0x55c958073bb0_0 .net *"_ivl_5", 0 0, L_0x55c9580990f0;  1 drivers
v0x55c958073c90_0 .net *"_ivl_6", 15 0, L_0x55c958099190;  1 drivers
v0x55c958073dc0_0 .net *"_ivl_9", 15 0, L_0x55c958099560;  1 drivers
v0x55c958073ea0_0 .net "addr_rt", 4 0, L_0x55c958099db0;  1 drivers
v0x55c958073f80_0 .var "b_flag", 0 0;
v0x55c958074040_0 .net "funct", 5 0, L_0x55c958099050;  1 drivers
v0x55c9580741b0_0 .var "hi", 31 0;
v0x55c958074290_0 .net "instructionword", 31 0, v0x55c9580816d0_0;  alias, 1 drivers
v0x55c958074370_0 .var "lo", 31 0;
v0x55c958074450_0 .var "memaddroffset", 31 0;
v0x55c958074530_0 .var "multresult", 63 0;
v0x55c958074610_0 .net "op1", 31 0, L_0x55c958098c00;  alias, 1 drivers
v0x55c9580746f0_0 .net "op2", 31 0, L_0x55c958098d50;  alias, 1 drivers
v0x55c9580747d0_0 .net "opcode", 5 0, L_0x55c958098fb0;  1 drivers
v0x55c9580748b0_0 .var "result", 31 0;
v0x55c958074990_0 .net "shamt", 4 0, L_0x55c958099cb0;  1 drivers
v0x55c958074a70_0 .net/s "sign_op1", 31 0, L_0x55c958098c00;  alias, 1 drivers
v0x55c958074b30_0 .net/s "sign_op2", 31 0, L_0x55c958098d50;  alias, 1 drivers
v0x55c958074bd0_0 .net "simmediatedata", 31 0, L_0x55c9580998f0;  1 drivers
v0x55c958074c90_0 .net "simmediatedatas", 31 0, L_0x55c9580998f0;  alias, 1 drivers
v0x55c958074d50_0 .net "uimmediatedata", 31 0, L_0x55c958099b70;  1 drivers
v0x55c958074e10_0 .net "unsign_op1", 31 0, L_0x55c958098c00;  alias, 1 drivers
v0x55c958074ed0_0 .net "unsign_op2", 31 0, L_0x55c958098d50;  alias, 1 drivers
v0x55c958074fe0_0 .var "unsigned_result", 31 0;
E_0x55c957fa57b0/0 .event anyedge, v0x55c9580747d0_0, v0x55c958074040_0, v0x55c9580746f0_0, v0x55c958074990_0;
E_0x55c957fa57b0/1 .event anyedge, v0x55c958074610_0, v0x55c958074530_0, v0x55c958073ea0_0, v0x55c958074bd0_0;
E_0x55c957fa57b0/2 .event anyedge, v0x55c958074d50_0, v0x55c958074fe0_0;
E_0x55c957fa57b0 .event/or E_0x55c957fa57b0/0, E_0x55c957fa57b0/1, E_0x55c957fa57b0/2;
L_0x55c958098fb0 .part v0x55c9580816d0_0, 26, 6;
L_0x55c958099050 .part v0x55c9580816d0_0, 0, 6;
L_0x55c9580990f0 .part v0x55c9580816d0_0, 15, 1;
LS_0x55c958099190_0_0 .concat [ 1 1 1 1], L_0x55c9580990f0, L_0x55c9580990f0, L_0x55c9580990f0, L_0x55c9580990f0;
LS_0x55c958099190_0_4 .concat [ 1 1 1 1], L_0x55c9580990f0, L_0x55c9580990f0, L_0x55c9580990f0, L_0x55c9580990f0;
LS_0x55c958099190_0_8 .concat [ 1 1 1 1], L_0x55c9580990f0, L_0x55c9580990f0, L_0x55c9580990f0, L_0x55c9580990f0;
LS_0x55c958099190_0_12 .concat [ 1 1 1 1], L_0x55c9580990f0, L_0x55c9580990f0, L_0x55c9580990f0, L_0x55c9580990f0;
L_0x55c958099190 .concat [ 4 4 4 4], LS_0x55c958099190_0_0, LS_0x55c958099190_0_4, LS_0x55c958099190_0_8, LS_0x55c958099190_0_12;
L_0x55c958099560 .part v0x55c9580816d0_0, 0, 16;
L_0x55c958099810 .concat [ 16 0 0 0], L_0x55c958099560;
L_0x55c9580998f0 .concat [ 16 16 0 0], L_0x55c958099810, L_0x55c958099190;
L_0x55c958099a80 .part v0x55c9580816d0_0, 0, 16;
L_0x55c958099b70 .concat [ 16 16 0 0], L_0x55c958099a80, L_0x7fe35475fa80;
L_0x55c958099cb0 .part v0x55c9580816d0_0, 6, 5;
L_0x55c958099db0 .part v0x55c9580816d0_0, 16, 5;
S_0x55c958075210 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x55c958040240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55c9580753c0_0 .net "clk", 0 0, v0x55c958080fe0_0;  alias, 1 drivers
v0x55c958075480_0 .var "curr_addr", 31 0;
v0x55c958075560_0 .net "enable", 0 0, L_0x55c95809b400;  alias, 1 drivers
v0x55c958075600_0 .net "next_addr", 31 0, v0x55c95807ff40_0;  1 drivers
v0x55c9580756e0_0 .net "reset", 0 0, v0x55c958081860_0;  alias, 1 drivers
S_0x55c958075890 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55c958040240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c958075a70_0 .net "clk", 0 0, v0x55c958080fe0_0;  alias, 1 drivers
v0x55c958075b40_0 .var "data", 31 0;
v0x55c958075c00_0 .net "data_in", 31 0, v0x55c9580741b0_0;  alias, 1 drivers
v0x55c958075d00_0 .net "data_out", 31 0, v0x55c958075b40_0;  alias, 1 drivers
v0x55c958075dc0_0 .net "enable", 0 0, L_0x55c958099ec0;  alias, 1 drivers
v0x55c958075ed0_0 .net "reset", 0 0, v0x55c958081860_0;  alias, 1 drivers
S_0x55c958076020 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55c958040240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c958076280_0 .net "clk", 0 0, v0x55c958080fe0_0;  alias, 1 drivers
v0x55c958076390_0 .var "data", 31 0;
v0x55c958076470_0 .net "data_in", 31 0, v0x55c958074370_0;  alias, 1 drivers
v0x55c958076540_0 .net "data_out", 31 0, v0x55c958076390_0;  alias, 1 drivers
v0x55c958076600_0 .net "enable", 0 0, L_0x55c958099ec0;  alias, 1 drivers
v0x55c9580766f0_0 .net "reset", 0 0, v0x55c958081860_0;  alias, 1 drivers
S_0x55c958076860 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55c958040240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55c958097950 .functor BUFZ 32, L_0x55c958098560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c9580989c0 .functor BUFZ 32, L_0x55c9580987e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c9580775e0_2 .array/port v0x55c9580775e0, 2;
L_0x55c958098ad0 .functor BUFZ 32, v0x55c9580775e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c958076a90_0 .net *"_ivl_0", 31 0, L_0x55c958098560;  1 drivers
v0x55c958076b90_0 .net *"_ivl_10", 6 0, L_0x55c958098880;  1 drivers
L_0x7fe35475fa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c958076c70_0 .net *"_ivl_13", 1 0, L_0x7fe35475fa38;  1 drivers
v0x55c958076d30_0 .net *"_ivl_2", 6 0, L_0x55c958098600;  1 drivers
L_0x7fe35475f9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c958076e10_0 .net *"_ivl_5", 1 0, L_0x7fe35475f9f0;  1 drivers
v0x55c958076f40_0 .net *"_ivl_8", 31 0, L_0x55c9580987e0;  1 drivers
v0x55c958077020_0 .net "r_clk", 0 0, v0x55c958080fe0_0;  alias, 1 drivers
v0x55c9580770c0_0 .net "r_clk_enable", 0 0, v0x55c958081080_0;  alias, 1 drivers
v0x55c958077180_0 .net "read_data1", 31 0, L_0x55c958097950;  alias, 1 drivers
v0x55c958077260_0 .net "read_data2", 31 0, L_0x55c9580989c0;  alias, 1 drivers
v0x55c958077340_0 .net "read_reg1", 4 0, L_0x55c958096ba0;  alias, 1 drivers
v0x55c958077420_0 .net "read_reg2", 4 0, L_0x55c958096e00;  alias, 1 drivers
v0x55c958077500_0 .net "register_v0", 31 0, L_0x55c958098ad0;  alias, 1 drivers
v0x55c9580775e0 .array "registers", 0 31, 31 0;
v0x55c958077bb0_0 .net "reset", 0 0, v0x55c958081860_0;  alias, 1 drivers
v0x55c958077c50_0 .net "write_control", 0 0, L_0x55c958097660;  alias, 1 drivers
v0x55c958077d10_0 .net "write_data", 31 0, L_0x55c9580981c0;  alias, 1 drivers
v0x55c958077f00_0 .net "write_reg", 4 0, L_0x55c9580974d0;  alias, 1 drivers
L_0x55c958098560 .array/port v0x55c9580775e0, L_0x55c958098600;
L_0x55c958098600 .concat [ 5 2 0 0], L_0x55c958096ba0, L_0x7fe35475f9f0;
L_0x55c9580987e0 .array/port v0x55c9580775e0, L_0x55c958098880;
L_0x55c958098880 .concat [ 5 2 0 0], L_0x55c958096e00, L_0x7fe35475fa38;
    .scope S_0x55c958076860;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9580775e0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55c958076860;
T_1 ;
    %wait E_0x55c957fcc280;
    %load/vec4 v0x55c958077bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c9580770c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c958077c50_0;
    %load/vec4 v0x55c958077f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c958077d10_0;
    %load/vec4 v0x55c958077f00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9580775e0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c9580525c0;
T_2 ;
    %wait E_0x55c957fa57b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
    %load/vec4 v0x55c9580747d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55c958074040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55c958074b30_0;
    %ix/getv 4, v0x55c958074990_0;
    %shiftl 4;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55c958074b30_0;
    %ix/getv 4, v0x55c958074990_0;
    %shiftr 4;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55c958074b30_0;
    %ix/getv 4, v0x55c958074990_0;
    %shiftr/s 4;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55c958074b30_0;
    %load/vec4 v0x55c958074e10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55c958074b30_0;
    %load/vec4 v0x55c958074e10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55c958074b30_0;
    %load/vec4 v0x55c958074e10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55c958074a70_0;
    %pad/s 64;
    %load/vec4 v0x55c958074b30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55c958074530_0, 0, 64;
    %load/vec4 v0x55c958074530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c9580741b0_0, 0, 32;
    %load/vec4 v0x55c958074530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c958074370_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55c958074e10_0;
    %pad/u 64;
    %load/vec4 v0x55c958074ed0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c958074530_0, 0, 64;
    %load/vec4 v0x55c958074530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c9580741b0_0, 0, 32;
    %load/vec4 v0x55c958074530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c958074370_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074b30_0;
    %mod/s;
    %store/vec4 v0x55c9580741b0_0, 0, 32;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074b30_0;
    %div/s;
    %store/vec4 v0x55c958074370_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074ed0_0;
    %mod;
    %store/vec4 v0x55c9580741b0_0, 0, 32;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074ed0_0;
    %div;
    %store/vec4 v0x55c958074370_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55c958074610_0;
    %store/vec4 v0x55c9580741b0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55c958074610_0;
    %store/vec4 v0x55c958074370_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074b30_0;
    %add;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074ed0_0;
    %add;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074ed0_0;
    %sub;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074ed0_0;
    %and;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074ed0_0;
    %or;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074ed0_0;
    %xor;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074ed0_0;
    %or;
    %inv;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074b30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074ed0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55c958073ea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55c958074a70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55c958074a70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55c958074a70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55c958074a70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074b30_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c9580746f0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55c958074a70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55c958074a70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958073f80_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074c90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074d50_0;
    %and;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074d50_0;
    %or;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55c958074e10_0;
    %load/vec4 v0x55c958074d50_0;
    %xor;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55c958074d50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c958074fe0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074450_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074450_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074450_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074450_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074450_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074450_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074450_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55c958074a70_0;
    %load/vec4 v0x55c958074bd0_0;
    %add;
    %store/vec4 v0x55c958074450_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55c958074fe0_0;
    %store/vec4 v0x55c9580748b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c958076020;
T_3 ;
    %wait E_0x55c957fcc280;
    %load/vec4 v0x55c9580766f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c958076390_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c958076600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c958076470_0;
    %assign/vec4 v0x55c958076390_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c958075890;
T_4 ;
    %wait E_0x55c957fcc280;
    %load/vec4 v0x55c958075ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c958075b40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c958075dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c958075c00_0;
    %assign/vec4 v0x55c958075b40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c958075210;
T_5 ;
    %wait E_0x55c957fcc280;
    %load/vec4 v0x55c9580756e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c958075480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c958075560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c958075600_0;
    %assign/vec4 v0x55c958075480_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c958040240;
T_6 ;
    %wait E_0x55c957fcc280;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55c9580809a0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55c95807eb30_0, v0x55c95807da30_0, v0x55c958080580_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55c958080270_0, v0x55c958080410_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55c9580801a0_0, v0x55c958080340_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55c958080640_0, v0x55c958080ad0_0, v0x55c958080800_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55c95807fe80_0, v0x55c958080c40_0, v0x55c958080ba0_0, v0x55c95807ef90_0, v0x55c95807e800_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55c95807e150_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c958040240;
T_7 ;
    %wait E_0x55c957fcdd40;
    %load/vec4 v0x55c95807dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c95807e240_0;
    %load/vec4 v0x55c95807de90_0;
    %add;
    %store/vec4 v0x55c95807ff40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c95807ebf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c95807e240_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c95807eb30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c95807ff40_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c95807ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55c9580801a0_0;
    %store/vec4 v0x55c95807ff40_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c95807e240_0;
    %store/vec4 v0x55c95807ff40_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c958040240;
T_8 ;
    %wait E_0x55c957fcc280;
    %load/vec4 v0x55c9580809a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c95807e0b0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c95807e150_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55c95807e0b0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c95803fa40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958080fe0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55c958080fe0_0;
    %inv;
    %store/vec4 v0x55c958080fe0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55c95803fa40;
T_10 ;
    %fork t_1, S_0x55c95803fe10;
    %jmp t_0;
    .scope S_0x55c95803fe10;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958081860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c958081080_0, 0, 1;
    %wait E_0x55c957fcc280;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c958081860_0, 0, 1;
    %wait E_0x55c957fcc280;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c958072e40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c958081300_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55c958073110_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c9580731f0_0, 0, 5;
    %load/vec4 v0x55c958072e40_0;
    %store/vec4 v0x55c9580732d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c958072f00_0, 0, 16;
    %load/vec4 v0x55c958073110_0;
    %load/vec4 v0x55c9580731f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c9580732d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c958072f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c958072fe0_0, 0, 32;
    %load/vec4 v0x55c958072fe0_0;
    %store/vec4 v0x55c9580816d0_0, 0, 32;
    %load/vec4 v0x55c958081300_0;
    %load/vec4 v0x55c958072e40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55c958081300_0, 0, 32;
    %wait E_0x55c957fcc280;
    %delay 2, 0;
    %load/vec4 v0x55c9580813d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55c958081210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55c958072e40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c958072e40_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c958072e40_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x55c958073110_0, 0, 6;
    %load/vec4 v0x55c958072e40_0;
    %store/vec4 v0x55c9580731f0_0, 0, 5;
    %load/vec4 v0x55c958072e40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c9580732d0_0, 0, 5;
    %load/vec4 v0x55c958072e40_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55c958072f00_0, 0, 16;
    %load/vec4 v0x55c958073110_0;
    %load/vec4 v0x55c9580731f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c9580732d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c958072f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c958072fe0_0, 0, 32;
    %load/vec4 v0x55c958072fe0_0;
    %store/vec4 v0x55c9580816d0_0, 0, 32;
    %wait E_0x55c957fcc280;
    %delay 2, 0;
    %load/vec4 v0x55c958072e40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c958072e40_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c958072e40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c9580733b0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55c958073110_0, 0, 6;
    %load/vec4 v0x55c958072e40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c9580731f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c9580732d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c958072f00_0, 0, 16;
    %load/vec4 v0x55c958073110_0;
    %load/vec4 v0x55c9580731f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c9580732d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c958072f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c958072fe0_0, 0, 32;
    %load/vec4 v0x55c958072fe0_0;
    %store/vec4 v0x55c9580816d0_0, 0, 32;
    %wait E_0x55c957fcc280;
    %delay 2, 0;
    %load/vec4 v0x55c958072e40_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55c958073490_0, 0, 16;
    %load/vec4 v0x55c958073490_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x55c958073490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c958072c60_0, 0, 32;
    %vpi_call/w 5 127 "$display", "%b", v0x55c958072c60_0 {0 0 0};
    %load/vec4 v0x55c9580733b0_0;
    %load/vec4 v0x55c958072e40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55c9580733b0_0, 0, 32;
    %load/vec4 v0x55c9580733b0_0;
    %load/vec4 v0x55c958072c60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55c958072d60_0, 0, 32;
    %load/vec4 v0x55c958081770_0;
    %load/vec4 v0x55c958072d60_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55c958072d60_0, v0x55c958081770_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x55c958072e40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c958072e40_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c95803fa40;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sltiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
