$date
	Wed Apr 03 18:04:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module licznik_asynchr_tb $end
$scope module r1 $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 4 # q [3:0] $end
$scope module tff0 $end
$var wire 1 ! clk $end
$var wire 1 $ d $end
$var wire 1 " reset $end
$var wire 1 % q $end
$scope module dff0 $end
$var wire 1 ! clk $end
$var wire 1 $ d $end
$var wire 1 " reset $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 & clk $end
$var wire 1 ' d $end
$var wire 1 " reset $end
$var wire 1 ( q $end
$scope module dff0 $end
$var wire 1 & clk $end
$var wire 1 ' d $end
$var wire 1 " reset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$scope module tff2 $end
$var wire 1 ) clk $end
$var wire 1 * d $end
$var wire 1 " reset $end
$var wire 1 + q $end
$scope module dff0 $end
$var wire 1 ) clk $end
$var wire 1 * d $end
$var wire 1 " reset $end
$var reg 1 + q $end
$upscope $end
$upscope $end
$scope module tff3 $end
$var wire 1 , clk $end
$var wire 1 - d $end
$var wire 1 " reset $end
$var wire 1 . q $end
$scope module dff0 $end
$var wire 1 , clk $end
$var wire 1 - d $end
$var wire 1 " reset $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
1-
0,
0+
1*
0)
0(
1'
0&
0%
1$
b0 #
1"
0!
$end
#5000
1!
#10000
0!
#15000
1!
#18000
0"
#20000
0!
#21000
0$
1&
b1 #
1%
#25000
1!
#30000
0!
#31000
1$
0&
b0 #
0%
#32000
0'
1)
b10 #
1(
#35000
1!
#40000
0!
#41000
0$
1&
b11 #
1%
#45000
1!
#50000
0!
#51000
1$
0&
b10 #
0%
#52000
1'
0)
b0 #
0(
#53000
0*
1,
b100 #
1+
#55000
1!
#60000
0!
#61000
0$
1&
b101 #
1%
#65000
1!
#70000
0!
#71000
1$
0&
b100 #
0%
#72000
0'
1)
b110 #
1(
#75000
1!
#80000
0!
#81000
0$
1&
b111 #
1%
#85000
1!
#90000
0!
#91000
1$
0&
b110 #
0%
#92000
1'
0)
b100 #
0(
#93000
1*
0,
b0 #
0+
#94000
0-
b1000 #
1.
#95000
1!
#100000
0!
#101000
0$
1&
b1001 #
1%
#105000
1!
#110000
0!
#111000
1$
0&
b1000 #
0%
#112000
0'
1)
b1010 #
1(
#115000
1!
#120000
0!
#121000
0$
1&
b1011 #
1%
#125000
1!
#130000
0!
#131000
1$
0&
b1010 #
0%
#132000
1'
0)
b1000 #
0(
#133000
0*
1,
b1100 #
1+
#135000
1!
#140000
0!
#141000
0$
1&
b1101 #
1%
#145000
1!
#150000
0!
#151000
1$
0&
b1100 #
0%
#152000
0'
1)
b1110 #
1(
#155000
1!
#160000
0!
#161000
0$
1&
b1111 #
1%
#165000
1!
#170000
0!
#171000
1$
0&
b1110 #
0%
#172000
1'
0)
b1100 #
0(
#173000
1*
0,
b1000 #
0+
#174000
1-
b0 #
0.
#175000
1!
#180000
0!
#181000
0$
1&
b1 #
1%
#185000
1!
#190000
0!
#191000
1$
0&
b0 #
0%
#192000
0'
1)
b10 #
1(
#195000
1!
#198000
1'
0)
b0 #
0(
1"
#200000
0!
#205000
1!
#208000
0"
#210000
0!
#211000
0$
1&
b1 #
1%
#215000
1!
#220000
0!
#221000
1$
0&
b0 #
0%
#222000
0'
1)
b10 #
1(
#225000
1!
#228000
