// Seed: 3300609387
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2
);
  logic id_4;
  wand id_5;
  logic [7:0] id_6 = id_2;
  assign id_5 = id_2 == -1'b0 * id_5;
  assign id_6[-1] = -1'b0 - id_0 ? id_0 : 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri id_2,
    input wand id_3,
    input uwire id_4,
    output wor id_5,
    output tri1 id_6,
    output tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    output uwire id_12
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8
  );
  assign id_5 = 1 - id_4;
endmodule
