{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_E2 " "New assignment LOCATION with value PIN_E2 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1598005558547 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_E2 " "Assignment LOCATION with value PIN_E2 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1598005558547 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1598005558547 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_E2 " "New assignment LOCATION with value PIN_E2 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1598005558618 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_E2 " "Assignment LOCATION with value PIN_E2 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1598005558618 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1598005558618 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_E2 " "New assignment LOCATION with value PIN_E2 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1598005558682 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_E2 " "Assignment LOCATION with value PIN_E2 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1598005558682 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1598005558682 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1598005558733 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598005559690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598005559691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 06:25:59 2020 " "Processing started: Fri Aug 21 06:25:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598005559691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598005559691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_fit --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598005559691 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598005559878 ""}
{ "Info" "0" "" "Project  = Microcomputer" {  } {  } 0 0 "Project  = Microcomputer" 0 0 "Fitter" 0 0 1598005559879 ""}
{ "Info" "0" "" "Revision = Microcomputer" {  } {  } 0 0 "Revision = Microcomputer" 0 0 "Fitter" 0 0 1598005559879 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1598005561251 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microcomputer 5CEFA2F23I7 " "Selected device 5CEFA2F23I7 for design \"Microcomputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598005561292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598005561354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598005561355 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598005561718 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1598005561747 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598005561870 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1598005561929 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1598005567774 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "cpuClock~CLKENA0 397 global CLKCTRL_G2 " "cpuClock~CLKENA0 with 397 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1598005568100 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1598005568100 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1598005568100 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 638 global CLKCTRL_G7 " "clk~inputCLKENA0 with 638 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1598005568100 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "n_reset~inputCLKENA0 241 global CLKCTRL_G5 " "n_reset~inputCLKENA0 with 241 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1598005568100 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1598005568100 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1598005568100 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver n_reset~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver n_reset~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad n_reset PIN_V18 " "Refclk input I/O pad n_reset is placed onto PIN_V18" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1598005568101 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1598005568101 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1598005568101 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598005568102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598005568139 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598005568145 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598005568158 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1598005568170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1598005568170 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598005568176 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1598005569636 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1598005569637 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1598005569697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1598005569698 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1598005569699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598005570079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1598005570087 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598005570087 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598005570338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598005573556 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1598005574667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598005588654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598005600049 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598005606814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598005606814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598005609295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X11_Y23 X21_Y33 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33"} { { 12 { 0 ""} 11 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1598005617096 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598005617096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1598005636690 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598005636690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598005636695 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.86 " "Total time spent on timing analysis during the Fitter is 10.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1598005645462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598005645506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598005648364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598005648366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598005652762 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598005662664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/output_files/Microcomputer.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/output_files/Microcomputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598005663424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6395 " "Peak virtual memory: 6395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598005665711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 06:27:45 2020 " "Processing ended: Fri Aug 21 06:27:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598005665711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598005665711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598005665711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598005665711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598005667211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598005667212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 06:27:47 2020 " "Processing started: Fri Aug 21 06:27:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598005667212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598005667212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598005667212 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598005673420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598005674817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 06:27:54 2020 " "Processing ended: Fri Aug 21 06:27:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598005674817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598005674817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598005674817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598005674817 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598005675540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598005676453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598005676454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 06:27:55 2020 " "Processing started: Fri Aug 21 06:27:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598005676454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1598005676454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Microcomputer -c Microcomputer " "Command: quartus_sta Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1598005676454 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1598005676644 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1598005677923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005677976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005677977 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1598005678699 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005678700 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuClock cpuClock " "create_clock -period 1.000 -name cpuClock cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598005678716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598005678716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name T80s:cpu1\|IORQ_n T80s:cpu1\|IORQ_n " "create_clock -period 1.000 -name T80s:cpu1\|IORQ_n T80s:cpu1\|IORQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598005678716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BRG:brg1\|baud_clk BRG:brg1\|baud_clk " "create_clock -period 1.000 -name BRG:brg1\|baud_clk BRG:brg1\|baud_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598005678716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BRG:brg4\|baud_clk BRG:brg4\|baud_clk " "create_clock -period 1.000 -name BRG:brg4\|baud_clk BRG:brg4\|baud_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598005678716 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598005678716 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1598005678749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598005678957 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1598005678960 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1598005678979 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598005679409 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598005679409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.702 " "Worst-case setup slack is -11.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.702           -3758.742 clk  " "  -11.702           -3758.742 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.623           -3572.793 cpuClock  " "  -10.623           -3572.793 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.450            -297.411 BRG:brg1\|baud_clk  " "   -8.450            -297.411 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.340            -292.956 BRG:brg4\|baud_clk  " "   -8.340            -292.956 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.342            -642.222 T80s:cpu1\|IORQ_n  " "   -5.342            -642.222 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005679418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.163 " "Worst-case hold slack is -4.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.163             -44.804 clk  " "   -4.163             -44.804 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.277             -49.993 cpuClock  " "   -3.277             -49.993 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.152             -13.876 T80s:cpu1\|IORQ_n  " "   -2.152             -13.876 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.982 BRG:brg4\|baud_clk  " "   -0.138              -0.982 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.106 BRG:brg1\|baud_clk  " "   -0.106              -0.106 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005679467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.032 " "Worst-case recovery slack is -8.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.032            -213.939 BRG:brg1\|baud_clk  " "   -8.032            -213.939 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.809            -206.835 BRG:brg4\|baud_clk  " "   -7.809            -206.835 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844              -6.298 T80s:cpu1\|IORQ_n  " "   -1.844              -6.298 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.974              -9.666 clk  " "   -0.974              -9.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005679485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.130 " "Worst-case removal slack is -0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -0.502 T80s:cpu1\|IORQ_n  " "   -0.130              -0.502 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.238 BRG:brg4\|baud_clk  " "   -0.061              -0.238 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873               0.000 clk  " "    0.873               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 BRG:brg1\|baud_clk  " "    0.960               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005679501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -491.092 cpuClock  " "   -3.166            -491.092 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1817.847 clk  " "   -2.636           -1817.847 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -262.796 T80s:cpu1\|IORQ_n  " "   -2.636            -262.796 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -105.211 BRG:brg4\|baud_clk  " "   -2.636            -105.211 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -103.735 BRG:brg1\|baud_clk  " "   -2.636            -103.735 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005679515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005679515 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598005679572 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598005679572 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1598005679589 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598005679649 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598005684829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598005685488 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598005685574 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598005685574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.403 " "Worst-case setup slack is -12.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.403           -3707.732 clk  " "  -12.403           -3707.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.577           -3529.687 cpuClock  " "  -10.577           -3529.687 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.373            -289.443 BRG:brg1\|baud_clk  " "   -8.373            -289.443 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.245            -288.382 BRG:brg4\|baud_clk  " "   -8.245            -288.382 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.595            -656.738 T80s:cpu1\|IORQ_n  " "   -5.595            -656.738 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005685585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.979 " "Worst-case hold slack is -3.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.979             -55.749 clk  " "   -3.979             -55.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.257             -50.135 cpuClock  " "   -3.257             -50.135 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944              -9.836 T80s:cpu1\|IORQ_n  " "   -1.944              -9.836 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.874 BRG:brg4\|baud_clk  " "   -0.128              -0.874 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.064 BRG:brg1\|baud_clk  " "   -0.064              -0.064 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005685624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.902 " "Worst-case recovery slack is -7.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.902            -210.593 BRG:brg1\|baud_clk  " "   -7.902            -210.593 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.808            -205.525 BRG:brg4\|baud_clk  " "   -7.808            -205.525 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.163              -8.018 T80s:cpu1\|IORQ_n  " "   -2.163              -8.018 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -8.907 clk  " "   -0.897              -8.907 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005685640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.092 " "Worst-case removal slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.389 BRG:brg4\|baud_clk  " "   -0.092              -0.389 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 T80s:cpu1\|IORQ_n  " "    0.185               0.000 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 clk  " "    0.813               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 BRG:brg1\|baud_clk  " "    0.859               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005685655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -509.204 cpuClock  " "   -3.166            -509.204 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1759.348 clk  " "   -2.636           -1759.348 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -266.596 T80s:cpu1\|IORQ_n  " "   -2.636            -266.596 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -104.268 BRG:brg4\|baud_clk  " "   -2.636            -104.268 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -104.066 BRG:brg1\|baud_clk  " "   -2.636            -104.066 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005685669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005685669 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598005685715 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598005685715 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1598005685728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598005686091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598005689735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598005690260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598005690292 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598005690292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.315 " "Worst-case setup slack is -5.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.315           -1736.028 cpuClock  " "   -5.315           -1736.028 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.172           -1600.803 clk  " "   -5.172           -1600.803 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.893            -132.070 BRG:brg1\|baud_clk  " "   -3.893            -132.070 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.855            -126.282 BRG:brg4\|baud_clk  " "   -3.855            -126.282 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433            -269.146 T80s:cpu1\|IORQ_n  " "   -2.433            -269.146 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005690301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.108 " "Worst-case hold slack is -2.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108             -24.945 clk  " "   -2.108             -24.945 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614             -24.333 cpuClock  " "   -1.614             -24.333 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220              -4.083 T80s:cpu1\|IORQ_n  " "   -1.220              -4.083 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330              -4.618 BRG:brg4\|baud_clk  " "   -0.330              -4.618 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 BRG:brg1\|baud_clk  " "   -0.026              -0.026 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005690342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.862 " "Worst-case recovery slack is -3.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.862            -101.984 BRG:brg1\|baud_clk  " "   -3.862            -101.984 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.418             -90.283 BRG:brg4\|baud_clk  " "   -3.418             -90.283 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -1.230 T80s:cpu1\|IORQ_n  " "   -0.615              -1.230 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 clk  " "    0.018               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005690357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.320 " "Worst-case removal slack is -0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320              -1.274 T80s:cpu1\|IORQ_n  " "   -0.320              -1.274 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246              -3.435 BRG:brg4\|baud_clk  " "   -0.246              -3.435 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 BRG:brg1\|baud_clk  " "    0.336               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 clk  " "    0.426               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005690372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -120.394 cpuClock  " "   -2.636            -120.394 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1307.476 clk  " "   -2.174           -1307.476 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -115.018 T80s:cpu1\|IORQ_n  " "   -2.174            -115.018 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -53.550 BRG:brg4\|baud_clk  " "   -2.174             -53.550 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -52.995 BRG:brg1\|baud_clk  " "   -2.174             -52.995 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005690383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005690383 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598005690431 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598005690431 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1598005690443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598005691025 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598005691055 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598005691055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.583 " "Worst-case setup slack is -4.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.583           -1306.932 clk  " "   -4.583           -1306.932 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.395           -1418.584 cpuClock  " "   -4.395           -1418.584 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.525            -117.992 BRG:brg1\|baud_clk  " "   -3.525            -117.992 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.483            -112.682 BRG:brg4\|baud_clk  " "   -3.483            -112.682 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262            -253.142 T80s:cpu1\|IORQ_n  " "   -2.262            -253.142 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005691066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.840 " "Worst-case hold slack is -1.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840             -27.287 clk  " "   -1.840             -27.287 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591             -24.366 cpuClock  " "   -1.591             -24.366 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085              -3.000 T80s:cpu1\|IORQ_n  " "   -1.085              -3.000 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279              -4.358 BRG:brg4\|baud_clk  " "   -0.279              -4.358 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 BRG:brg1\|baud_clk  " "   -0.026              -0.026 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005691105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.407 " "Worst-case recovery slack is -3.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.407             -90.274 BRG:brg1\|baud_clk  " "   -3.407             -90.274 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.147             -83.204 BRG:brg4\|baud_clk  " "   -3.147             -83.204 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645              -1.290 T80s:cpu1\|IORQ_n  " "   -0.645              -1.290 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 clk  " "    0.105               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005691123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.228 " "Worst-case removal slack is -0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -3.404 BRG:brg4\|baud_clk  " "   -0.228              -3.404 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218              -0.869 T80s:cpu1\|IORQ_n  " "   -0.218              -0.869 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 BRG:brg1\|baud_clk  " "    0.251               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 clk  " "    0.364               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005691139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -120.466 cpuClock  " "   -2.636            -120.466 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1419.866 clk  " "   -2.174           -1419.866 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -107.089 T80s:cpu1\|IORQ_n  " "   -2.174            -107.089 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -52.766 BRG:brg1\|baud_clk  " "   -2.174             -52.766 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -52.698 BRG:brg4\|baud_clk  " "   -2.174             -52.698 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598005691151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598005691151 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598005691209 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598005691209 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598005694029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598005694032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5231 " "Peak virtual memory: 5231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598005694225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 06:28:14 2020 " "Processing ended: Fri Aug 21 06:28:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598005694225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598005694225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598005694225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598005694225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1598005695591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598005695592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 21 06:28:15 2020 " "Processing started: Fri Aug 21 06:28:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598005695592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1598005695592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1598005695592 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1598005697460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microcomputer.vho C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/simulation/modelsim/ simulation " "Generated file Microcomputer.vho in folder \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15_Cyclone_V/Multicomp-MPM/Microcomputer_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598005698760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598005698906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 21 06:28:18 2020 " "Processing ended: Fri Aug 21 06:28:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598005698906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598005698906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598005698906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1598005698906 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1598005699600 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1598005699601 ""}
