

================================================================
== Vitis HLS Report for 'window_max_pool'
================================================================
* Date:           Tue Nov 19 23:15:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_max_pool_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.468 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [src/yolo_max_pool.cpp:159]   --->   Operation 3 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [src/yolo_max_pool.cpp:159]   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [src/yolo_max_pool.cpp:159]   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [src/yolo_max_pool.cpp:159]   --->   Operation 6 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.42ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %p_read_2, i16 %p_read11"   --->   Operation 7 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.80ns)   --->   "%select_ln160 = select i1 %icmp_ln1649, i16 %p_read_2, i16 %p_read11" [src/yolo_max_pool.cpp:160]   --->   Operation 8 'select' 'select_ln160' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (2.42ns)   --->   "%icmp_ln1649_1 = icmp_slt  i16 %select_ln160, i16 %p_read_1"   --->   Operation 9 'icmp' 'icmp_ln1649_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.80ns)   --->   "%select_ln160_1 = select i1 %icmp_ln1649_1, i16 %p_read_1, i16 %select_ln160" [src/yolo_max_pool.cpp:160]   --->   Operation 10 'select' 'select_ln160_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.23>
ST_2 : Operation 11 [1/1] (2.42ns)   --->   "%icmp_ln1649_2 = icmp_slt  i16 %select_ln160_1, i16 %p_read"   --->   Operation 11 'icmp' 'icmp_ln1649_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.80ns)   --->   "%max_V = select i1 %icmp_ln1649_2, i16 %p_read, i16 %select_ln160_1" [src/yolo_max_pool.cpp:160]   --->   Operation 12 'select' 'max_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln164 = ret i16 %max_V" [src/yolo_max_pool.cpp:164]   --->   Operation 13 'ret' 'ret_ln164' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read         (read  ) [ 011]
p_read_1       (read  ) [ 000]
p_read_2       (read  ) [ 000]
p_read11       (read  ) [ 000]
icmp_ln1649    (icmp  ) [ 000]
select_ln160   (select) [ 000]
icmp_ln1649_1  (icmp  ) [ 000]
select_ln160_1 (select) [ 011]
icmp_ln1649_2  (icmp  ) [ 000]
max_V          (select) [ 000]
ret_ln164      (ret   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="p_read_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="16" slack="0"/>
<pin id="12" dir="0" index="1" bw="16" slack="0"/>
<pin id="13" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="p_read_1_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="16" slack="0"/>
<pin id="18" dir="0" index="1" bw="16" slack="0"/>
<pin id="19" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="p_read_2_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="16" slack="0"/>
<pin id="24" dir="0" index="1" bw="16" slack="0"/>
<pin id="25" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_read11_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="icmp_ln1649_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="select_ln160_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="0" index="2" bw="16" slack="0"/>
<pin id="44" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln160/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="icmp_ln1649_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="select_ln160_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln160_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="icmp_ln1649_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="1"/>
<pin id="64" dir="0" index="1" bw="16" slack="1"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_2/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="max_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="1"/>
<pin id="69" dir="0" index="2" bw="16" slack="1"/>
<pin id="70" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="p_read_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="1"/>
<pin id="74" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="78" class="1005" name="select_ln160_1_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="1"/>
<pin id="80" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln160_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="8" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="6" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="20"><net_src comp="8" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="4" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="22" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="28" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="34" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="28" pin="2"/><net_sink comp="40" pin=2"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="16" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="16" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="40" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="71"><net_src comp="62" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="10" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="77"><net_src comp="72" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="81"><net_src comp="54" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="83"><net_src comp="78" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: window_max_pool : p_read1 | {1 }
	Port: window_max_pool : p_read2 | {1 }
	Port: window_max_pool : p_read3 | {1 }
	Port: window_max_pool : p_read4 | {1 }
  - Chain level:
	State 1
		select_ln160 : 1
		icmp_ln1649_1 : 2
		select_ln160_1 : 3
	State 2
		max_V : 1
		ret_ln164 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  select_ln160_fu_40  |    0    |    16   |
|  select  | select_ln160_1_fu_54 |    0    |    16   |
|          |      max_V_fu_66     |    0    |    16   |
|----------|----------------------|---------|---------|
|          |   icmp_ln1649_fu_34  |    0    |    13   |
|   icmp   |  icmp_ln1649_1_fu_48 |    0    |    13   |
|          |  icmp_ln1649_2_fu_62 |    0    |    13   |
|----------|----------------------|---------|---------|
|          |   p_read_read_fu_10  |    0    |    0    |
|   read   |  p_read_1_read_fu_16 |    0    |    0    |
|          |  p_read_2_read_fu_22 |    0    |    0    |
|          |  p_read11_read_fu_28 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    87   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    p_read_reg_72    |   16   |
|select_ln160_1_reg_78|   16   |
+---------------------+--------+
|        Total        |   32   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   87   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   87   |
+-----------+--------+--------+
