$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % cin $end
  $var wire 1 & sum $end
  $var wire 1 ' cout $end
 $upscope $end
 $scope module full_adder $end
  $var wire 1 ( a $end
  $var wire 1 ) b $end
  $var wire 1 * cin $end
  $var wire 1 + sum $end
  $var wire 1 , cout $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
#1000
1%
1&
1*
1+
#2000
1$
0%
1)
0*
#3000
1%
0&
1'
1*
0+
1,
#4000
1#
0$
0%
1&
0'
1(
0)
0*
1+
0,
#5000
1%
0&
1'
1*
0+
1,
#6000
1$
0%
1)
0*
#7000
1%
1&
1*
1+
