Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: state_reg[0]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1460.6
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.4)
Data arrival time: 433.8
Slack: 1026.8
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    73,   36                       
state_reg[2]/CK->Q       DFF_X1*                 rr    153.5    153.5    153.5      0.0      0.0      3.5     45.5      5    37,   36  /PD_TOP        (1.10)
i_0_0_63/A->ZN           INV_X8                  rf    164.5     11.0     10.9      0.1     15.3      2.8     18.1      4    37,   36  /PD_TOP        (1.10)
i_0_0_60/A1->ZN          NAND2_X4                fr    185.3     20.8     20.7      0.1      5.0      2.7     18.1      4    37,   36  /PD_TOP        (1.10)
i_0_0_54/A2->ZN          NAND2_X4                rf    211.1     25.8     25.8      0.0     17.0      3.7     22.4      5    37,   36  /PD_TOP        (1.10)
i_0_0_23/B->ZN           OAI211_X4               fr    241.2     30.1     30.0      0.1     14.3      1.5      9.9      2    37,   36  /PD_TOP        (1.10)
i_0_0_22/B2->ZN          AOI21_X4                rf    263.3     22.1     22.1      0.0     28.0      1.5      9.5      2    37,   36  /PD_TOP        (1.10)
i_0_0_21/B2->ZN          AOI22_X4                fr    338.1     74.8     74.8      0.0      9.8      0.7     26.2      1    37,   36  /PD_TOP        (1.10)
i_0_0_20/A->ZN           INV_X8                  rf    343.8      5.7      5.7      0.0     50.8      0.7      3.3      1    37,   36  /PD_TOP        (1.10)
i_0_0_17/C2->ZN          AOI211_X2               fr    415.4     71.6     71.6      0.0      3.3      1.4      9.6      2    37,   36  /PD_TOP        (1.10)
i_0_0_15/B2->ZN          AOI21_X2                rf    433.8     18.4     18.4      0.0     62.2      0.7      1.9      1    37,   36  /PD_TOP        (1.10)
state_reg[0]/D           DFF_X1                   f    433.8      0.0               0.0      6.5                             37,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[2]
    (Clocked by rtDefaultClock R)
Endpoint: state_reg[2]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1469.1
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.9)
Data arrival time: 1005.5
Slack: 463.6
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[2]                    {set_input_delay}        f    700.0    700.0    700.0                        5.4     11.4      2    37,    0                       
i_0_0_49/A2->ZN          OR3_X4                  ff    801.5    101.5    101.1      0.4    100.0      0.7      4.8      1    37,   36  /PD_TOP        (1.10)
i_0_0_47/B1->ZN          AOI21_X4                fr    856.9     55.4     55.4      0.0     12.0      0.6     26.1      1    37,   36  /PD_TOP        (1.10)
i_0_0_46/A->ZN           INV_X8                  rf    869.3     12.4     12.4      0.0     47.2      2.7     16.6      4    37,   36  /PD_TOP        (1.10)
i_0_0_41/A1->ZN          NAND2_X4*               fr    899.7     30.4     30.4      0.0      4.8      2.1     33.4      3    37,   36  /PD_TOP        (1.10)
i_0_0_40/A->ZN           INV_X8                  rf    909.6      9.9      9.9      0.0     15.3      2.1     14.0      3    37,   36  /PD_TOP        (1.10)
i_0_0_39/B2->ZN          AOI22_X4                fr    971.1     61.5     61.5      0.0      4.5      0.7     17.8      2    37,   36  /PD_TOP        (1.10)
i_0_0_38/A2->ZN          AND2_X4                 rr   1005.5     34.4     34.4      0.0     40.9      0.7      1.8      1    37,   36  /PD_TOP        (1.10)
state_reg[2]/D           DFF_X1                   r   1005.5      0.0               0.0      6.5                             37,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[2]
    (Clocked by rtDefaultClock R)
Endpoint: alarmbuzz
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 1029.3
Slack: 20.7
Logic depth: 10
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[2]                    {set_input_delay}        f    700.0    700.0    700.0                        4.6     11.4      2    37,    0                       
i_0_0_49/A2->ZN          OR3_X4                  ff    801.5    101.5    101.1      0.4    100.0      0.7      4.8      1    37,   36  /PD_TOP        (1.10)
i_0_0_47/B1->ZN          AOI21_X4                fr    856.9     55.4     55.4      0.0     12.0      0.6     26.1      1    37,   36  /PD_TOP        (1.10)
i_0_0_46/A->ZN           INV_X8                  rf    869.3     12.4     12.4      0.0     47.2      2.7     16.6      4    37,   36  /PD_TOP        (1.10)
i_0_0_41/A1->ZN          NAND2_X4*               fr    899.7     30.4     30.4      0.0      4.8      2.1     33.4      3    37,   36  /PD_TOP        (1.10)
i_0_0_40/A->ZN           INV_X8                  rf    909.6      9.9      9.9      0.0     15.3      2.1     14.0      3    37,   36  /PD_TOP        (1.10)
i_0_0_14/B1->ZN          AOI21_X4                fr    934.6     25.0     25.0      0.0      4.5      0.8      4.8      1    37,   36  /PD_TOP        (1.10)
i_0_0_13/B2->ZN          OAI22_X4                rf    960.0     25.4     25.4      0.0     22.2      0.7      4.7      1    37,   36  /PD_TOP        (1.10)
i_0_0_12/A2->ZN          NAND2_X4                fr    978.0     18.0     18.0      0.0     11.1      0.7      4.6      1    37,   36  /PD_TOP        (1.10)
i_0_0_11/A->ZN           OAI21_X2                rf    995.5     17.5     17.5      0.0      9.7      0.7      2.9      1    37,   36  /PD_TOP        (1.10)
i_0_0_10/A2->ZN          AND2_X4                 ff   1028.9     33.4     33.4      0.0      8.9      4.8     14.8      1    37,   36  /PD_TOP        (1.10)
alarmbuzz                                         f   1029.3      0.4               0.4      8.2                             73,   36                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: rdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 452.4
Slack: 597.6
Logic depth: 5
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    73,   36                       
state_reg[0]/CK->Q       DFF_X1*                 rr    156.9    156.9    156.9      0.0      0.0      4.9     54.3      7    37,   36  /PD_TOP        (1.10)
i_0_0_59/A2->ZN          NAND2_X4                rf    180.4     23.5     23.4      0.1     15.3      2.9     19.0      4    37,   36  /PD_TOP        (1.10)
i_0_0_55/B2->ZN          OAI21_X4                fr    217.9     37.5     37.4      0.1     12.9      1.4      7.6      2    37,   36  /PD_TOP        (1.10)
i_0_0_8/A2->ZN           AND2_X4                 rr    254.1     36.2     36.2      0.0     22.2      1.4      9.5      2    37,   36  /PD_TOP        (1.10)
i_0_0_7/B2->ZN           AOI21_X2                rf    267.9     13.8     13.8      0.0     10.5      0.8      2.4      1    37,   36  /PD_TOP        (1.10)
i_0_0_5/B3->ZN           OAI33_X1                fr    452.0    184.1    184.1      0.0      7.0      4.8     14.8      1    37,   36  /PD_TOP        (1.10)
rdoor                                             r    452.4      0.4               0.4    157.5                              0,   36                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
