{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629563992869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629563992869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 21 13:39:52 2021 " "Processing started: Sat Aug 21 13:39:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629563992869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563992869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquina -c Maquina " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquina -c Maquina" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629563992869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629563993205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629563993205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina-Escolha " "Found design unit 1: Maquina-Escolha" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629564000913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina " "Found entity 1: Maquina" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629564000913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Maquina " "Elaborating entity \"Maquina\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629564000943 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M05 Maquina.vhd(35) " "VHDL Process Statement warning at Maquina.vhd(35): signal \"M05\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629564000944 "|Maquina"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M1 Maquina.vhd(49) " "VHDL Process Statement warning at Maquina.vhd(49): signal \"M1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629564000944 "|Maquina"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY Maquina.vhd(68) " "VHDL Process Statement warning at Maquina.vhd(68): inferring latch(es) for signal or variable \"DISPLAY\", which holds its previous value in one or more paths through the process" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629564000944 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[0\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[0\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000944 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[1\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[1\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[2\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[2\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[3\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[3\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[4\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[4\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[5\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[5\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[6\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[6\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[7\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[7\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[8\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[8\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[9\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[9\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[10\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[10\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[11\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[11\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[12\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[12\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[13\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[13\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[14\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[14\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[15\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[15\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[16\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[16\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[17\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[17\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[18\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[18\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[19\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[19\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[20\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[20\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[21\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[21\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[22\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[22\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[23\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[23\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[24\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[24\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[25\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[25\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[26\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[26\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[27\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[27\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[28\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[28\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[29\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[29\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[30\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[30\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[31\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[31\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[32\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[32\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[33\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[33\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[34\] Maquina.vhd(68) " "Inferred latch for \"DISPLAY\[34\]\" at Maquina.vhd(68)" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564000945 "|Maquina"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[26\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[26\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[25\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[25\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[21\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[21\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[19\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[19\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[18\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[18\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[12\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[12\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[11\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[11\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[7\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[7\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[5\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[5\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[4\]\$latch DISPLAY\[0\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[4\]\$latch\" merged with LATCH primitive \"DISPLAY\[0\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[27\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[27\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[17\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[17\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[16\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[16\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[15\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[15\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[9\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[9\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[2\]\$latch DISPLAY\[1\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[2\]\$latch\" merged with LATCH primitive \"DISPLAY\[1\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[24\]\$latch DISPLAY\[3\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[24\]\$latch\" merged with LATCH primitive \"DISPLAY\[3\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[23\]\$latch DISPLAY\[6\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[23\]\$latch\" merged with LATCH primitive \"DISPLAY\[6\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[22\]\$latch DISPLAY\[6\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[22\]\$latch\" merged with LATCH primitive \"DISPLAY\[6\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[13\]\$latch DISPLAY\[10\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[13\]\$latch\" merged with LATCH primitive \"DISPLAY\[10\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[33\]\$latch DISPLAY\[20\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[33\]\$latch\" merged with LATCH primitive \"DISPLAY\[20\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DISPLAY\[32\]\$latch DISPLAY\[20\]\$latch " "Duplicate LATCH primitive \"DISPLAY\[32\]\$latch\" merged with LATCH primitive \"DISPLAY\[20\]\$latch\"" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629564001434 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1629564001434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[3\]\$latch " "Latch DISPLAY\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M1\[0\] " "Ports D and ENA on the latch are fed by the same signal M1\[0\]" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629564001435 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629564001435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[6\]\$latch " "Latch DISPLAY\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M1\[0\] " "Ports D and ENA on the latch are fed by the same signal M1\[0\]" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629564001436 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629564001436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[10\]\$latch " "Latch DISPLAY\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M1\[0\] " "Ports D and ENA on the latch are fed by the same signal M1\[0\]" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629564001436 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629564001436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[20\]\$latch " "Latch DISPLAY\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Add0~synth " "Ports ENA and PRE on the latch are fed by the same signal Add0~synth" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629564001436 ""}  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629564001436 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[8\] VCC " "Pin \"DISPLAY\[8\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629564001445 "|Maquina|DISPLAY[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[28\] VCC " "Pin \"DISPLAY\[28\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629564001445 "|Maquina|DISPLAY[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[29\] VCC " "Pin \"DISPLAY\[29\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629564001445 "|Maquina|DISPLAY[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[30\] VCC " "Pin \"DISPLAY\[30\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629564001445 "|Maquina|DISPLAY[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[31\] VCC " "Pin \"DISPLAY\[31\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629564001445 "|Maquina|DISPLAY[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[34\] VCC " "Pin \"DISPLAY\[34\]\" is stuck at VCC" {  } { { "Maquina.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/Maquina Pronta/Maquina/Maquina.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629564001445 "|Maquina|DISPLAY[34]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629564001445 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629564001525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629564002067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629564002067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629564002102 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629564002102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629564002102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629564002102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629564002125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 21 13:40:02 2021 " "Processing ended: Sat Aug 21 13:40:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629564002125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629564002125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629564002125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629564002125 ""}
