<template><register name='reg0' length='64'/><register name='reg1' length='64'/><constant name='of0' length='16'/><instruction name='lw'><argument name='reg0'/><argument name='reg1'/><argument name='of0'/><situation><branch name='situation'/><access><cache level='1' type='DATA' id='l1Miss' /><microtlb type='DATA' id='mtlbMiss' /></access></situation><external name='virt1' id='virtual'/><external name='phys2' id='physical'/></instruction><register name='reg2' length='64'/><constant name='of3' length='16'/><instruction name='sb'><argument name='reg2'/><argument name='reg0'/><argument name='of3'/><situation><branch name='situation'/><access><cache level='1' type='DATA' id='l1Miss' /><microtlb type='DATA' id='mtlbMiss' /></access></situation><external name='virt4' id='virtual'/><external name='phys5' id='physical'/></instruction><assume name='l1RowNotEqual'><argument name='phys5'/><argument name='phys2'/></assume><assume name='l1TagNotEqual'><argument name='phys5'/><argument name='phys2'/></assume></template>
