// Seed: 1397918588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_1 == 1'd0;
  wire id_7;
  id_8(
      .id_0(id_3 < id_4),
      .id_1(id_5),
      .id_2(id_9 - id_1),
      .id_3(1),
      .id_4(id_6),
      .id_5(1),
      .id_6(1 == 1),
      .id_7(1),
      .id_8(1),
      .id_9(id_3++),
      .id_10(1'b0),
      .id_11(id_4),
      .id_12(""),
      .id_13(id_7),
      .id_14(1),
      .id_15(1),
      .min(id_6),
      .id_16(),
      .id_17(id_4),
      .id_18(id_6 > id_9),
      .id_19(1'b0),
      .id_20(1)
  );
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    output supply0 id_7,
    input wor id_8,
    output uwire id_9,
    input tri1 id_10,
    output tri id_11,
    output wor id_12,
    output tri1 id_13,
    input uwire id_14
);
  tri  id_16 = 1 + id_10;
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_16, id_17
  );
endmodule
