// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2022 TQ-Systems GmbH
 */

/dts-v1/;

#include "fsl-imx8mn.dtsi"

/ {
	model = "TQ-Systems EEBUS-GW-LC/L";
	compatible = "tq,egw", "fsl,imx8mn";

	aliases {
		mmc0 = &usdhc3;
		/delete-property/ mmc1;
		/delete-property/ mmc2;

		serial1 = &uart3;
		serial2 = &uart2;
	};

	chosen {
		bootargs = "console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200";
		stdout-path = &uart1;
	};

	reg_usdhc3_vmmc: regulator-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	busfreq {
		status = "disabled";
	};
};

&cpu_crit0 {
	temperature = <105000>;
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>, <&pinctrl_fec1mdio>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio1 28 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	phy-reset-post-delay = <5>;
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};
	};
};

	/*
	Pad Control Register

	| 0  | 0    | 0   | 0   | 0x   | 00x |
	| PE | HYS  | PUE | ODE | FSEL | DSE |

	PE: Pull Resistors Enable
	HYS: Hysteresis Enable

	PUE:
	0 — Select pull-down resistors
	1 — Select pull-up resistors

	ODE: Open Drain Enable

	FSEL:
	0x - Select slow slew rate (SR=1)
	1x — Select fast slew rate (SR=0)

	DSE:
	00x — Drive strength X1
	10x — Drive strength X2
	01x — Drive strength X4
	11x — Drive strength X6

	GPIO: 0x80 [HYS|slow|X1] (no pull up)
	I2C: 0x400001C0 [SION|PE|HYS|PUE|slow|X1]
	UART: 0x0 [slow|X1] (no pull up)
	UDHC: 0x1D0 [PE|HYS|PUE|fast|X1]
	UDHC100: 0x1D4 [PE|HYS|PUE|fast|x2]
	UDHC200: 0x1D2 [PE|HYS|PUE|fast|x4]
	ENET_MDIO: 0x0 [slow|x1] (no pull up)
	ENET_TX: 0x0 [slow|x1] (no pull up)
	ENET_RX: 0x90 [HYS|fast|x1] (no pull up)
	ENET_GPIO: 0x10 [fast|x1] (no pull up)
	*/
#define PUE	(1 << 8)
#define HYS	(1 << 7)
#define PU	PUE | (1 << 6)
#define PD	PUE | (0 << 6)
#define ODE	(1 << 5)
#define FSLEW	(1 << 4)
#define DSE_X1	(0)
#define DSE_X2	(4)
#define DSE_X4	(2)
#define DSE_X6	(6)
#define IMX_PAD_SION 0x40000000
&iomuxc {
	pinctrl_fec1: fec1grp {
		fsl,pins = <
			MX8MN_IOMUXC_ENET_TD2__CCMSRCGPCMIX_ENET_REF_CLK_ROOT		0x10
			MX8MN_IOMUXC_ENET_TD1__ENET1_RGMII_TD1		0x0
			MX8MN_IOMUXC_ENET_TD0__ENET1_RGMII_TD0		0x0
			MX8MN_IOMUXC_ENET_RD1__ENET1_RGMII_RD1		0x90
			MX8MN_IOMUXC_ENET_RD0__ENET1_RGMII_RD0		0x90
			MX8MN_IOMUXC_ENET_RX_CTL__ENET1_RGMII_RX_CTL	0x90
			MX8MN_IOMUXC_ENET_TX_CTL__ENET1_RGMII_TX_CTL	0x0

			MX8MN_IOMUXC_ENET_RD2__GPIO1_IO28		0x10
			MX8MN_IOMUXC_ENET_RD3__GPIO1_IO29		0x10
		>;
	};

	pinctrl_fec1mdio: fec1mdiogrp {
		fsl,pins = <
			MX8MN_IOMUXC_ENET_MDC__ENET1_MDC		0x0
			MX8MN_IOMUXC_ENET_MDIO__ENET1_MDIO		0x0
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C1_SCL__I2C1_SCL		(IMX_PAD_SION | PU | HYS )
			MX8MN_IOMUXC_I2C1_SDA__I2C1_SDA		(IMX_PAD_SION | PU | HYS )
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX8MN_IOMUXC_UART1_RXD__UART1_DCE_RX	0x0
			MX8MN_IOMUXC_UART1_TXD__UART1_DCE_TX	0x0
		>;
	};

	pinctrl_usdhc3_gpio: usdhc3grpgpio {
		fsl,pins = <
			MX8MN_IOMUXC_SD2_CD_B__GPIO2_IO12	0x80
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_WE_B__USDHC3_CLK		0x1d0
			MX8MN_IOMUXC_NAND_WP_B__USDHC3_CMD		0x1d0
			MX8MN_IOMUXC_NAND_DATA04__USDHC3_DATA0		0x1d0
			MX8MN_IOMUXC_NAND_DATA05__USDHC3_DATA1		0x1d0
			MX8MN_IOMUXC_NAND_DATA06__USDHC3_DATA2		0x1d0
			MX8MN_IOMUXC_NAND_DATA07__USDHC3_DATA3		0x1d0
			MX8MN_IOMUXC_NAND_RE_B__USDHC3_DATA4		0x1d0
			MX8MN_IOMUXC_NAND_CE2_B__USDHC3_DATA5		0x1d0
			MX8MN_IOMUXC_NAND_CE3_B__USDHC3_DATA6		0x1d0
			MX8MN_IOMUXC_NAND_CLE__USDHC3_DATA7		0x1d0
			MX8MN_IOMUXC_NAND_CE1_B__USDHC3_STROBE 		0x1d0
			MX8MN_IOMUXC_NAND_READY_B__USDHC3_RESET_B	0x80
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_WE_B__USDHC3_CLK		0x1d4
			MX8MN_IOMUXC_NAND_WP_B__USDHC3_CMD		0x1d4
			MX8MN_IOMUXC_NAND_DATA04__USDHC3_DATA0		0x1d4
			MX8MN_IOMUXC_NAND_DATA05__USDHC3_DATA1		0x1d4
			MX8MN_IOMUXC_NAND_DATA06__USDHC3_DATA2		0x1d4
			MX8MN_IOMUXC_NAND_DATA07__USDHC3_DATA3		0x1d4
			MX8MN_IOMUXC_NAND_RE_B__USDHC3_DATA4		0x1d4
			MX8MN_IOMUXC_NAND_CE2_B__USDHC3_DATA5		0x1d4
			MX8MN_IOMUXC_NAND_CE3_B__USDHC3_DATA6		0x1d4
			MX8MN_IOMUXC_NAND_CLE__USDHC3_DATA7		0x1d4
			MX8MN_IOMUXC_NAND_CE1_B__USDHC3_STROBE 		0x1d4
			MX8MN_IOMUXC_NAND_READY_B__USDHC3_RESET_B	0x80
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_WE_B__USDHC3_CLK		0x1d2
			MX8MN_IOMUXC_NAND_WP_B__USDHC3_CMD		0x1d2
			MX8MN_IOMUXC_NAND_DATA04__USDHC3_DATA0		0x1d2
			MX8MN_IOMUXC_NAND_DATA05__USDHC3_DATA1		0x1d2
			MX8MN_IOMUXC_NAND_DATA06__USDHC3_DATA2		0x1d2
			MX8MN_IOMUXC_NAND_DATA07__USDHC3_DATA3		0x1d2
			MX8MN_IOMUXC_NAND_RE_B__USDHC3_DATA4		0x1d2
			MX8MN_IOMUXC_NAND_CE2_B__USDHC3_DATA5		0x1d2
			MX8MN_IOMUXC_NAND_CE3_B__USDHC3_DATA6		0x1d2
			MX8MN_IOMUXC_NAND_CLE__USDHC3_DATA7		0x1d2
			MX8MN_IOMUXC_NAND_CE1_B__USDHC3_STROBE 		0x1d2
			MX8MN_IOMUXC_NAND_READY_B__USDHC3_RESET_B	0x80
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX8MN_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B		0x80
		>;
	};
};

/* console */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&usbotg1 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_gpio>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>, <&pinctrl_usdhc3_gpio>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>, <&pinctrl_usdhc3_gpio>;
	bus-width = <8>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	disable-wp;
	vmmc-supply = <&reg_usdhc3_vmmc>;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	status = "okay";
};
