
asic_hardblock_params:
  hardblocks:
    #This is a sample settings file for the hard block flow

    ###############################################################
    ###################### PLOTTING SETTINGS ######################
    ###############################################################
    #The coffe repo path is used to find other python files in coffe in the analyze_results dir
    - coffe_repo_path : ~/rad_gen/COFFE
      #This is where parsed results will be generated 
      condensed_results_folder : ~/rad_gen/unit_tests/outputs/asic_dse/custom_flow/inv/results

      ###############################################################
      ###################### PARALLEL SETTINGS ######################
      ###############################################################

      #This is the folder which will contain the parallel asic flow directory structure
      parallel_hardblock_folder : ~/rad_gen/unit_tests/outputs/asic_dse/custom_flow

      #The maximum number of cores to be assigned to the parallel flow
      mp_num_cores : 8

      ###############################################################
      ###################### PTN SETTINGS ###########################
      ###############################################################

      #runs the partition flow on the design
      partition_flag : False

      ###############################################################
      ###################### RUN SETTINGS ###########################
      ###############################################################

      #############################################
      ########## General Design Settings ##########
      #############################################

      #node size of process in nm
      process_size : 65

      #Absolute paths to directories containing power_timing_noise information for the desired process
      process_lib_paths : 
        - /CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b
        - /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpzn65gpgv2_140c

      # The folder in which all the design files are located:
      design_folder : ~/rad_gen/input_designs/inv/rtl

      # The design language. Should be either 'verilog', 'vhdl' or 'sverilog'
      design_language : sverilog

      # The exponents of delay and area in the cost function.
      # cost  :  (delay ^ delay_cost_exp) * (area ^ area_cost_exp)
      delay_cost_exp : 1.0
      area_cost_exp : 1.0

      #Hardblock run type (comb vs solo) comb uses a geometric combination of all input params and solo uses the first inputted value of each field
      #hb_run_type : "solo"

      ########################################
      ########## Synthesis Settings ##########
      ########################################

      # Name of the clock pin in the design
      clock_pin_name : clk

      # Desired clock period in ns
      clock_period : [1.53]

      # Wire loading model to be used
      wire_selection : [WireAreaLowkCon]

      # Name of the top-level entity in the design
      top_level : inv

      # The name of the folder in which post-synthesis files and synthesis reports are to be stored
      synth_folder : ~/rad_gen/output_designs/custom_flow/inv/synth

      # Do you want to be informed of warnings during synthesis?
      show_warnings : True

      # Should the flow terminate after synthesis?
      # A value of "False" will continue into placement and routing
      synthesis_only : False

      # Do you want to provide a saif file for power analysis?
      # In case of setting this to "True" a saif.saif file should be provided
      read_saif_file : False

      # If you don't want to provide a saif file, specify the switching activity parameters below:
      static_probability : 0.5
      toggle_rate : 25

      # Should COFFE generate an activity file for the design (using modelsim)
      generate_activity_file : False
      
      # Location of the library files.
      # if you have more than one library, please provide them similiar to the example below.
      target_libraries :
      - /CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.db
      - /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpzn65gpgv2_140c/tpzn65gpgv2wc.db

      ##############################################
      ########## Place and Route Settings ##########
      ##############################################

      pnr_tool : innovus

      # Libraries required in EDI:
      metal_layers : [10]

      #names of metal layers starting from the bottom-most layer on the left. use a python list format. 
      metal_layer_names : ["M1", "M2", "M3", "M4", "M5", "M6", "M7", "M8", "M9","AP"]

      #names of metal layers to use for each side of the power ring
      #order: top, bottom, left, right
      power_ring_metal_layer_names : ["M1", "M1", "M2", "M2"]

      #name of the file to use for layer mapping. used for stream out.
      #set it to None if you want the tool to create a generic map file
      map_file : streamOut.map

      #specify names of ground and power pins and nets in the library
      gnd_net : VSS
      gnd_pin : VSS
      pwr_net : VDD
      pwr_pin : VDD
      tilehi_tielo_cells_between_power_gnd : True


      #specify footprint names for inverters, buffers, delays.
      #this is optional. you can get these values from the lib file.
      #you can also specify None, if you can't find them in the lib file.
      inv_footprint : INVD0
      buf_footprint : BUFFD1
      delay_footprint : DEL0

      #list of filler cell names. use a python list format.
      #the names can be obtained from .lib files.
      filler_cell_names : ["FILL1", "FILL16", "FILL1_LL", "FILL2", "FILL32", "FILL64", "FILL8", "FILL_NW_FA_LL", "FILL_NW_HH", "FILL_NW_LL"]

      #name of the core site in the floorplan. can be obtained from lef files.
      core_site_name : core

      #specify the utilization of the core site. you can specify multiple ones on different lines.
      core_utilization : ["0.70"]

      lef_files : 
        - /CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef
        - /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Back_End/lef/tpzn65gpgv2_140c/mt_2/9lm/lef/antenna_9lm.lef
        - /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Back_End/lef/tpzn65gpgv2_140c/mt_2/9lm/lef/tpzn65gpgv2_9lm.lef

      best_case_libs : 
        - /CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib
        - /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpzn65gpgv2_140c/tpzn65gpgv2bc.lib

      standard_libs : 
        - /CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib
        - /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpzn65gpgv2_140c/tpzn65gpgv2tc.lib

      worst_case_libs : 
        - /CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib
        - /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpzn65gpgv2_140c/tpzn65gpgv2wc.lib



      # EDI settings:
      power_ring_width : 1.8
      power_ring_spacing : 1.8
      height_to_width_ratio : 4.0

      space_around_core : 10


      # The folder in which place and route reports and post-routing netlists and spef files will be stored
      pr_folder : ~/rad_gen/output_designs/custom_flow/inv/pnr


      ##############################################
      ########## Prime Time Settings ###############
      ##############################################

      # mode_signal : [mode_0, mode_1]

      #Timing Power Libraries used for PT timing/power analysis
      primetime_libs : 
        - tcbn65gpluswc.db

      primetime_folder : ~/rad_gen/output_designs/custom_flow/inv/pt

      # # COFFE parameters:
      # # These params specify how the asic hardblock is connected and floorplanned into FPGA
      # # Will provide values to be used in hardblock mux transistor sizing
      # name : hard_block
      # num_gen_inputs : 288
      # crossbar_population : 0.5
      # height : 1
      # num_gen_outputs : 288
      # num_dedicated_outputs : 0
      # soft_logic_per_block : 0.1
      # area_scale_factor : 0.12
      # freq_scale_factor : 1.35
      # power_scale_factor : 0.3
      # input_usage : 0.8
      # num_crossbars : 1
      # crossbar_modelling : optimistic

      ############################################ INFO ############################################
      #Contains run settings for the parallel hardblock flow
      ############################################ INFO ############################################
      hb_run_params:
        param_filters: 
          period : ["1.53"]
          wiremdl : ["WireAreaLowkCon"]
          mlayer : ["10"]
          util : ["0.70"]
        synth :
          run_flag : True
        pnr:
          run_flag : True
          override_outputs : False
        sta:
          run_flag : True
      ############################################ INFO ############################################
      #Contains settings for floorplanning and partitioning in pnr flow
      ############################################ INFO ############################################
      #ptn_params:
        ################## FLOORPLANNING SETTINGS #################
        #scaled array used as higher level param in ptn_settings dict
        #use below format for lists related to key on left
        ################## THESE CAN BE USED FOR GEN AND RUN SETTINGS #########################
        #top_settings:
        #  scaling_array : [1]
        #  fp_init_dims : [948.4,947.0]
        #  fp_pin_spacing : 5
        #Specifies individual partitions to be created
        #partitions:
        #  - inst_name : gen_port_regs[1].channel_in_ff
        #    mod_name : c_dff_1_7
        #    fp_coords : [43.0, 920.0, 68.0, 953.0]



