// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) Aries Embbedded */

/dts-v1/;

#include "microchip-mpfs.dtsi"

/* Clock frequency (in Hz) of the rtcclk */
#define RTCCLK_FREQ		1000000

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	model = "Aries M100PFSEVP";
	compatible = "aries,m100pfsevp";

	aliases {
		serial1 = &uart1;
		ethernet0 = &mac0;
	};

	chosen {
		stdout-path = "serial1:115200n8";
	};

	cpus {
		timebase-frequency = <RTCCLK_FREQ>;
	};

	ddrc_cache_lo: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x40000000>;
	};

	ddrc_cache_hi: memory@1040000000 {
		device_type = "memory";
		reg = <0x10 0x40000000 0x0 0x40000000>;
	};
};

&refclk {
	clock-frequency = <125000000>;
};

&uart1 {
	status = "okay";
};

&mmc {
	status = "okay";
	bus-width = <8>;
	max-frequency = <50000000>;
	disable-wp;
	cap-mmc-highspeed;
	card-detect-delay = <200>;
	non-removable;
	no-1-8-v;
};

&mac0 {
	status = "okay";
	phy-mode = "gmii";
	phy-handle = <&phy0>;
	phy0: ethernet-phy@0 {
		reg = <0>;
	};
};

&mac1 {
	status = "disabled";
	phy-mode = "gmii";
	phy-handle = <&phy1>;
	phy1: ethernet-phy@1 {
		reg = <1>;
	};
};

&mbox {
	status = "okay";
};

&syscontroller {
	status = "okay";
};
