{
  "cpu": "mimxrt798s",
  "shadow_reg_base_addr_int": "0x40018000",
  "groups": [
    {
      "group": {
        "name": "Locks",
        "description": "Lock bits allowing to lock access to specified fuses"
      },
      "registers": [
        {
          "id": "fuse0",
          "name": "LOCK_CFG0",
          "description": "LOCK_CFG0 fuse word",
          "index_int": "0",
          "shadow_reg_offset_int": "0",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 3,
              "id": "fuse0-bits-0-2",
              "name": "BOOT_CFG0_LOCK",
              "description": "Boot Configuration Lock",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 9
            },
            {
              "width": 3,
              "id": "fuse0-bits-12-14",
              "name": "LOCK_CFG_LOCK",
              "description": "Lock for Fuse  Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 1
            }
          ]
        },
        {
          "id": "fuse1",
          "name": "LOCK_CFG1",
          "description": "LOCK_CFG1 fuse word",
          "index_int": "0x0001",
          "shadow_reg_offset_int": "0x0004",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 3
            },
            {
              "width": 3,
              "id": "fuse1-bits-3-5",
              "name": "XSPI0_IPED_CFG_LOCK",
              "description": "XSPI0 IPED configuration Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse1-bits-6-8",
              "name": "XSPI1_IPED_CFG_LOCK",
              "description": "XSPI1 IPED configuration Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 7
            }
          ]
        },
        {
          "id": "fuse2",
          "name": "LOCK_CFG2",
          "description": "LOCK_CFG2 fuse word",
          "index_int": "0x0002",
          "shadow_reg_offset_int": "0x0008",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 3
            },
            {
              "width": 3,
              "id": "fuse2-bits-3-5",
              "name": "ROTKH_LOCK",
              "description": "ROTKH Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse2-bits-6-8",
              "name": "GPR1_LOCK",
              "description": "Unique ID Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse2-bits-9-11",
              "name": "REVOKE_LOCK",
              "description": "Revoke Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 3
            },
            {
              "width": 1
            }
          ]
        },
        {
          "id": "fuse3",
          "name": "LOCK_CFG3",
          "description": "LOCK_CFG3 fuse word",
          "index_int": "0x0003",
          "shadow_reg_offset_int": "0x000C",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 3,
              "id": "fuse3-bits-0-2",
              "name": "LIFE_CYCLE_LOCK",
              "description": "Life Cycle Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 3
            },
            {
              "width": 3,
              "id": "fuse3-bits-6-8",
              "name": "NS_FW_VER_LOCK",
              "description": "Non-Secure Firmware version Lock Bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse3-bits-9-11",
              "name": "SEC_FW_VER_LOCK",
              "description": "Secure Firmware version Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse3-bits-12-14",
              "name": "GPR0_LOCK",
              "description": "GPR0 Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse3-bit-15",
              "name": "CUST_GP_BANK2_LOCK[0]",
              "description": "Customer BOOTCFG2 Lock bits(Write Protection bit[0])",
              "values": [
                {
                  "name": "NO WP",
                  "value": 0,
                  "description": "NO WP"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                }
              ]
            }
          ]
        },
        {
          "id": "fuse4",
          "name": "LOCK_CFG4",
          "description": "LOCK_CFG4 fuse word",
          "index_int": "0x0004",
          "shadow_reg_offset_int": "0x0010",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 15
            },
            {
              "width": 1,
              "id": "fuse4-bit-15",
              "name": "CUST_GP_BANK2_LOCK[1]",
              "description": "Customer BOOTCFG2 Lock bits(Over-write Protection bit[1])",
              "values": [
                {
                  "name": "No OP",
                  "value": 0,
                  "description": "No OP"
                },
                {
                  "name": "OP",
                  "value": 1,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                }
              ]
            }
          ]
        },
        {
          "id": "fuse5",
          "name": "LOCK_CFG5",
          "description": "LOCK_CFG5 fuse word",
          "index_int": "0x0005",
          "shadow_reg_offset_int": "0x0014",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 6
            },
            {
              "width": 3,
              "id": "fuse5-bits-6-8",
              "name": "BOOT_CFG1_LOCK",
              "description": "BOOT_CFG Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse5-bits-9-11",
              "name": "CUST_GP_BANK0_LOCK",
              "description": "Customer BOOTCFG0 Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse5-bits-12-14",
              "name": "CUST_GP_BANK1_LOCK",
              "description": "Customer BOOTCFG1 Lock bits",
              "values": [
                {
                  "name": "Unlocked",
                  "value": 0,
                  "description": "Unlocked (fuses can be read, sensed, burned or over-ridden in the corresponding OTP shadow register)"
                },
                {
                  "name": "WP",
                  "value": 1,
                  "description": "WP (Write Protect, the controlled field can not be burned)"
                },
                {
                  "name": "OP",
                  "value": 2,
                  "description": "OP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                },
                {
                  "name": "OP+WP",
                  "value": 3,
                  "description": "OP + WP (Over-ride + Write Protect, the controlled field can not be overridden nor burned)"
                },
                {
                  "name": "RP",
                  "value": 4,
                  "description": "RP (Read Protect, the controlled field  can be sensed only, but can't be read from shadow registers)"
                },
                {
                  "name": "RP+WP",
                  "value": 5,
                  "description": "RP+WP (Read + Write Protect, the controlled field can be sensed, overridden, but can't be read nor burned)"
                },
                {
                  "name": "RP+OP",
                  "value": 6,
                  "description": "RP+OP (Read + Over-ride Protect, the controlled field can be sensed, burned, but can't be read nor over-written)"
                },
                {
                  "name": "All Locks",
                  "value": 7,
                  "description": "All Locks (The controlled field can't be read, sensed, burned or overridden in corresponding OTP shadow register)"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse5-bit-15",
              "name": "CUST_GP_BANK2_LOCK[2]",
              "description": "Customer BOOTCFG2 Lock bits(Read Protection bit[2])",
              "values": [
                {
                  "name": "No RP",
                  "value": 0,
                  "description": "No RP"
                },
                {
                  "name": "RP",
                  "value": 1,
                  "description": "RP (Over-ride Protect, the controlled field shadow registers can not be over-written)"
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "OEM configuration",
        "description": "OEM device and Debug Credential (DC) constraints"
      },
      "registers": [
        {
          "id": "fuse37",
          "name": "DCFG_CC_SOCU",
          "description": "DCFG_CC_SOCU fuse word",
          "index_int": "0x0025",
          "shadow_reg_offset_int": "0x0094",
          "default_value_int": "0x0003",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0001",
            "read_lock_int": "0x0004",
            "operation_lock_int": "0x0002"
          },
          "bitfields": [
            {
              "width": 8,
              "id": "fuse37-bits-0-7",
              "name": "LC_STATE_RED",
              "description": "Redundant Life Cycle"
            },
            {
              "width": 1,
              "id": "fuse37-bit-8",
              "name": "CPU0_NIDEN_DIS",
              "description": "CPU0 Non-invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse37-bit-9",
              "name": "CPU0_DBGEN_DIS",
              "description": "CPU0 Invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse37-bit-10",
              "name": "CPU0_SPNIDEN_DIS",
              "description": "CPU0 Secure non-invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse37-bit-11",
              "name": "CPU0_SPIDEN_DIS",
              "description": "CPU0 Secure invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse37-bit-12",
              "name": "CPU1_NIDEN_DIS",
              "description": "CPU1 Non-invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse37-bit-13",
              "name": "CPU1_DBGEN_DIS",
              "description": "CPU1 Invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse37-bit-14",
              "name": "CPU1_SPNIDEN_DIS",
              "description": "CPU1 Secure non-invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse37-bit-15",
              "name": "CPU1_SPIDEN_DIS",
              "description": "CPU1 Secure invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 16
            }
          ]
        },
        {
          "id": "fuse132",
          "name": "IMAGE_KEY_REVOKE",
          "description": "Image key revoke",
          "index_int": "0x0084",
          "shadow_reg_offset_int": "0x0210",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "reg_width": 16
        },
        {
          "id": "fuse133",
          "name": "DCFG_CC_VU",
          "description": "General purpose MC counter",
          "index_int": "0x0085",
          "shadow_reg_offset_int": "0x0214",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "reg_width": 16
        },
        {
          "id": "fuse134",
          "name": "ROTK_USAGE",
          "description": "ROTK_USAGE fuse word",
          "index_int": "0x0086",
          "shadow_reg_offset_int": "0x0218",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 1,
              "id": "fuse134-bit-0",
              "name": "ROTK0_EX_IMG_AUTH",
              "description": "When set exclude RoTK0 from being used as root of trust key for boot image authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK0 as being used as root of trust key for boot image authentication"
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK0 from being used as root of trust key for boot image authentication."
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse134-bit-1",
              "name": "ROTK0_EX_SB3_AUTH",
              "description": "When set exclude RoTK0 from being used as root of trust key for FW update image (SB3) authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK0 as being used as root of trust key for FW update image (SB3) authentication."
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK0 from being used as root of trust key for FW update image (SB3) authentication."
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse134-bit-2",
              "name": "ROTK0_EX_DBG_AUTH",
              "description": "When set exclude RoTK0 from being used as root of trust key for debug authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK0 as being used as root of trust key for debug authentication."
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK0 from being used as root of trust key for debug authentication."
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1,
              "id": "fuse134-bit-4",
              "name": "ROTK1_EX_IMG_AUTH",
              "description": "When set exclude RoTK1 from being used as root of trust key for boot image authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK1 as being used as root of trust key for boot image authentication"
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK1 from being used as root of trust key for boot image authentication."
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse134-bit-5",
              "name": "ROTK1_EX_SB3_AUTH",
              "description": "When set exclude RoTK1 from being used as root of trust key for FW update image (SB3) authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK1 as being used as root of trust key for FW update image (SB3) authentication."
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK1 from being used as root of trust key for FW update image (SB3) authentication."
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse134-bit-6",
              "name": "ROTK1_EX_DBG_AUTH",
              "description": "When set exclude RoTK1 from being used as root of trust key for debug authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK1 as being used as root of trust key for debug authentication."
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK1 from being used as root of trust key for debug authentication."
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1,
              "id": "fuse134-bit-8",
              "name": "ROTK2_EX_IMG_AUTH",
              "description": "When set exclude RoTK2 from being used as root of trust key for boot image authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK2 as being used as root of trust key for boot image authentication"
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK2 from being used as root of trust key for boot image authentication."
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse134-bit-9",
              "name": "ROTK2_EX_SB3_AUTH",
              "description": "When set exclude RoTK2 from being used as root of trust key for FW update image (SB3) authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK2 as being used as root of trust key for FW update image (SB3) authentication."
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK2 from being used as root of trust key for FW update image (SB3) authentication."
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse134-bit-10",
              "name": "ROTK2_EX_DBG_AUTH",
              "description": "When set exclude RoTK2 from being used as root of trust key for debug authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK2 as being used as root of trust key for debug authentication."
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK2 from being used as root of trust key for debug authentication."
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1,
              "id": "fuse134-bit-12",
              "name": "ROTK3_EX_IMG_AUTH",
              "description": "When set exclude RoTK3 from being used as root of trust key for boot image authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK3 as being used as root of trust key for boot image authentication"
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK3 from being used as root of trust key for boot image authentication."
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse134-bit-13",
              "name": "ROTK3_EX_SB3_AUTH",
              "description": "When set exclude RoTK3 from being used as root of trust key for FW update image (SB3) authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK3 as being used as root of trust key for FW update image (SB3) authentication."
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK3 from being used as root of trust key for FW update image (SB3) authentication."
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse134-bit-14",
              "name": "ROTK3_EX_DBG_AUTH",
              "description": "When set exclude RoTK3 from being used as root of trust key for debug authentication.",
              "values": [
                {
                  "name": "Include",
                  "value": 0,
                  "description": "Include RoTK3 as being used as root of trust key for debug authentication."
                },
                {
                  "name": "Exclude",
                  "value": 1,
                  "description": "Exclude RoTK3 from being used as root of trust key for debug authentication."
                }
              ]
            },
            {
              "width": 1
            }
          ]
        },
        {
          "id": "Reserved135",
          "name": "Reserved",
          "description": "Reserved for future use. Modification may result in unpredictable system behavior. Software should not rely on the value.",
          "index_int": "0x0087",
          "shadow_reg_offset_int": "0x021C",
          "is_reserved": true,
          "reg_width": 16
        },
        {
          "id": "fuse143",
          "name": "DCFG_CC_SOCU_AHB",
          "description": "DCFG_CC_SOCU_AHB fuse word",
          "index_int": "0x008F",
          "shadow_reg_offset_int": "0x023C",
          "default_value_int": "0x0003",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0001",
            "read_lock_int": "0x0004",
            "operation_lock_int": "0x0002"
          },
          "bitfields": [
            {
              "width": 8,
              "id": "fuse143-bits-0-7",
              "name": "LC_STATE",
              "description": "Life Cycle"
            },
            {
              "width": 1,
              "id": "fuse143-bit-8",
              "name": "HIFI4_NIDEN_DIS",
              "description": "HiFi4 Non-invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse143-bit-9",
              "name": "HIFI4_DBGEN_DIS",
              "description": "HiFi4 debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse143-bit-10",
              "name": "HIFI1_NIDEN_DIS",
              "description": "HiFi1 Non-invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse143-bit-11",
              "name": "HIFI1_DBGEN_DIS",
              "description": "HiFi1 debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse143-bit-12",
              "name": "AHBAP_DBGEN_DIS",
              "description": "AHBAP Debug  Disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse143-bit-13",
              "name": "AHBAP_SPIDEN_DIS",
              "description": "AHBAP Secure non-invasive debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse143-bit-14",
              "name": "EZHV_DBGEN_DIS",
              "description": "EZHV debug disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse143-bit-15",
              "name": "SOC_CORESIGHT_DIS",
              "description": "CoreSight Disable",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 16
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "RKTH",
        "description": "OEM Root Key Table Hash"
      },
      "registers": [
        {
          "id": "fuse88",
          "name": "ROTKH0",
          "description": "Root of trust keys table hash",
          "index_int": "0x0058",
          "shadow_reg_offset_int": "0x0160",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse88-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse89",
          "name": "ROTKH1",
          "description": "Root of trust keys table hash",
          "index_int": "0x0059",
          "shadow_reg_offset_int": "0x0164",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse89-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse90",
          "name": "ROTKH2",
          "description": "Root of trust keys table hash",
          "index_int": "0x005A",
          "shadow_reg_offset_int": "0x0168",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse90-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse91",
          "name": "ROTKH3",
          "description": "Root of trust keys table hash",
          "index_int": "0x005B",
          "shadow_reg_offset_int": "0x016C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse91-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse92",
          "name": "ROTKH4",
          "description": "Root of trust keys table hash",
          "index_int": "0x005C",
          "shadow_reg_offset_int": "0x0170",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse92-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse93",
          "name": "ROTKH5",
          "description": "Root of trust keys table hash",
          "index_int": "0x005D",
          "shadow_reg_offset_int": "0x0174",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse93-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse94",
          "name": "ROTKH6",
          "description": "Root of trust keys table hash",
          "index_int": "0x005E",
          "shadow_reg_offset_int": "0x0178",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse94-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse95",
          "name": "ROTKH7",
          "description": "Root of trust keys table hash",
          "index_int": "0x005F",
          "shadow_reg_offset_int": "0x017C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse95-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse96",
          "name": "ROTKH8",
          "description": "Root of trust keys table hash",
          "index_int": "0x0060",
          "shadow_reg_offset_int": "0x0180",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse96-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse97",
          "name": "ROTKH9",
          "description": "Root of trust keys table hash",
          "index_int": "0x0061",
          "shadow_reg_offset_int": "0x0184",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse97-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse98",
          "name": "ROTKH10",
          "description": "Root of trust keys table hash",
          "index_int": "0x0062",
          "shadow_reg_offset_int": "0x0188",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse98-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        },
        {
          "id": "fuse99",
          "name": "ROTKH11",
          "description": "Root of trust keys table hash",
          "index_int": "0x0063",
          "shadow_reg_offset_int": "0x018C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse99-bits-0-31",
              "name": "ROTKH",
              "description": "Root of trust keys table hash"
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "NS_FW_VER",
        "description": "Non-Secure Firmware Version"
      },
      "registers": [
        {
          "id": "fuse112",
          "name": "NS_FW_VER0",
          "description": "NS_FW_VER0 fuse word",
          "index_int": "0x0070",
          "shadow_reg_offset_int": "0x01C0",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse112-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse113",
          "name": "NS_FW_VER1",
          "description": "NS_FW_VER1 fuse word",
          "index_int": "0x0071",
          "shadow_reg_offset_int": "0x01C4",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse113-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse114",
          "name": "NS_FW_VER2",
          "description": "NS_FW_VER2 fuse word",
          "index_int": "0x0072",
          "shadow_reg_offset_int": "0x01C8",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse114-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse115",
          "name": "NS_FW_VER3",
          "description": "NS_FW_VER3 fuse word",
          "index_int": "0x0073",
          "shadow_reg_offset_int": "0x01CC",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse115-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse116",
          "name": "NS_FW_VER4",
          "description": "NS_FW_VER4 fuse word",
          "index_int": "0x0074",
          "shadow_reg_offset_int": "0x01D0",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse116-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse117",
          "name": "NS_FW_VER5",
          "description": "NS_FW_VER5 fuse word",
          "index_int": "0x0075",
          "shadow_reg_offset_int": "0x01D4",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse117-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse118",
          "name": "NS_FW_VER6",
          "description": "NS_FW_VER6 fuse word",
          "index_int": "0x0076",
          "shadow_reg_offset_int": "0x01D8",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse118-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse119",
          "name": "NS_FW_VER7",
          "description": "NS_FW_VER7 fuse word",
          "index_int": "0x0077",
          "shadow_reg_offset_int": "0x01DC",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse119-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse120",
          "name": "NS_FW_VER8",
          "description": "NS_FW_VER8 fuse word",
          "index_int": "0x0078",
          "shadow_reg_offset_int": "0x01E0",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse120-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse121",
          "name": "NS_FW_VER9",
          "description": "NS_FW_VER9 fuse word",
          "index_int": "0x0079",
          "shadow_reg_offset_int": "0x01E4",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse121-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse122",
          "name": "NS_FW_VER10",
          "description": "NS_FW_VER10 fuse word",
          "index_int": "0x007A",
          "shadow_reg_offset_int": "0x01E8",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse122-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse123",
          "name": "NS_FW_VER11",
          "description": "NS_FW_VER11 fuse word",
          "index_int": "0x007B",
          "shadow_reg_offset_int": "0x01EC",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse123-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse124",
          "name": "NS_FW_VER12",
          "description": "NS_FW_VER12 fuse word",
          "index_int": "0x007C",
          "shadow_reg_offset_int": "0x01F0",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse124-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse125",
          "name": "NS_FW_VER13",
          "description": "NS_FW_VER13 fuse word",
          "index_int": "0x007D",
          "shadow_reg_offset_int": "0x01F4",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse125-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse126",
          "name": "NS_FW_VER14",
          "description": "NS_FW_VER14 fuse word",
          "index_int": "0x007E",
          "shadow_reg_offset_int": "0x01F8",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse126-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse127",
          "name": "NS_FW_VER15",
          "description": "NS_FW_VER15 fuse word",
          "index_int": "0x007F",
          "shadow_reg_offset_int": "0x01FC",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse127-bits-0-15",
              "name": "NS_FW_VER",
              "description": "Non-Secure firmware version"
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "SEC_FW_VER",
        "description": "Secure Firmware Version"
      },
      "registers": [
        {
          "id": "fuse128",
          "name": "SEC_FW_VER0",
          "description": "SEC_FW_VER0 fuse word",
          "index_int": "0x0080",
          "shadow_reg_offset_int": "0x0200",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse128-bits-0-15",
              "name": "SEC_FW_VER",
              "description": "Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse129",
          "name": "SEC_FW_VER1",
          "description": "SEC_FW_VER1 fuse word",
          "index_int": "0x0081",
          "shadow_reg_offset_int": "0x0204",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse129-bits-0-15",
              "name": "SEC_FW_VER",
              "description": "Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse130",
          "name": "SEC_FW_VER2",
          "description": "SEC_FW_VER2 fuse word",
          "index_int": "0x0082",
          "shadow_reg_offset_int": "0x0208",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse130-bits-0-15",
              "name": "SEC_FW_VER",
              "description": "Secure firmware version"
            }
          ]
        },
        {
          "id": "fuse131",
          "name": "SEC_FW_VER3",
          "description": "SEC_FW_VER3 fuse word",
          "index_int": "0x0083",
          "shadow_reg_offset_int": "0x020C",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 16,
              "id": "fuse131-bits-0-15",
              "name": "SEC_FW_VER",
              "description": "Secure firmware version"
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "Boot configuration",
        "description": "Boot configuration"
      },
      "registers": [
        {
          "id": "fuse136",
          "name": "BOOT_CFG0",
          "description": "BOOT_CFG0 fuse word",
          "index_int": "0x0088",
          "shadow_reg_offset_int": "0x0220",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x0001",
            "read_lock_int": "0x0004",
            "operation_lock_int": "0x0002"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 2,
              "id": "fuse136-bits-0-1",
              "name": "BOOT_SRC",
              "description": "Specify the boot source",
              "values": [
                {
                  "name": "ISP pins",
                  "value": 0,
                  "description": "ISP pins determine the source"
                },
                {
                  "name": "XSPI NOR flash",
                  "value": 1,
                  "description": "XSPI NOR flash"
                },
                {
                  "name": "uSDHC flash",
                  "value": 2,
                  "description": "uSDHC flash"
                },
                {
                  "name": "XSPI NAND flash",
                  "value": 3,
                  "description": "XSPI NAND flash"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-2",
              "name": "BOOT_IF_INST",
              "description": "Specify boot interface instance when XSPI or uSDHC is selected as boot source.",
              "values": [
                {
                  "name": "Instance 0",
                  "value": 0,
                  "description": "Instance 0 (XSPI0 or uSDHC0)"
                },
                {
                  "name": "Instance 1",
                  "value": 1,
                  "description": "Instance 1 (XSPI1 or uSDHC1)"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-3",
              "name": "ISP_UART_DIS",
              "description": "Disable LPUART interface during ISP/serial boot mode.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-4",
              "name": "ISP_SPI_DIS",
              "description": "Disable LPSPI interface during ISP/serial boot mode.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-5",
              "name": "ISP_I2C_DIS",
              "description": "Disable LPI2C interface during ISP/serial boot mode.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-6",
              "name": "ISP_USB_DIS",
              "description": "Disable HS USB (USB0) interface during ISP/serial boot mode.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-7",
              "name": "ISP_eUSB_DIS",
              "description": "Disable eUSB (USB1) interface during ISP/serial boot mode.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-8",
              "name": "ISP_MODE_PIN_DIS",
              "description": "Disable boot mode selection using ISP mode pins.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-9",
              "name": "ISP_DM_DIS",
              "description": "Disable ISP mode entry through debug mailbox command.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-10",
              "name": "ISP_FT_DIS",
              "description": "Disable ISP mode entry as a fall through if valid image is not found in boot media.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-11",
              "name": "ISP_API_DIS",
              "description": "Disable ISP mode entry using ROM API.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse136-bits-12-13",
              "name": "BOOT_SPEED",
              "description": "System clock speed during boot.",
              "values": [
                {
                  "name": "Normal",
                  "value": 0,
                  "description": "Normal boot (192 MHz) - VDD2 = 1.0 V"
                },
                {
                  "name": "High",
                  "value": 1,
                  "description": "High speed boot (300 MHz) - VDD2 = 1.1 V"
                },
                {
                  "name": "Low",
                  "value": 2,
                  "description": "Low speed boot (32 MHz) -VDD2 = 1.0 V"
                },
                {
                  "name": "Middle",
                  "value": 3,
                  "description": "Middle speed boot (192 MHz) - VDD2 = 1.0 V"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-14",
              "name": "FA_CMD_DIS",
              "description": "Controls whether DM-AP set FA mode command can be issued after authentication.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse136-bit-15",
              "name": "NXP_FW_DIS",
              "description": "Disable loading NXP signed SB3 files.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            }
          ]
        },
        {
          "id": "fuse137",
          "name": "BOOT_CFG1",
          "description": "BOOT_CFG1 fuse word",
          "index_int": "0x0089",
          "shadow_reg_offset_int": "0x0224",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x0001",
            "read_lock_int": "0x0004",
            "operation_lock_int": "0x0002"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 1,
              "id": "fuse137-bit-0",
              "name": "ENF_SEC_BOOT",
              "description": "Enforce secure boot.",
              "values": [
                {
                  "name": "0",
                  "value": 0,
                  "description": "Image header define boot"
                },
                {
                  "name": "1",
                  "value": 1,
                  "description": "Enforce secure boot"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-1",
              "name": "ENF_CNSA",
              "description": "Enforce CNSA suite defined crypto algorithms for secure boot, update and debug features.",
              "values": [
                {
                  "name": "0",
                  "value": 0,
                  "description": "ECDSA P-256, SHA256, AES128"
                },
                {
                  "name": "1",
                  "value": 1,
                  "description": "ECDSA P-384, SHA384, AES256"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-2",
              "name": "ENF_TZM_PRESET",
              "description": "Enforce TZM preset data. If absent image is deemed corrupted.",
              "values": [
                {
                  "name": "0",
                  "value": 0,
                  "description": "TZM data is optional;"
                },
                {
                  "name": "1",
                  "value": 1,
                  "description": "Image should contain TZM data"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-3",
              "name": "REC_BOOT_EN",
              "description": "Enable recovery boot through LP_FLEXCOM.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1,
              "id": "fuse137-bit-5",
              "name": "DIS_XSPI_XIP",
              "description": "Disable XIP image execution through XIP flash interfaces.",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-6",
              "name": "DICE_SKIP",
              "description": "Skip DICE CDI calculation during boot to reduce boot time.",
              "values": [
                {
                  "name": "DICE enabled",
                  "value": 0,
                  "description": "DICE enabled"
                },
                {
                  "name": "DICE disabled",
                  "value": 1,
                  "description": "DICE disabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-7",
              "name": "DICE_INC_NXP",
              "description": "When set include NXP configuration fuse data in CDI calculations.",
              "values": [
                {
                  "name": "Not include",
                  "value": 0,
                  "description": "Not include NXP configuration"
                },
                {
                  "name": "Include",
                  "value": 1,
                  "description": "Include NXP configuration"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-8",
              "name": "DICE_INC_CUST",
              "description": "When set include customer boot configuration fuse data in CDI calculations.",
              "values": [
                {
                  "name": "Not include",
                  "value": 0,
                  "description": "Not include customer boot configuration"
                },
                {
                  "name": "Include",
                  "value": 1,
                  "description": "Include customer boot configuration"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-9",
              "name": "FIPS_PUF_EN",
              "description": "Enable self-test of PUF IP before usage during boot.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-10",
              "name": "FIPS_KDF_EN",
              "description": "Enable FIPS self-test of CKDF and CMAC algorithm before usage during boot.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-11",
              "name": "FIPS_HMAC_EN",
              "description": "Enable FIPS self-test of HMAC algorithm before usage during boot.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-12",
              "name": "FIPS_DRBG_EN",
              "description": "Enable FIPS self-test of DRBG algorithm before usage during boot.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-13",
              "name": "FIPS_ECDSA_EN",
              "description": "Enable FIPS self-test of ECDSA algorithm before usage during boot.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-14",
              "name": "FIPS_AES_EN",
              "description": "Enable FIPS self-test of AES algorithm before usage during boot.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse137-bit-15",
              "name": "FIPS_SHA2_EN",
              "description": "Enable FIPS self-test of SHA2 algorithm before usage during boot.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            }
          ]
        },
        {
          "id": "fuse138",
          "name": "BOOT_CFG2",
          "description": "BOOT_CFG2 fuse word",
          "index_int": "0x008A",
          "shadow_reg_offset_int": "0x0228",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x0001",
            "read_lock_int": "0x0004",
            "operation_lock_int": "0x0002"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 1,
              "id": "fuse138-bit-0",
              "name": "XSPI_NOR_RESET_TYPE_SOFT_EN",
              "description": "Enable to send 6699 reset sequence before XSPI boot",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse138-bit-1",
              "name": "IPED_CTX_EN",
              "description": "Default IPED configuration are generated from fuse word 144 to 151",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse138-bit-2",
              "name": "XSPI_NOR_RDP_EN",
              "description": "Enable to release the NOR flash from Deep Power-down mode. It will send ABh before XSPI NOR boot",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse138-bit-3",
              "name": "XSPI_CACHE64_EN",
              "description": "Enable the pSRAM cache",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1,
              "id": "fuse138-bit-5",
              "name": "DCFG_UUID",
              "description": "Enable UUID matching check during Debug Credential (DC) validation.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse138-bit-6",
              "name": "XSPI_DQS_INTERNAL_LOOPBACK_EN",
              "description": "Enable to use internal loopback DQS as XSPI read clock ",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse138-bit-7",
              "name": "IPED1_XEX_EN",
              "description": "Enable XEX mode for all IPED1 regions.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 4,
              "id": "fuse138-bits-8-11",
              "name": "IPED0_LOCK_CTX",
              "description": "Lock the corresponding IPED0 context.",
              "values": [
                {
                  "name": "Unlock",
                  "value": 0,
                  "description": "Unlock"
                },
                {
                  "name": "Lock",
                  "value": 1,
                  "description": "Lock"
                }
              ]
            },
            {
              "width": 4,
              "id": "fuse138-bits-12-15",
              "name": "IPED1_LOCK_CTX",
              "description": "Lock the corresponding IPED1 context.",
              "values": [
                {
                  "name": "Unlock",
                  "value": 0,
                  "description": "Unlock"
                },
                {
                  "name": "Lock",
                  "value": 1,
                  "description": "Lock"
                }
              ]
            }
          ]
        },
        {
          "id": "fuse139",
          "name": "BOOT_CFG3",
          "description": "BOOT_CFG3 (IPED CTX  mode) fuse word",
          "index_int": "0x008B",
          "shadow_reg_offset_int": "0x022C",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x0001",
            "read_lock_int": "0x0004",
            "operation_lock_int": "0x0002"
          },
          "reg_width": 16,
          "bitfields": [
            {
              "width": 4,
              "id": "fuse139-bits-0-3",
              "name": "IPED0_GCM_CTX",
              "description": "Enable GCM mode for corresponding IPED0 context.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 4,
              "id": "fuse139-bits-4-7",
              "name": "IPED0_GCM_AHBERR_CTX",
              "description": "Enable AHB error on GCM tag failure for corresponding IPED0 context.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 4,
              "id": "fuse139-bits-8-11",
              "name": "IPED1_GCM_CTX",
              "description": "Enable GCM mode for corresponding IPED1 context.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 4,
              "id": "fuse139-bits-12-15",
              "name": "IPED1_GCM_AHBERR_CTX",
              "description": "Enable AHB error on GCM tag failure for corresponding IPED1 context.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            }
          ]
        },
        {
          "id": "fuse140",
          "name": "BOOT_CFG4",
          "description": "BOOT_CFG4 fuse word",
          "index_int": "0x008C",
          "shadow_reg_offset_int": "0x0230",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 1,
              "id": "fuse140-bit-0",
              "name": "BOOT_RETRY_FAIL_LED_PIN_EN",
              "description": "Boot Retry fail LED enable bit. ROM sets this GPIO after exhausting boot retry count.",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse140-bit-1",
              "name": "BOOT_RETRY_FAIL_LED_PIN_POL",
              "description": "Output polarity. This field is valid only if BOOT_RETRY_FAIL_LED_PIN_EN is set.",
              "values": [
                {
                  "name": "High",
                  "value": 0,
                  "description": "Output high"
                },
                {
                  "name": "Low",
                  "value": 1,
                  "description": "Output low"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse140-bits-2-4",
              "name": "BOOT_RETRY_FAIL_LED_PIN_PORT",
              "description": "GPIO port. This field is valid only if BOOT_RETRY_FAIL_LED_PIN_EN is set.\nxd - GPIO port x"
            },
            {
              "width": 5,
              "id": "fuse140-bits-5-9",
              "name": "BOOT_RETRY_FAIL_LED_PIN_GPIO",
              "description": "GPIO pin number. This field is valid only if BOOT_RETRY_FAIL_LED_PIN_EN is set.\nxd - GPIO pin x."
            },
            {
              "width": 1,
              "id": "fuse140-bit-10",
              "name": "SENSOR_RESET_LED_PIN_EN",
              "description": "Sensor Reset LED enable bit. ROM sets this GPIO when last warm reset cause is detected as ITRC reset.",
              "values": [
                {
                  "name": "Disabled",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "Enabled",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse140-bit-11",
              "name": "SENSOR_RESET_LED_PIN_POL",
              "description": "Output polarity. This field is valid only if SENSOR_RESET_LED_PIN_EN is set.",
              "values": [
                {
                  "name": "High",
                  "value": 0,
                  "description": "Output high"
                },
                {
                  "name": "Low",
                  "value": 1,
                  "description": "Output low"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse140-bits-12-14",
              "name": "SENSOR_RESET_LED_PIN_PORT",
              "description": "GPIO port.  This field is valid only if SENSOR_RESET_LED_PIN_EN is set.\nxd - GPIO port x"
            },
            {
              "width": 5,
              "id": "fuse140-bits-15-19",
              "name": "SENSOR_RESET_LED_PIN_GPIO",
              "description": "GPIO pin number. This field is valid only if SENSOR_RESET_LED_PIN_EN is set.\nxd - GPIO pin x."
            },
            {
              "width": 1,
              "id": "fuse140-bit-20",
              "name": "ISP_REC_LED_PIN_EN",
              "description": "LED enable bit. ROM sets this GPIO whenever boot image is not found in boot media and before entering ISP or recovery boot mode. Output polarity. ",
              "values": [
                {
                  "name": "Disabled",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "Enabled",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse140-bit-21",
              "name": "ISP_REC_LED_PIN_POL",
              "description": "Output polarity. Output polarity. This field is valid only if ISP_REC_LED_PIN_EN is set.",
              "values": [
                {
                  "name": "High",
                  "value": 0,
                  "description": "Output high"
                },
                {
                  "name": "Low",
                  "value": 1,
                  "description": "Output low"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse140-bits-22-24",
              "name": "ISP_REC_LED_PIN_PORT",
              "description": "GPIO port. This field is valid only if ISP_REC_LED_PIN_EN is set.\nxd - GPIO port x"
            },
            {
              "width": 5,
              "id": "fuse140-bits-25-29",
              "name": "ISP_REC_LED_PIN_GPIO",
              "description": "GPIO pin number. This field is valid only if ISP_REC_LED_PIN_EN is set.\nxd - GPIO pin x."
            },
            {
              "width": 2
            }
          ]
        },
        {
          "id": "fuse141",
          "name": "BOOT_CFG5",
          "description": "BOOT_CFG5 fuse word",
          "index_int": "0x008D",
          "shadow_reg_offset_int": "0x0234",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 8,
              "id": "fuse141-bits-0-7",
              "name": "WDOG_TIMEOUT_10MS",
              "description": "A 10 ms timer started before jumping to user application.\nnd - n x 10 ms"
            },
            {
              "width": 8,
              "id": "fuse141-bits-8-15",
              "name": "POWERDOWN_TIMEOUT_SECS",
              "description": "Device enters deep-power down state if it idles beyond this time during ISP command handling loop.\nnd - n x 1 s"
            },
            {
              "width": 4,
              "id": "fuse141-bits-16-19",
              "name": "REC_BOOT_FC",
              "description": "Specifies the LP_FLEXCOMM connected to 1-bit SPI flash used for recovery boot. This field is valid only if REC_BOOT_EN is set.\nxd - LP_FLEXCOMMx is selected, x = 0-13"
            },
            {
              "width": 2,
              "id": "fuse141-bits-20-21",
              "name": "REC_BOOT_FC_PCS",
              "description": "Specifies LP_FLEXCOMM PCS connected to 1-bit SPI flash used for recovery boot. This field is valid only if REC_BOOT_EN is set.",
              "values": [
                {
                  "name": "PCS0",
                  "value": 0,
                  "description": "PCS0"
                },
                {
                  "name": "PCS1",
                  "value": 1,
                  "description": "PCS1"
                },
                {
                  "name": "PCS2",
                  "value": 2,
                  "description": "PCS2"
                },
                {
                  "name": "PCS3",
                  "value": 3,
                  "description": "PCS3"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse141-bits-22-23",
              "name": "REC_BOOT_FC_BAUDRATE",
              "description": "Specifies LP_FLEXCOMM baudrate with 1-bit SPI flash used for recovery boot. This field is valid only if REC_BOOT_EN is set.",
              "values": [
                {
                  "name": "20 MHz",
                  "value": 0,
                  "description": "20 MHz"
                },
                {
                  "name": "10 MHz",
                  "value": 1,
                  "description": "10 MHz"
                },
                {
                  "name": "5 MHz",
                  "value": 2,
                  "description": "5 MHz"
                },
                {
                  "name": "2 MHz",
                  "value": 3,
                  "description": "2 MHz"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse141-bits-24-25",
              "name": "XTAL_FREQ",
              "description": "Specifies external XTAL frequency",
              "values": [
                {
                  "name": "24 MHz",
                  "value": 0,
                  "description": "24 MHz"
                },
                {
                  "name": "30 MHz",
                  "value": 1,
                  "description": "30 MHz"
                },
                {
                  "name": "32 MHz",
                  "value": 2,
                  "description": "32 MHz"
                },
                {
                  "name": "19.2 MHz",
                  "value": 3,
                  "description": "19.2 MHz"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse141-bit-26",
              "name": "OSC_HIGH_GAIN_MODE",
              "description": "Specifies power mode of external XTAL",
              "values": [
                {
                  "name": "Low power mode",
                  "value": 0,
                  "description": "Low power mode."
                },
                {
                  "name": "High gain mode",
                  "value": 1,
                  "description": "High gain mode"
                }
              ]
            },
            {
              "width": 5,
              "id": "fuse141-bits-27-31",
              "name": "OSC_SETTLING_TIME",
              "description": "Specifies the settling time of OSC\n0d - 390 μs (default)\nnd - n × 100 μs × 1.3"
            }
          ]
        },
        {
          "id": "fuse142",
          "name": "BOOT_CFG6",
          "description": "BOOT_CFG6 fuse word",
          "index_int": "0x008E",
          "shadow_reg_offset_int": "0x0238",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 16,
              "id": "fuse142-bits-0-15",
              "name": "USB_VID",
              "description": "USB Vendor ID"
            },
            {
              "width": 16,
              "id": "fuse142-bits-16-31",
              "name": "USB_PID",
              "description": "USB Product ID"
            }
          ]
        },
        {
          "id": "fuse160",
          "name": "BOOT_CFG8",
          "description": "BOOT_CFG8 fuse word",
          "index_int": "0x00A0",
          "shadow_reg_offset_int": "0x0280",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "bitfields": [
            {
              "width": 8
            },
            {
              "width": 1,
              "id": "fuse160-bit-8",
              "name": "DBG_OVER_USB_DIS",
              "description": "Disable debug over USB0 pins. ",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse160-bit-9",
              "name": "DBG_OVER_USB_LOCK",
              "description": "Enable debug over USB register write lock. ",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse160-bits-10-12",
              "name": "DBG_OVER_USB_SEL_PORT",
              "description": "Defines which GPIO port is selected to enable debug over USB0 pins feature.\nxd - GPIO port x"
            },
            {
              "width": 5,
              "id": "fuse160-bits-13-17",
              "name": "DBG_OVER_USB_SEL_GPIO",
              "description": "Defines which GPIO pin is selected to enable debug over USB0 pins feature.\nxd - GPIO pin x"
            },
            {
              "width": 7,
              "id": "fuse160-bits-18-24",
              "name": "LPI2C_ADDRESS",
              "description": "If 00h, defaults to 10h for LPI2C target address.\nIf not 00h, use this value as the 7-bit LPI2C target address"
            },
            {
              "width": 7,
              "id": "fuse160-bits-25-31",
              "name": "USBPLL_LOCK_TIME",
              "description": "Specifies the lock time of USB PLL\n0d - 30 µs (default)\nnd - n × 10 µs"
            }
          ]
        },
        {
          "id": "fuse161",
          "name": "OTP_XSPI_NAND_CFG9",
          "description": "OTP_XSPI_NAND_CFG9 fuse word",
          "index_int": "0x00A1",
          "shadow_reg_offset_int": "0x0284",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "bitfields": [
            {
              "width": 1,
              "id": "fuse161-bit-0",
              "name": "XSPI_NAND_SEARCH_CNT",
              "description": "0b - Search at most 1 block (for BCB)",
              "values": [
                {
                  "name": "0",
                  "value": 0,
                  "description": "Search at most 1 block (for BCB)"
                },
                {
                  "name": "1",
                  "value": 1,
                  "description": "Search at most 2 blocks"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse161-bit-1",
              "name": "XSPI_NAND_COL_ADDR_WIDTH",
              "description": "0b - 11 bits (for 2 KB-page devices)",
              "values": [
                {
                  "name": "11 bits",
                  "value": 0,
                  "description": "11 bits (for 2 KB-page devices)"
                },
                {
                  "name": "12 bits",
                  "value": 1,
                  "description": "12 bits (for 4 KB-page devices)"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse161-bits-2-3",
              "name": "XSPI_NAND_CS_INTERVAL",
              "description": "CS de-asserted interval between two commands",
              "values": [
                {
                  "name": "100 ns",
                  "value": 0,
                  "description": "100 ns"
                },
                {
                  "name": "200 ns",
                  "value": 1,
                  "description": "200 ns"
                },
                {
                  "name": "400 ns",
                  "value": 2,
                  "description": "400 ns"
                },
                {
                  "name": "50 ns",
                  "value": 3,
                  "description": "50 ns"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse161-bits-4-5",
              "name": "XSPI_NAND_SEARCH_STRIDE",
              "description": "BCB search step/stride, aligned with block size",
              "values": [
                {
                  "name": "64 pages",
                  "value": 0,
                  "description": "64 pages"
                },
                {
                  "name": "128 pages",
                  "value": 1,
                  "description": "128 pages"
                },
                {
                  "name": "256 pages",
                  "value": 2,
                  "description": "256 pages"
                },
                {
                  "name": "32 pages",
                  "value": 3,
                  "description": "32 pages"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse161-bits-6-7",
              "name": "XSPI_NAND_HOLD_TIME",
              "description": "Hold time before interaction with NAND",
              "values": [
                {
                  "name": "00",
                  "value": 0,
                  "description": "Wait until NAND is idle (by polling NAND's status register)"
                },
                {
                  "name": "500 us",
                  "value": 1,
                  "description": "500 us"
                },
                {
                  "name": "1 ms",
                  "value": 2,
                  "description": "1 ms"
                },
                {
                  "name": "3 ms",
                  "value": 3,
                  "description": "3 ms"
                }
              ]
            },
            {
              "width": 2
            },
            {
              "width": 2,
              "id": "fuse161-bits-10-11",
              "name": "XSPI_NAND_RESET_TYPE",
              "description": "00b - No reset before interaction with NAND",
              "values": [
                {
                  "name": "00",
                  "value": 0,
                  "description": "No reset before interaction with NAND"
                },
                {
                  "name": "01",
                  "value": 1,
                  "description": "Reset the NAND with FFh"
                },
                {
                  "name": "10",
                  "value": 2,
                  "description": "Reset the NAND with 66h, 99h"
                },
                {
                  "name": "11",
                  "value": 3,
                  "description": "Reset the NAND with dedicated reset pin"
                }
              ]
            },
            {
              "width": 4
            },
            {
              "width": 3,
              "id": "fuse161-bits-16-18",
              "name": "XSPI_NAND_FREQ",
              "description": "000b - 80 MHz ",
              "values": [
                {
                  "name": "80 MHz",
                  "value": 0,
                  "description": "80 MHz"
                },
                {
                  "name": "100 MHz",
                  "value": 1,
                  "description": "100 MHz"
                },
                {
                  "name": "120 MHz",
                  "value": 2,
                  "description": "120 MHz"
                },
                {
                  "name": "133 MHz",
                  "value": 3,
                  "description": "133 MHz"
                },
                {
                  "name": "166 MHz",
                  "value": 4,
                  "description": "166 MHz"
                },
                {
                  "name": "200 MHz",
                  "value": 5,
                  "description": "200 MHz"
                },
                {
                  "name": "60 MHz",
                  "value": 6,
                  "description": "60 MHz"
                },
                {
                  "name": "30 MHz",
                  "value": 7,
                  "description": "30 MHz"
                }
              ]
            },
            {
              "width": 2
            },
            {
              "width": 2,
              "id": "fuse161-bits-21-22",
              "name": "XSPI_PAGES_PER_BLOCK",
              "description": "00b - 64 Pages",
              "values": [
                {
                  "name": "64 Pages",
                  "value": 0,
                  "description": "64 Pages"
                },
                {
                  "name": "128 Pages",
                  "value": 1,
                  "description": "128 Pages"
                },
                {
                  "name": "256 Pages",
                  "value": 2,
                  "description": "256 Pages"
                },
                {
                  "name": "32 Pages",
                  "value": 3,
                  "description": "32 Pages"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 8,
              "id": "fuse161-bits-24-31",
              "name": "XSPI_FEATURE_CONFIG",
              "description": "Used for loading the arguments/parameters for device configuration commands\nbit 0 - For Micron memory, it must be configured as 0b to disable continue read mode; for Macronix or Winbond memory, it must be configured as 1b to enable quad mode.\nbit 3 - For Winbond memory, it must be configured as 1b to enable buffer mode.\nbit 4 - Must be configured as 1b to enable error code correction\nOthers - Reserved"
            }
          ]
        },
        {
          "id": "fuse162",
          "name": "BOOT_CFG10",
          "description": "BOOT_CFG10 fuse word",
          "index_int": "0x00A2",
          "shadow_reg_offset_int": "0x0288",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          },
          "bitfields": [
            {
              "width": 4,
              "id": "fuse162-bits-0-3",
              "name": "XSPI_CFG_ERASE_SZ",
              "description": "Erase size for configuration pages. \nnd - Erase size 2^(n+8) bytes"
            },
            {
              "width": 15,
              "id": "fuse162-bits-4-18",
              "name": "XSPI_STATIC_CFG_OFFSET",
              "description": "Offset expressed as multiple of 4 KB from where configuration pages/sectors start. Maximum memory mapped XSPI space is 128 MB hence 10 bit field.\nXSPI_STATIC_CFG_ADDR = 0800_0000h + (XSPI_STATIC_CFG_OFFSET x 4096)"
            },
            {
              "width": 9,
              "id": "fuse162-bits-19-27",
              "name": "IMAGE0_OFFSET",
              "description": "Offset expressed as multiple of 4 KB from where configuration pages/sectors start."
            },
            {
              "width": 1,
              "id": "fuse162-bit-28",
              "name": "XSPI_ARB_NS_FW_VER",
              "description": "Field determines which firmware version counter should be used for anti-rollback checking of dynamic configuration pages.",
              "values": [
                {
                  "name": "0",
                  "value": 0,
                  "description": "Use OTP_SEC_FW_VERSION (up to 63)"
                },
                {
                  "name": "1",
                  "value": 1,
                  "description": "Use OTP_NS_FW_VERSION (up to 255)"
                }
              ]
            },
            {
              "width": 3
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "PRINCE",
        "description": "PRINCE IPED configuration"
      },
      "registers": [
        {
          "id": "fuse144",
          "name": "XSPI0_IPED_CTX0",
          "description": "XSPI0_IPED_CTX0 fuse word",
          "index_int": "0x0090",
          "shadow_reg_offset_int": "0x0240",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse1",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 16,
              "id": "fuse144-bits-0-15",
              "name": "XSPI0_START_OFFSET_0",
              "description": "START_OFFSET (4 KB aligned)"
            },
            {
              "width": 16,
              "id": "fuse144-bits-16-31",
              "name": "XSPI0_LENGTH_0",
              "description": "LENGTH (4 KB block counts)"
            }
          ]
        },
        {
          "id": "fuse145",
          "name": "XSPI0_IPED_CTX1",
          "description": "XSPI0_IPED_CTX1 fuse word",
          "index_int": "0x0091",
          "shadow_reg_offset_int": "0x0244",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse1",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 16,
              "id": "fuse145-bits-0-15",
              "name": "XSPI0_START_OFFSET_1",
              "description": "START_OFFSET (4 KB aligned)"
            },
            {
              "width": 16,
              "id": "fuse145-bits-16-31",
              "name": "XSPI0_LENGTH_1",
              "description": "LENGTH (4 KB block counts)"
            }
          ]
        },
        {
          "id": "fuse146",
          "name": "XSPI0_IPED_CTX2",
          "description": "XSPI0_IPED_CTX2 fuse word",
          "index_int": "0x0092",
          "shadow_reg_offset_int": "0x0248",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse1",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 16,
              "id": "fuse146-bits-0-15",
              "name": "XSPI0_START_OFFSET_2",
              "description": "START_OFFSET (4 KB aligned)"
            },
            {
              "width": 16,
              "id": "fuse146-bits-16-31",
              "name": "XSPI0_LENGTH_2",
              "description": "LENGTH (4 KB block counts)"
            }
          ]
        },
        {
          "id": "fuse147",
          "name": "XSPI0_IPED_CTX3",
          "description": "XSPI0_IPED_CTX3 fuse word",
          "index_int": "0x0093",
          "shadow_reg_offset_int": "0x024C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse1",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 16,
              "id": "fuse147-bits-0-15",
              "name": "XSPI0_START_OFFSET_3",
              "description": "START_OFFSET (4 KB aligned)"
            },
            {
              "width": 16,
              "id": "fuse147-bits-16-31",
              "name": "XSPI0_LENGTH_3",
              "description": "LENGTH (4 KB block counts)"
            }
          ]
        },
        {
          "id": "fuse148",
          "name": "XSPI1_IPED_CTX0",
          "description": "XSPI1_IPED_CTX0 fuse word",
          "index_int": "0x0094",
          "shadow_reg_offset_int": "0x0250",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse1",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 16,
              "id": "fuse148-bits-0-15",
              "name": "XSPI1_START_OFFSET_0",
              "description": "START_OFFSET (4 KB aligned)"
            },
            {
              "width": 16,
              "id": "fuse148-bits-16-31",
              "name": "XSPI1_LENGTH_0",
              "description": "LENGTH (4 KB block counts)"
            }
          ]
        },
        {
          "id": "fuse149",
          "name": "XSPI1_IPED_CTX1",
          "description": "XSPI1_IPED_CTX1 fuse word",
          "index_int": "0x0095",
          "shadow_reg_offset_int": "0x0254",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse1",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 16,
              "id": "fuse149-bits-0-15",
              "name": "XSPI1_START_OFFSET_1",
              "description": "START_OFFSET (4 KB aligned)"
            },
            {
              "width": 16,
              "id": "fuse149-bits-16-31",
              "name": "XSPI1_LENGTH_1",
              "description": "LENGTH (4 KB block counts)"
            }
          ]
        },
        {
          "id": "fuse150",
          "name": "XSPI1_IPED_CTX2",
          "description": "XSPI1_IPED_CTX2 fuse word",
          "index_int": "0x0096",
          "shadow_reg_offset_int": "0x0258",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse1",
            "write_lock_int": "0x0008",
            "read_lock_int": "0x0020",
            "operation_lock_int": "0x0010"
          },
          "bitfields": [
            {
              "width": 16,
              "id": "fuse150-bits-0-15",
              "name": "XSPI1_START_OFFSET_2",
              "description": "START_OFFSET (4 KB aligned)"
            },
            {
              "width": 16,
              "id": "fuse150-bits-16-31",
              "name": "XSPI1_LENGTH_2",
              "description": "LENGTH (4 KB block counts)"
            }
          ]
        },
        {
          "id": "fuse151",
          "name": "XSPI1_IPED_CTX3",
          "description": "XSPI1_IPED_CTX3 fuse word",
          "index_int": "0x0097",
          "shadow_reg_offset_int": "0x025C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse1",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 16,
              "id": "fuse151-bits-0-15",
              "name": "XSPI1_START_OFFSET_3",
              "description": "START_OFFSET (4 KB aligned)"
            },
            {
              "width": 16,
              "id": "fuse151-bits-16-31",
              "name": "XSPI1_LENGTH_3",
              "description": "LENGTH (4 KB block counts)"
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "XSPI",
        "description": "XSPI configuration"
      },
      "registers": [
        {
          "id": "fuse152",
          "name": "XSPI_CFG0",
          "description": "XSPI_CFG0 fuse word",
          "index_int": "0x0098",
          "shadow_reg_offset_int": "0x0260",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 1,
              "id": "fuse152-bit-0",
              "name": "XSPI_FLASH_AUTO_PROBE_EN",
              "description": "Quad SPI or Octal SPI flash memory auto-probe feature enable",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse152-bits-1-3",
              "name": "XSPI_FLASH_PROBE_TYPE",
              "description": "Quad SPI or Octal SPI flash memory probe type",
              "values": [
                {
                  "name": "000",
                  "value": 0,
                  "description": "Quad SPI NOR flash memory"
                },
                {
                  "name": "001",
                  "value": 1,
                  "description": "Macronix Octal flash memory"
                },
                {
                  "name": "010",
                  "value": 2,
                  "description": "Micron Octal flash memory"
                },
                {
                  "name": "011",
                  "value": 3,
                  "description": "Adesto Octal flash memory"
                },
                {
                  "name": "Octal SDR",
                  "value": 4,
                  "description": "Octal SDR"
                },
                {
                  "name": "Octal DDR",
                  "value": 5,
                  "description": "Octal DDR"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse152-bits-4-6",
              "name": "XSPI_FLASH_TYPE",
              "description": "Typical serial NOR flash memory types",
              "values": [
                {
                  "name": "000",
                  "value": 0,
                  "description": "Quad SPI flash memory address (by default, the chip supports 3B read)"
                },
                {
                  "name": "010",
                  "value": 2,
                  "description": "HyperFlash 1.8 V"
                },
                {
                  "name": "011",
                  "value": 3,
                  "description": "HyperFlash 3.3 V"
                },
                {
                  "name": "MXIC Octal DDR",
                  "value": 4,
                  "description": "MXIC Octal DDR"
                },
                {
                  "name": "101",
                  "value": 5,
                  "description": "Micron Octal DDR"
                }
              ]
            },
            {
              "width": 4,
              "id": "fuse152-bits-7-10",
              "name": "XSPI_FLASH_DUMMY_CYCLES",
              "description": "Together with XSPI_FLASH_DUMMY_CYCLES_UPPER, the 6-bit field configures Quad SPI or Octal SPI dummy cycles for read command",
              "values": [
                {
                  "name": "000000",
                  "value": 0,
                  "description": "Dummy cycles probed automatically"
                },
                {
                  "name": "0001",
                  "value": 1,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "0010",
                  "value": 2,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "0011",
                  "value": 3,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "0100",
                  "value": 4,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "0101",
                  "value": 5,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "0110",
                  "value": 6,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "0111",
                  "value": 7,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "1000",
                  "value": 8,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "1001",
                  "value": 9,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "1010",
                  "value": 10,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "1011",
                  "value": 11,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "1100",
                  "value": 12,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "1101",
                  "value": 13,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "1110",
                  "value": 14,
                  "description": "Number of dummy cycles"
                },
                {
                  "name": "1111",
                  "value": 15,
                  "description": "Number of dummy cycles"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse152-bits-11-13",
              "name": "XSPI_FLASH_BOOT_FREQ",
              "description": "Quad SPI or Octal SPI flash interface frequency",
              "values": [
                {
                  "name": "80 MHz",
                  "value": 0,
                  "description": "80 MHz"
                },
                {
                  "name": "60 MHz",
                  "value": 1,
                  "description": "60 MHz"
                },
                {
                  "name": "50 MHz",
                  "value": 2,
                  "description": "50 MHz"
                },
                {
                  "name": "100 MHz",
                  "value": 3,
                  "description": "100 MHz"
                },
                {
                  "name": "120 MHz",
                  "value": 4,
                  "description": "120 MHz"
                },
                {
                  "name": "133 MHz",
                  "value": 5,
                  "description": "133 MHz"
                },
                {
                  "name": "166 MHz",
                  "value": 6,
                  "description": "166 MHz"
                },
                {
                  "name": "200 MHz",
                  "value": 7,
                  "description": "200 MHz"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse152-bit-14",
              "name": "XSPI_RESET_PIN_EN",
              "description": "Enable to reset flash memory by reset pin or JEDEC",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "Enable",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse152-bit-15",
              "name": "XSPI_NOR_RESET_TYPE",
              "description": "This field is valid only if XSPI_RESET_PIN_EN is set.",
              "values": [
                {
                  "name": "Pin reset",
                  "value": 0,
                  "description": "Pin reset"
                },
                {
                  "name": "JEDEC reset",
                  "value": 1,
                  "description": "JEDEC reset"
                }
              ]
            },
            {
              "width": 3,
              "id": "fuse152-bits-16-18",
              "name": "XSPI_RESET_PIN_PORT",
              "description": "GPIO port number. This field is valid only if XSPI_RESET_PIN_EN is set."
            },
            {
              "width": 5,
              "id": "fuse152-bits-19-23",
              "name": "XSPI_RESET_PIN_GPIO",
              "description": "GPIO pin number. This field is valid only if XSPI_RESET_PIN_EN is set."
            },
            {
              "width": 2,
              "id": "fuse152-bits-24-25",
              "name": "XSPI_HOLD_TIME",
              "description": "Wait time before accessing serial flash memory",
              "values": [
                {
                  "name": "500 us",
                  "value": 0,
                  "description": "500 us"
                },
                {
                  "name": "1 ms",
                  "value": 1,
                  "description": "1 ms"
                },
                {
                  "name": "3 ms",
                  "value": 2,
                  "description": "3 ms"
                },
                {
                  "name": "10 ms",
                  "value": 3,
                  "description": "10 ms"
                }
              ]
            },
            {
              "width": 4,
              "id": "fuse152-bits-26-29",
              "name": "XSPI_PWR_HOLD_TIME",
              "description": "Delay (wait time) after POR before accessing Quad SPI or Octal SPI flash memory devices, in addition to the delay that the XSPI_HOLD_TIME field specifies",
              "values": [
                {
                  "name": "No delay",
                  "value": 0,
                  "description": "No delay"
                },
                {
                  "name": "0001",
                  "value": 1,
                  "description": "Additional 100 us"
                },
                {
                  "name": "0010",
                  "value": 2,
                  "description": "Additional 500 us"
                },
                {
                  "name": "Additional 1 ms",
                  "value": 3,
                  "description": "Additional 1 ms"
                },
                {
                  "name": "0100",
                  "value": 4,
                  "description": "Additional 10 ms"
                },
                {
                  "name": "0101",
                  "value": 5,
                  "description": "Additional 20 ms"
                },
                {
                  "name": "0110",
                  "value": 6,
                  "description": "Additional 40 ms"
                },
                {
                  "name": "0111",
                  "value": 7,
                  "description": "Additional 60 ms"
                },
                {
                  "name": "1000",
                  "value": 8,
                  "description": "Additional 80 ms"
                },
                {
                  "name": "1001",
                  "value": 9,
                  "description": "Additional 100 ms"
                },
                {
                  "name": "1010",
                  "value": 10,
                  "description": "Additional 120 ms"
                },
                {
                  "name": "1011",
                  "value": 11,
                  "description": "Additional 140 ms"
                },
                {
                  "name": "1100",
                  "value": 12,
                  "description": "Additional 160 ms"
                },
                {
                  "name": "1101",
                  "value": 13,
                  "description": "Additional 180 ms"
                },
                {
                  "name": "1110",
                  "value": 14,
                  "description": "Additional 200 ms"
                },
                {
                  "name": "1111",
                  "value": 15,
                  "description": "Additional 220 ms"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse152-bits-30-31",
              "name": "XSPI_FLASH_DUMMY_CYCLES_UPPER",
              "description": "Quad/Octal-SPI dummy cycles upper 2 bits for read command. See XSPI_FLASH_DUMMY_CYCLES"
            }
          ]
        },
        {
          "id": "fuse153",
          "name": "XSPI_CFG1",
          "description": "XSPI_CFG1 fuse word",
          "index_int": "0x0099",
          "shadow_reg_offset_int": "0x0264",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 7,
              "id": "fuse153-bits-0-6",
              "name": "XSPI_DELAY_CELL_NUM",
              "description": "Delay cell numbers for flash read sampling via external DQS\n0 - Use the delay cell value calculated by ROM\nOthers - Use the delay cell value in terms of 100 ps"
            },
            {
              "width": 10,
              "id": "fuse153-bits-7-16",
              "name": "XSPI_FLASH_SEC_IMAGE_OFFSET",
              "description": "Offset of the second image\nxd - x multiplied by 128 KB"
            },
            {
              "width": 7,
              "id": "fuse153-bits-17-23",
              "name": "XSPI_FLASH_IMAGE_SIZE",
              "description": "Size of the second image\n0d - Same size as the image offset (XSPI_IMAGE_OFFSET)\n1d - 128 KB\n2d - 256 KB\nmd - m × 128 KB (m = 3-7)\n8d - 1 MB\nnd - (n-7) × 1 MB (n = 8-71)"
            },
            {
              "width": 3,
              "id": "fuse153-bits-24-26",
              "name": "XSPI_FLASH_ENHANCE_MODE",
              "description": "XSPI enhance mode",
              "values": [
                {
                  "name": "Disable",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "101",
                  "value": 5,
                  "description": "Force using internal loopback DQS"
                }
              ]
            },
            {
              "width": 5
            }
          ]
        },
        {
          "id": "fuse154",
          "name": "XSPI_CFG2",
          "description": "Configure DLL and the subordinate delay chain for flash memory with SDR interface, see XSPI_DLLCRA register for more details.",
          "index_int": "0x009A",
          "shadow_reg_offset_int": "0x0268",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse154-bits-0-31",
              "name": "XSPI_FLASH_SDR_DLLCRA",
              "description": "Configure DLL and the subordinate delay chain for flash memory with SDR interface, see XSPI_DLLCRA register for more details."
            }
          ]
        },
        {
          "id": "fuse155",
          "name": "XSPI_CFG3",
          "description": "Configure how XSPI samples the incoming data from external serial flash memory with SDR interface. See XSPI_SMPR register for more details.",
          "index_int": "0x009B",
          "shadow_reg_offset_int": "0x026C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse155-bits-0-31",
              "name": "XSPI_FLASH_SDR_SMPR",
              "description": "Configure how XSPI samples the incoming data from external serial flash memory with SDR interface. See XSPI_SMPR register for more details."
            }
          ]
        },
        {
          "id": "fuse156",
          "name": "XSPI_CFG4",
          "description": "Configure DLL and the subordinate delay chain for flash memory with DDR interface, see XSPI_DLLCRA register for more details.",
          "index_int": "0x009C",
          "shadow_reg_offset_int": "0x0270",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse156-bits-0-31",
              "name": "XSPI_FLASH_DDR_DLLCRA",
              "description": "Configure DLL and the subordinate delay chain for flash memory with DDR interface, see XSPI_DLLCRA register for more details."
            }
          ]
        },
        {
          "id": "fuse157",
          "name": "XSPI_CFG5",
          "description": "Configure how XSPI samples the incoming data from external serial flash memory with DDR interface. See XSPI_SMPR register for more details.",
          "index_int": "0x009D",
          "shadow_reg_offset_int": "0x0274",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          },
          "bitfields": [
            {
              "width": 32,
              "id": "fuse157-bits-0-31",
              "name": "XSPI_FLASH_DDR_SMPR",
              "description": "Configure how XSPI samples the incoming data from external serial flash memory with DDR interface. See XSPI_SMPR register for more details."
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "SDHC",
        "description": "SDHC configuration"
      },
      "registers": [
        {
          "id": "fuse158",
          "name": "SDHC_CFGF0",
          "description": "SDHC_CFGF0 (for uSDHC0) fuse word",
          "index_int": "0x009E",
          "shadow_reg_offset_int": "0x0278",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x0001",
            "read_lock_int": "0x0004",
            "operation_lock_int": "0x0002"
          },
          "bitfields": [
            {
              "width": 2,
              "id": "fuse158-bits-0-1",
              "name": "SDHC_BUS_WIDTH",
              "description": "eMMC bus width selection",
              "values": [
                {
                  "name": "4 bits",
                  "value": 0,
                  "description": "4 bits"
                },
                {
                  "name": "8 bits",
                  "value": 1,
                  "description": "8 bits"
                },
                {
                  "name": "4 bits DDR",
                  "value": 2,
                  "description": "4 bits DDR"
                },
                {
                  "name": "8 bits DDR",
                  "value": 3,
                  "description": "8 bits DDR"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse158-bit-2",
              "name": "SDHC_PWR_CYCLE_EN",
              "description": "Power cycle enable",
              "values": [
                {
                  "name": "No power cycle",
                  "value": 0,
                  "description": "No power cycle"
                },
                {
                  "name": "Enabled",
                  "value": 1,
                  "description": "Power cycle enabled via RST pad"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse158-bits-3-4",
              "name": "SDHC_PWR_CYCLE_WAIT",
              "description": "Power down wait selection",
              "values": [
                {
                  "name": "20 ms",
                  "value": 0,
                  "description": "20 ms"
                },
                {
                  "name": "10 ms",
                  "value": 1,
                  "description": "10 ms"
                },
                {
                  "name": "5 ms",
                  "value": 2,
                  "description": "5 ms"
                },
                {
                  "name": "2.5 ms",
                  "value": 3,
                  "description": "2.5 ms"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse158-bits-5-6",
              "name": "SDHC_PWR_STABLE_WAIT",
              "description": "Power up wait selection",
              "values": [
                {
                  "name": "5 ms",
                  "value": 0,
                  "description": "5 ms"
                },
                {
                  "name": "2.5 ms",
                  "value": 1,
                  "description": "2.5 ms"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse158-bit-7",
              "name": "SDHC_PWR_POL",
              "description": "uSDHC reset polarity selection",
              "values": [
                {
                  "name": "Low",
                  "value": 0,
                  "description": "Reset active low"
                },
                {
                  "name": "High",
                  "value": 1,
                  "description": "Reset active high"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1,
              "id": "fuse158-bit-9",
              "name": "SDHC_RESET_PRE_IDLE",
              "description": "eMMC disable pre-idle selection",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse158-bit-10",
              "name": "SDHC_MMC_SPEED",
              "description": "eMMC speed selection",
              "values": [
                {
                  "name": "Normal",
                  "value": 0,
                  "description": "Normal speed"
                },
                {
                  "name": "High",
                  "value": 1,
                  "description": "High speed"
                }
              ]
            },
            {
              "width": 21
            }
          ]
        },
        {
          "id": "fuse159",
          "name": "SDHC_CFGF1",
          "description": "SDHC_CFGF1 (for uSDHC1) fuse word",
          "index_int": "0x009F",
          "shadow_reg_offset_int": "0x027C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse0",
            "write_lock_int": "0x0001",
            "read_lock_int": "0x0004",
            "operation_lock_int": "0x0002"
          },
          "bitfields": [
            {
              "width": 2,
              "id": "fuse159-bits-0-1",
              "name": "SDHC_BUS_WIDTH",
              "description": "eMMC bus width selection",
              "values": [
                {
                  "name": "4 bits",
                  "value": 0,
                  "description": "4 bits"
                },
                {
                  "name": "8 bits",
                  "value": 1,
                  "description": "8 bits"
                },
                {
                  "name": "4 bits DDR",
                  "value": 2,
                  "description": "4 bits DDR"
                },
                {
                  "name": "8 bits DDR",
                  "value": 3,
                  "description": "8 bits DDR"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse159-bit-2",
              "name": "SDHC_PWR_CYCLE_EN",
              "description": "Power cycle enable",
              "values": [
                {
                  "name": "No power cycle",
                  "value": 0,
                  "description": "No power cycle"
                },
                {
                  "name": "Enabled",
                  "value": 1,
                  "description": "Power cycle enabled via RST pad"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse159-bits-3-4",
              "name": "SDHC_PWR_CYCLE_WAIT",
              "description": "Power down wait selection",
              "values": [
                {
                  "name": "20 ms",
                  "value": 0,
                  "description": "20 ms"
                },
                {
                  "name": "10 ms",
                  "value": 1,
                  "description": "10 ms"
                },
                {
                  "name": "5 ms",
                  "value": 2,
                  "description": "5 ms"
                },
                {
                  "name": "2.5 ms",
                  "value": 3,
                  "description": "2.5 ms"
                }
              ]
            },
            {
              "width": 2,
              "id": "fuse159-bits-5-6",
              "name": "SDHC_PWR_STABLE_WAIT",
              "description": "Power up wait selection",
              "values": [
                {
                  "name": "5 ms",
                  "value": 0,
                  "description": "5 ms"
                },
                {
                  "name": "2.5 ms",
                  "value": 1,
                  "description": "2.5 ms"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse159-bit-7",
              "name": "SDHC_PWR_POL",
              "description": "uSDHC reset polarity selection",
              "values": [
                {
                  "name": "Low",
                  "value": 0,
                  "description": "Reset active low"
                },
                {
                  "name": "High",
                  "value": 1,
                  "description": "Reset active high"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1,
              "id": "fuse159-bit-9",
              "name": "SDHC_RESET_PRE_IDLE",
              "description": "eMMC disable pre-idle selection",
              "values": [
                {
                  "name": "Enable",
                  "value": 0,
                  "description": "Enable"
                },
                {
                  "name": "Disable",
                  "value": 1,
                  "description": "Disable"
                }
              ]
            },
            {
              "width": 1,
              "id": "fuse159-bit-10",
              "name": "SDHC_MMC_SPEED",
              "description": "eMMC speed selection",
              "values": [
                {
                  "name": "Normal",
                  "value": 0,
                  "description": "Normal speed"
                },
                {
                  "name": "High",
                  "value": 1,
                  "description": "High speed"
                }
              ]
            },
            {
              "width": 21
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "Customer",
        "description": "General purpose for customer use"
      },
      "registers": [
        {
          "id": "fuse163",
          "name": "BOOT_CFG11",
          "description": "For customer use",
          "index_int": "0x00A3",
          "shadow_reg_offset_int": "0x028C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          }
        },
        {
          "id": "fuse164",
          "name": "BOOT_CFG12",
          "description": "For customer use",
          "index_int": "0x00A4",
          "shadow_reg_offset_int": "0x0290",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          }
        },
        {
          "id": "fuse165",
          "name": "BOOT_CFG13",
          "description": "For customer use",
          "index_int": "0x00A5",
          "shadow_reg_offset_int": "0x0294",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          }
        },
        {
          "id": "fuse166",
          "name": "BOOT_CFG14",
          "description": "For customer use",
          "index_int": "0x00A6",
          "shadow_reg_offset_int": "0x0298",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          }
        },
        {
          "id": "fuse167",
          "name": "BOOT_CFG15",
          "description": "For customer use",
          "index_int": "0x00A7",
          "shadow_reg_offset_int": "0x029C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x0200",
            "read_lock_int": "0x0800",
            "operation_lock_int": "0x0400"
          }
        },
        {
          "id": "fuse168",
          "name": "BOOT_CFG16",
          "description": "For customer use",
          "index_int": "0x00A8",
          "shadow_reg_offset_int": "0x02A0",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse169",
          "name": "BOOT_CFG17",
          "description": "For customer use",
          "index_int": "0x00A9",
          "shadow_reg_offset_int": "0x02A4",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse170",
          "name": "BOOT_CFG18",
          "description": "For customer use",
          "index_int": "0x00AA",
          "shadow_reg_offset_int": "0x02A8",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse171",
          "name": "BOOT_CFG19",
          "description": "For customer use",
          "index_int": "0x00AB",
          "shadow_reg_offset_int": "0x02AC",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse172",
          "name": "BOOT_CFG20",
          "description": "For customer use",
          "index_int": "0x00AC",
          "shadow_reg_offset_int": "0x02B0",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse173",
          "name": "BOOT_CFG21",
          "description": "For customer use",
          "index_int": "0x00AD",
          "shadow_reg_offset_int": "0x02B4",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse174",
          "name": "BOOT_CFG22",
          "description": "For customer use",
          "index_int": "0x00AE",
          "shadow_reg_offset_int": "0x02B8",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse175",
          "name": "BOOT_CFG23",
          "description": "For customer use",
          "index_int": "0x00AF",
          "shadow_reg_offset_int": "0x02BC",
          "lock": {
            "register_id": "fuse5",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse176",
          "name": "BOOT_CFG24",
          "description": "For customer use",
          "index_int": "0x00B0",
          "shadow_reg_offset_int": "0x02C0",
          "individual_write_lock": "implicit"
        },
        {
          "id": "fuse177",
          "name": "BOOT_CFG25",
          "description": "For customer use",
          "index_int": "0x00B1",
          "shadow_reg_offset_int": "0x02C4",
          "individual_write_lock": "implicit"
        },
        {
          "id": "fuse178",
          "name": "BOOT_CFG26",
          "description": "For customer use",
          "index_int": "0x00B2",
          "shadow_reg_offset_int": "0x02C8",
          "individual_write_lock": "implicit"
        },
        {
          "id": "fuse179",
          "name": "BOOT_CFG27",
          "description": "For customer use",
          "index_int": "0x00B3",
          "shadow_reg_offset_int": "0x02CC",
          "individual_write_lock": "implicit"
        },
        {
          "id": "fuse180",
          "name": "BOOT_CFG28",
          "description": "For customer use",
          "index_int": "0x00B4",
          "shadow_reg_offset_int": "0x02D0",
          "individual_write_lock": "implicit"
        },
        {
          "id": "fuse181",
          "name": "BOOT_CFG29",
          "description": "For customer use",
          "index_int": "0x00B5",
          "shadow_reg_offset_int": "0x02D4",
          "individual_write_lock": "implicit"
        },
        {
          "id": "fuse182",
          "name": "BOOT_CFG30",
          "description": "For customer use",
          "index_int": "0x00B6",
          "shadow_reg_offset_int": "0x02D8",
          "individual_write_lock": "implicit"
        },
        {
          "id": "fuse183",
          "name": "BOOT_CFG31",
          "description": "For customer use",
          "index_int": "0x00B7",
          "shadow_reg_offset_int": "0x02DC",
          "individual_write_lock": "implicit"
        },
        {
          "id": "fuse460",
          "name": "GPR1_CFG0",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01CC",
          "shadow_reg_offset_int": "0x0730",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          }
        },
        {
          "id": "fuse461",
          "name": "GPR1_CFG1",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01CD",
          "shadow_reg_offset_int": "0x0734",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          }
        },
        {
          "id": "fuse462",
          "name": "GPR1_CFG2",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01CE",
          "shadow_reg_offset_int": "0x0738",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          }
        },
        {
          "id": "fuse463",
          "name": "GPR1_CFG3",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01CF",
          "shadow_reg_offset_int": "0x073C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse2",
            "write_lock_int": "0x0040",
            "read_lock_int": "0x0100",
            "operation_lock_int": "0x0080"
          }
        },
        {
          "id": "fuse472",
          "name": "GPR0_CFG0",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01D8",
          "shadow_reg_offset_int": "0x0760",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          }
        },
        {
          "id": "fuse473",
          "name": "GPR0_CFG1",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01D9",
          "shadow_reg_offset_int": "0x0764",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          }
        },
        {
          "id": "fuse474",
          "name": "GPR0_CFG2",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01DA",
          "shadow_reg_offset_int": "0x0768",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          }
        },
        {
          "id": "fuse475",
          "name": "GPR0_CFG3",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01DB",
          "shadow_reg_offset_int": "0x076C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          }
        },
        {
          "id": "fuse476",
          "name": "GPR0_CFG4",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01DC",
          "shadow_reg_offset_int": "0x0770",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          }
        },
        {
          "id": "fuse477",
          "name": "GPR0_CFG5",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01DD",
          "shadow_reg_offset_int": "0x0774",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          }
        },
        {
          "id": "fuse478",
          "name": "GPR0_CFG6",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01DE",
          "shadow_reg_offset_int": "0x0778",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          }
        },
        {
          "id": "fuse479",
          "name": "GPR0_CFG7",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01DF",
          "shadow_reg_offset_int": "0x077C",
          "individual_write_lock": "implicit",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          }
        },
        {
          "id": "fuse480",
          "name": "GPR0_CFG8",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01E0",
          "shadow_reg_offset_int": "0x0780",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse481",
          "name": "GPR0_CFG9",
          "description": "General purpose fuse for customer use",
          "index_int": "0x01E1",
          "shadow_reg_offset_int": "0x0784",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        }
      ]
    },
    {
      "group": {
        "name": "PVT",
        "description": "Domain PVT setpoint"
      },
      "registers": [
        {
          "id": "fuse482",
          "name": "SENSE_PVT_SP3",
          "description": "Sense domain PVT setpoint 3 CPU1/HiFi1 – Freq/Volt\n250 MHz PVTS delay values, HiFi1[15:8], CPU1[7:0]",
          "index_int": "0x01E2",
          "shadow_reg_offset_int": "0x0788",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse483",
          "name": "COM_PVT_SP3",
          "description": "Compute domain PVT setpoint 3 CPU0/HiFi4 – Freq/Volt\n325 MHz PVTS delay values, HiFi4[15:8], CPU0[7:0]",
          "index_int": "0x01E3",
          "shadow_reg_offset_int": "0x078C",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse484",
          "name": "SENSE_PVT_SP2",
          "description": "Sense domain PVT setpoint 2 CPU1/HiFi1 – Freq/Volt\n160 MHz PVTS delay values, HiFi1[15:8], CPU1[7:0]",
          "index_int": "0x01E4",
          "shadow_reg_offset_int": "0x0790",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse485",
          "name": "COM_PVT_SP2",
          "description": "Compute domain PVT setpoint 2 CPU0/HiFi4 – Freq/Volt\n192 MHz PVTS delay values, HiFi4[15:8], CPU0[7:0]",
          "index_int": "0x01E5",
          "shadow_reg_offset_int": "0x0794",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse486",
          "name": "SENSE_PVT_SP1",
          "description": "Sense domain PVT setpoint 1 CPU1/HiFi1 – Freq/Volt\n100 MHz PVTS delay values, HiFi1[15:8], CPU1[7:0]",
          "index_int": "0x01E6",
          "shadow_reg_offset_int": "0x0798",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        },
        {
          "id": "fuse487",
          "name": "COM_PVT_SP1",
          "description": "Compute domain PVT setpoint 1 CPU0/HiFi4 – Freq/Volt\n110 MHz PVTS delay values, HiFi4[15:8], CPU0[7:0]",
          "index_int": "0x01E7",
          "shadow_reg_offset_int": "0x079C",
          "lock": {
            "register_id": "fuse3",
            "write_lock_int": "0x1000",
            "read_lock_int": "0x4000",
            "operation_lock_int": "0x2000"
          },
          "reg_width": 16
        }
      ]
    }
  ]
}
