TimeQuest Timing Analyzer report for RV32I_System
Wed Nov 04 02:03:30 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 58. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Slow Corner Signal Integrity Metrics
 82. Fast Corner Signal Integrity Metrics
 83. Setup Transfers
 84. Hold Transfers
 85. Recovery Transfers
 86. Removal Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RV32I_System                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 31.81 MHz ; 31.81 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 1.827  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.476 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.096 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.358  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 51.488 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.206 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 97.393 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.919 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.740  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.736 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.747 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.754 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.827 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.195     ; 23.006     ;
; 1.827 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.195     ; 23.006     ;
; 1.828 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 23.010     ;
; 1.850 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.195     ; 22.983     ;
; 1.850 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.195     ; 22.983     ;
; 1.851 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 22.987     ;
; 1.855 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.975     ;
; 1.855 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.975     ;
; 1.855 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.202     ; 22.971     ;
; 1.855 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.202     ; 22.971     ;
; 1.856 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.979     ;
; 1.856 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 22.975     ;
; 1.857 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.200     ; 22.971     ;
; 1.857 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.200     ; 22.971     ;
; 1.858 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.195     ; 22.975     ;
; 1.876 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.200     ; 22.952     ;
; 1.876 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.200     ; 22.952     ;
; 1.877 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.195     ; 22.956     ;
; 1.878 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.206     ; 22.944     ;
; 1.878 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.206     ; 22.944     ;
; 1.879 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.201     ; 22.948     ;
; 1.880 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.950     ;
; 1.880 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.950     ;
; 1.881 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.954     ;
; 1.903 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.927     ;
; 1.903 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.927     ;
; 1.904 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.931     ;
; 1.908 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.201     ; 22.919     ;
; 1.908 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.201     ; 22.919     ;
; 1.908 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.205     ; 22.915     ;
; 1.908 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.205     ; 22.915     ;
; 1.909 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.196     ; 22.923     ;
; 1.909 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.200     ; 22.919     ;
; 1.910 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.915     ;
; 1.910 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.915     ;
; 1.911 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.919     ;
; 1.929 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.896     ;
; 1.929 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.896     ;
; 1.930 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.900     ;
; 1.931 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.209     ; 22.888     ;
; 1.931 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.209     ; 22.888     ;
; 1.932 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.204     ; 22.892     ;
; 1.990 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.840     ;
; 1.990 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.840     ;
; 1.991 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.844     ;
; 2.013 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.817     ;
; 2.013 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.817     ;
; 2.014 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.821     ;
; 2.018 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.201     ; 22.809     ;
; 2.018 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.201     ; 22.809     ;
; 2.018 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.205     ; 22.805     ;
; 2.018 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.205     ; 22.805     ;
; 2.019 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.196     ; 22.813     ;
; 2.019 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.200     ; 22.809     ;
; 2.020 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.805     ;
; 2.020 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.805     ;
; 2.021 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.809     ;
; 2.039 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.786     ;
; 2.039 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.786     ;
; 2.040 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.790     ;
; 2.041 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.209     ; 22.778     ;
; 2.041 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.209     ; 22.778     ;
; 2.042 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.204     ; 22.782     ;
; 2.161 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.202     ; 22.665     ;
; 2.161 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.202     ; 22.665     ;
; 2.162 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 22.669     ;
; 2.214 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.205     ; 22.609     ;
; 2.214 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.205     ; 22.609     ;
; 2.215 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.200     ; 22.613     ;
; 2.324 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.205     ; 22.499     ;
; 2.324 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.205     ; 22.499     ;
; 2.325 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.200     ; 22.503     ;
; 2.581 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.260     ;
; 2.581 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.260     ;
; 2.582 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 22.264     ;
; 2.604 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.237     ;
; 2.604 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.237     ;
; 2.605 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 22.241     ;
; 2.609 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 22.229     ;
; 2.609 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 22.229     ;
; 2.609 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.194     ; 22.225     ;
; 2.609 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.194     ; 22.225     ;
; 2.610 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.185     ; 22.233     ;
; 2.610 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.189     ; 22.229     ;
; 2.611 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 22.225     ;
; 2.611 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 22.225     ;
; 2.612 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.229     ;
; 2.630 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 22.206     ;
; 2.630 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 22.206     ;
; 2.631 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.210     ;
; 2.632 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.198     ;
; 2.632 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.198     ;
; 2.633 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.202     ;
; 2.732 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 22.105     ;
; 2.732 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 22.105     ;
; 2.733 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 22.109     ;
; 2.755 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 22.082     ;
; 2.755 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 22.082     ;
; 2.756 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 22.086     ;
; 2.760 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.194     ; 22.074     ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 22.476 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 2.719      ;
; 22.489 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.698      ;
; 22.531 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 2.664      ;
; 22.558 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.169      ; 2.639      ;
; 22.583 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.610      ;
; 22.660 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 2.535      ;
; 22.664 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 2.534      ;
; 22.670 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.169      ; 2.527      ;
; 22.713 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.169      ; 2.484      ;
; 22.732 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 2.466      ;
; 22.732 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.169      ; 2.465      ;
; 22.736 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.454      ;
; 22.844 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.349      ;
; 22.865 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.325      ;
; 22.870 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.320      ;
; 22.986 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.207      ;
; 22.991 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.199      ;
; 23.006 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.181      ;
; 23.008 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.179      ;
; 23.020 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.170      ;
; 23.027 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.163      ;
; 23.029 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.164      ;
; 23.037 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.153      ;
; 23.046 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.147      ;
; 23.105 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.082      ;
; 23.154 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.039      ;
; 23.189 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 2.009      ;
; 23.221 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.169      ; 1.976      ;
; 23.223 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 1.972      ;
; 23.255 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.935      ;
; 23.296 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 1.900      ;
; 23.346 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.847      ;
; 23.348 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.845      ;
; 23.353 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.840      ;
; 23.376 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.169      ; 1.821      ;
; 23.380 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.813      ;
; 23.397 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.796      ;
; 23.535 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.655      ;
; 23.538 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 1.653      ;
; 23.542 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.157      ; 1.643      ;
; 23.556 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 1.640      ;
; 23.580 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.612      ;
; 23.582 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 1.605      ;
; 23.590 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.172      ; 1.610      ;
; 23.590 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.599      ;
; 23.592 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 1.603      ;
; 23.592 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.160      ; 1.596      ;
; 23.598 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 1.597      ;
; 23.598 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.592      ;
; 23.607 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 1.588      ;
; 23.614 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.172      ; 1.586      ;
; 23.623 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.570      ;
; 23.624 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.160      ; 1.564      ;
; 23.626 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.564      ;
; 23.627 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 1.560      ;
; 23.628 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 1.570      ;
; 23.647 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.543      ;
; 23.667 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 1.528      ;
; 23.686 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 1.512      ;
; 23.767 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.169      ; 1.430      ;
; 23.778 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.415      ;
; 23.799 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.394      ;
; 23.822 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.169      ; 1.375      ;
; 23.858 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.335      ;
; 23.860 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 1.336      ;
; 23.862 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 1.337      ;
; 23.864 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.328      ;
; 23.865 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.327      ;
; 23.870 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.160      ; 1.318      ;
; 23.870 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.160      ; 1.318      ;
; 23.872 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.318      ;
; 23.886 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.303      ;
; 23.889 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.158      ; 1.297      ;
; 23.894 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 1.307      ;
; 23.900 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 1.291      ;
; 23.905 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 1.286      ;
; 23.906 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.287      ;
; 23.908 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 1.287      ;
; 23.917 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 1.281      ;
; 23.920 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 1.274      ;
; 23.926 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.157      ; 1.259      ;
; 23.936 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.256      ;
; 23.952 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 1.239      ;
; 23.965 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 1.233      ;
; 23.972 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 1.223      ;
; 24.157 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.032      ;
; 24.170 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 1.026      ;
; 24.205 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 0.991      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 39.096 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.411     ; 10.488     ;
; 39.275 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 10.288     ;
; 39.276 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 10.287     ;
; 39.466 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.403     ; 10.126     ;
; 39.469 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.403     ; 10.123     ;
; 39.482 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 10.105     ;
; 39.485 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 10.102     ;
; 39.493 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.411     ; 10.091     ;
; 39.528 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.424     ; 10.043     ;
; 39.529 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.424     ; 10.042     ;
; 39.549 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 10.038     ;
; 39.550 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 10.039     ;
; 39.552 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 10.035     ;
; 39.563 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 10.027     ;
; 39.564 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 10.026     ;
; 39.583 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 10.004     ;
; 39.584 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 10.003     ;
; 39.626 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 9.937      ;
; 39.629 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 9.934      ;
; 39.658 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 9.915      ;
; 39.661 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 9.912      ;
; 39.682 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.421     ; 9.892      ;
; 39.685 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.421     ; 9.889      ;
; 39.749 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.421     ; 9.825      ;
; 39.750 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.421     ; 9.824      ;
; 39.770 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.427     ; 9.798      ;
; 39.771 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.427     ; 9.797      ;
; 39.772 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 9.804      ;
; 39.772 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 9.804      ;
; 39.797 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.782      ;
; 39.798 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.781      ;
; 39.832 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.403     ; 9.760      ;
; 39.834 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.403     ; 9.758      ;
; 39.841 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.748      ;
; 39.841 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.748      ;
; 39.844 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 9.719      ;
; 39.844 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 9.719      ;
; 39.846 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.423     ; 9.726      ;
; 39.849 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.423     ; 9.723      ;
; 39.883 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.428     ; 9.684      ;
; 39.893 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 9.694      ;
; 39.901 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 9.681      ;
; 39.904 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 9.678      ;
; 39.911 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.415     ; 9.669      ;
; 39.921 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.415     ; 9.659      ;
; 39.974 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.432     ; 9.589      ;
; 39.995 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.425     ; 9.575      ;
; 39.999 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.425     ; 9.571      ;
; 40.007 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.582      ;
; 40.007 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.582      ;
; 40.046 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.412     ; 9.537      ;
; 40.048 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.412     ; 9.535      ;
; 40.060 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.433     ; 9.502      ;
; 40.063 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.433     ; 9.499      ;
; 40.076 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.428     ; 9.491      ;
; 40.076 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.428     ; 9.491      ;
; 40.092 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 9.481      ;
; 40.094 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 9.479      ;
; 40.139 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.440      ;
; 40.171 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.421     ; 9.403      ;
; 40.173 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.421     ; 9.401      ;
; 40.175 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.420     ; 9.400      ;
; 40.179 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.420     ; 9.396      ;
; 40.193 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 9.394      ;
; 40.204 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.418     ; 9.373      ;
; 40.205 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.418     ; 9.372      ;
; 40.213 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 9.360      ;
; 40.213 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 9.360      ;
; 40.219 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 9.345      ;
; 40.228 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 9.363      ;
; 40.228 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 9.363      ;
; 40.238 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.407     ; 9.350      ;
; 40.242 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 9.340      ;
; 40.243 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.411     ; 9.341      ;
; 40.244 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.407     ; 9.344      ;
; 40.244 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 9.338      ;
; 40.246 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.411     ; 9.338      ;
; 40.259 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.410     ; 9.326      ;
; 40.262 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.410     ; 9.323      ;
; 40.263 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[20] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 9.301      ;
; 40.266 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[20] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.431     ; 9.298      ;
; 40.283 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.417     ; 9.295      ;
; 40.288 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.433     ; 9.274      ;
; 40.290 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.417     ; 9.288      ;
; 40.291 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.433     ; 9.271      ;
; 40.307 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.424     ; 9.264      ;
; 40.308 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.403     ; 9.284      ;
; 40.316 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.433     ; 9.246      ;
; 40.322 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.403     ; 9.270      ;
; 40.331 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 9.242      ;
; 40.332 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 9.241      ;
; 40.336 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[30] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.428     ; 9.231      ;
; 40.341 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 9.241      ;
; 40.347 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 9.235      ;
; 40.357 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.412     ; 9.226      ;
; 40.360 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.412     ; 9.223      ;
; 40.367 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[2]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.411     ; 9.217      ;
; 40.367 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[2]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.411     ; 9.217      ;
; 40.400 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.417     ; 9.178      ;
; 40.403 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.417     ; 9.175      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; TimerCounter:iTimer|StatusR[0]           ; TimerCounter:iTimer|StatusR[0]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[4]                 ; GPIO:iGPIO|SW_StatusR[4]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[5]                 ; GPIO:iGPIO|SW_StatusR[5]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[6]                 ; GPIO:iGPIO|SW_StatusR[6]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[7]                 ; GPIO:iGPIO|SW_StatusR[7]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[9]                 ; GPIO:iGPIO|SW_StatusR[9]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[8]                 ; GPIO:iGPIO|SW_StatusR[8]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[1]                 ; GPIO:iGPIO|SW_StatusR[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[0]                 ; GPIO:iGPIO|SW_StatusR[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[2]                 ; GPIO:iGPIO|SW_StatusR[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|SW_StatusR[3]                 ; GPIO:iGPIO|SW_StatusR[3]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|BUTTON_StatusR[1]             ; GPIO:iGPIO|BUTTON_StatusR[1]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:iGPIO|BUTTON_StatusR[2]             ; GPIO:iGPIO|BUTTON_StatusR[2]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; rv32i_cpu:icpu|datapath:i_datapath|pc[0] ; rv32i_cpu:icpu|datapath:i_datapath|pc[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.370 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.588      ;
; 0.371 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.589      ;
; 0.371 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw3|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.589      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S12     ; GPIO:iGPIO|pulse_gen:sw0|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S8      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S3      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw3|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:button1|c_state.S0  ; GPIO:iGPIO|pulse_gen:button1|c_state.S1  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw8|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11     ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw6|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw6|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S7      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S12     ; GPIO:iGPIO|pulse_gen:sw2|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S11     ; GPIO:iGPIO|pulse_gen:sw2|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:button1|c_state.S10 ; GPIO:iGPIO|pulse_gen:button1|c_state.S11 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:button1|c_state.S3  ; GPIO:iGPIO|pulse_gen:button1|c_state.S4  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11     ; GPIO:iGPIO|pulse_gen:sw7|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S8      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw5|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw4|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw4|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw9|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw1|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:button1|c_state.S13 ; GPIO:iGPIO|pulse_gen:button1|c_state.S14 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:button1|c_state.S7  ; GPIO:iGPIO|pulse_gen:button1|c_state.S8  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:button1|c_state.S6  ; GPIO:iGPIO|pulse_gen:button1|c_state.S7  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:button1|c_state.S5  ; GPIO:iGPIO|pulse_gen:button1|c_state.S6  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:button1|c_state.S2  ; GPIO:iGPIO|pulse_gen:button1|c_state.S3  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S12     ; GPIO:iGPIO|pulse_gen:sw9|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw3|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw2|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:button1|c_state.S1  ; GPIO:iGPIO|pulse_gen:button1|c_state.S2  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw7|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 51.488 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.418      ; 2.113      ;
; 51.528 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.418      ; 2.153      ;
; 51.567 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 2.194      ;
; 51.590 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[1]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.211      ;
; 51.650 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 2.277      ;
; 51.710 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[5]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 2.334      ;
; 51.817 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[1]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.438      ;
; 51.826 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 2.453      ;
; 51.828 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 2.450      ;
; 51.861 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 2.476      ;
; 51.867 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[3]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.479      ;
; 51.871 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[13]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.407      ; 2.485      ;
; 51.879 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.409      ; 2.495      ;
; 51.912 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.423      ; 2.542      ;
; 51.945 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.426      ; 2.578      ;
; 51.960 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 2.584      ;
; 51.976 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.430      ; 2.613      ;
; 52.032 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 2.651      ;
; 52.054 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.675      ;
; 52.055 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[0]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.667      ;
; 52.076 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.437      ; 2.720      ;
; 52.089 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.407      ; 2.703      ;
; 52.092 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.713      ;
; 52.110 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.728      ;
; 52.113 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[31]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.734      ;
; 52.114 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 2.741      ;
; 52.125 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.426      ; 2.758      ;
; 52.150 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 2.765      ;
; 52.158 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[13]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.407      ; 2.772      ;
; 52.160 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 2.787      ;
; 52.178 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[31] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.799      ;
; 52.184 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.409      ; 2.800      ;
; 52.193 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.805      ;
; 52.231 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.422      ; 2.860      ;
; 52.233 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 2.848      ;
; 52.234 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.422      ; 2.863      ;
; 52.243 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.437      ; 2.887      ;
; 52.252 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.869      ;
; 52.252 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.404      ; 2.863      ;
; 52.261 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.882      ;
; 52.261 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 2.880      ;
; 52.261 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 2.889      ;
; 52.265 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.433      ; 2.905      ;
; 52.268 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.889      ;
; 52.275 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.430      ; 2.912      ;
; 52.281 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.902      ;
; 52.294 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[3]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.906      ;
; 52.298 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.430      ; 2.935      ;
; 52.299 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[19]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 2.921      ;
; 52.302 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 2.930      ;
; 52.306 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[31]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.927      ;
; 52.313 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 2.935      ;
; 52.319 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[13]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.407      ; 2.933      ;
; 52.326 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[15]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.427      ; 2.960      ;
; 52.326 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.407      ; 2.940      ;
; 52.329 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.427      ; 2.963      ;
; 52.333 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[20]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 2.960      ;
; 52.342 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[0]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.954      ;
; 52.357 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 2.972      ;
; 52.358 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.976      ;
; 52.360 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[6]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.409      ; 2.976      ;
; 52.374 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[23] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.437      ; 3.018      ;
; 52.384 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[7]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 3.006      ;
; 52.396 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.423      ; 3.026      ;
; 52.397 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 3.024      ;
; 52.417 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.426      ; 3.050      ;
; 52.420 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 3.033      ;
; 52.427 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 3.036      ;
; 52.428 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[18]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.418      ; 3.053      ;
; 52.432 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.419      ; 3.058      ;
; 52.439 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.398      ; 3.044      ;
; 52.443 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.426      ; 3.076      ;
; 52.459 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.430      ; 3.096      ;
; 52.461 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[2]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.413      ; 3.081      ;
; 52.467 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[25]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 3.086      ;
; 52.469 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 3.088      ;
; 52.471 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 3.080      ;
; 52.475 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.426      ; 3.108      ;
; 52.482 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.404      ; 3.093      ;
; 52.484 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.437      ; 3.128      ;
; 52.485 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.428      ; 3.120      ;
; 52.493 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 3.111      ;
; 52.497 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.437      ; 3.141      ;
; 52.500 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[17]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 3.127      ;
; 52.506 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.404      ; 3.117      ;
; 52.508 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[1]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 3.126      ;
; 52.512 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.419      ; 3.138      ;
; 52.514 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.404      ; 3.125      ;
; 52.515 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.422      ; 3.144      ;
; 52.520 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[28]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 3.139      ;
; 52.521 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.413      ; 3.141      ;
; 52.523 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.409      ; 3.139      ;
; 52.524 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 3.145      ;
; 52.536 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[26]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 3.157      ;
; 52.537 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[5]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 3.155      ;
; 52.539 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[20]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.419      ; 3.165      ;
; 52.544 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.404      ; 3.155      ;
; 52.549 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 3.167      ;
; 52.549 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 3.162      ;
; 52.551 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 3.172      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.206 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 0.883      ;
; 75.244 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 0.913      ;
; 75.251 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 0.928      ;
; 75.425 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 1.103      ;
; 75.460 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.135      ;
; 75.467 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.138      ;
; 75.475 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.150      ;
; 75.480 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.472      ; 1.159      ;
; 75.482 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.153      ;
; 75.482 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.465      ; 1.154      ;
; 75.483 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.148      ;
; 75.486 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.159      ;
; 75.487 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.475      ; 1.169      ;
; 75.487 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.158      ;
; 75.501 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.175      ;
; 75.503 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.173      ;
; 75.504 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.459      ; 1.170      ;
; 75.510 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.181      ;
; 75.514 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 1.183      ;
; 75.516 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.196      ;
; 75.516 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 1.185      ;
; 75.522 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.195      ;
; 75.522 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.195      ;
; 75.537 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 1.214      ;
; 75.539 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.214      ;
; 75.554 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 1.231      ;
; 75.559 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.232      ;
; 75.583 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.258      ;
; 75.650 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 1.327      ;
; 75.717 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.392      ;
; 75.719 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 1.397      ;
; 75.734 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.405      ;
; 75.743 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 1.421      ;
; 75.743 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.414      ;
; 75.749 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.422      ;
; 75.750 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.417      ;
; 75.758 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 1.427      ;
; 75.761 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.441      ;
; 75.763 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 1.432      ;
; 75.764 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.469      ; 1.440      ;
; 75.769 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.436      ;
; 75.772 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.442      ;
; 75.773 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.444      ;
; 75.775 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.469      ; 1.451      ;
; 75.780 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.455      ;
; 75.790 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.475      ; 1.472      ;
; 75.799 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.469      ; 1.475      ;
; 75.800 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.471      ;
; 75.806 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.465      ; 1.478      ;
; 75.809 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.480      ;
; 75.809 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.474      ;
; 75.973 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.646      ;
; 75.985 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.658      ;
; 76.004 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.677      ;
; 76.022 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.695      ;
; 76.025 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 1.703      ;
; 76.035 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.708      ;
; 76.056 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.469      ; 1.732      ;
; 76.079 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 1.757      ;
; 76.081 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.756      ;
; 76.103 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.774      ;
; 76.106 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 1.784      ;
; 76.151 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.824      ;
; 76.209 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.876      ;
; 76.274 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.947      ;
; 76.296 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.967      ;
; 76.315 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.982      ;
; 76.324 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.997      ;
; 76.326 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.997      ;
; 76.336 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 2.007      ;
; 76.349 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 2.016      ;
; 76.379 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 2.050      ;
; 76.382 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.055      ;
; 76.422 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 2.093      ;
; 76.432 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.105      ;
; 76.471 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 2.142      ;
; 76.588 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 2.266      ;
; 76.588 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 2.266      ;
; 76.591 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 2.262      ;
; 76.594 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 2.272      ;
; 76.679 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.354      ;
; 76.687 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 2.365      ;
; 76.692 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 2.370      ;
; 76.741 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.414      ;
; 76.747 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 2.425      ;
; 76.772 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.447      ;
; 76.844 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 2.511      ;
; 76.855 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.530      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 97.393 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 2.538      ;
; 97.409 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 2.524      ;
; 97.409 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 2.524      ;
; 97.615 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 2.316      ;
; 97.615 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 2.316      ;
; 97.634 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.298      ;
; 97.634 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.298      ;
; 97.683 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 2.247      ;
; 97.683 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 2.247      ;
; 97.683 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 2.248      ;
; 97.897 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.035      ;
; 97.897 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.035      ;
; 97.897 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.035      ;
; 97.897 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.035      ;
; 97.897 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.035      ;
; 97.897 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.035      ;
; 97.897 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.035      ;
; 97.897 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 2.035      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.019      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.019      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.019      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.019      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.019      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.019      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.019      ;
; 97.910 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 2.015      ;
; 97.910 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 2.015      ;
; 97.910 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 2.015      ;
; 98.650 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 1.284      ;
; 98.650 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 1.284      ;
; 98.650 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 1.284      ;
; 98.650 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 1.284      ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.919 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.137      ;
; 1.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.821      ;
; 1.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.821      ;
; 1.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.821      ;
; 1.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.821      ;
; 1.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.821      ;
; 1.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.821      ;
; 1.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.821      ;
; 1.611 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.821      ;
; 1.611 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.821      ;
; 1.611 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.821      ;
; 1.635 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.851      ;
; 1.635 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.851      ;
; 1.635 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.851      ;
; 1.635 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.851      ;
; 1.635 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.851      ;
; 1.635 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.851      ;
; 1.635 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.851      ;
; 1.635 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.851      ;
; 1.823 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.037      ;
; 1.823 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.037      ;
; 1.825 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.040      ;
; 1.887 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.103      ;
; 1.887 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.103      ;
; 1.891 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.107      ;
; 1.891 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.107      ;
; 2.098 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.315      ;
; 2.098 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.315      ;
; 2.116 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.331      ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk0                                                              ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk0                                                              ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk0                                                              ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk0                                                              ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk1                                                              ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk1                                                              ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[0]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[1]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[2]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[3]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[4]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[5]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[6]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[0]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[1]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[2]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[3]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[4]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[5]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[6]                                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[16]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[17]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[18]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[19]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[20]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[21]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[22]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[23]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[24]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[25]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[26]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[27]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[28]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[29]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[30]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[31]                             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc[12]                    ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc[16]                    ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[0]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[12] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[3]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[19] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[26] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[27] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[11] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[1]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[2]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[6]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[8]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[19] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[26] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[2]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[3]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[6]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[8]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[11] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[1]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[2]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[6]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[8]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[11]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[13]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[16]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[18]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[28]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[29]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[2]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[30]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[3]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[4]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[6]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[8]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[0]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[11]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[13]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[16]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[18]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[28]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[29]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[30]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[3]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[4]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S11                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S12                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S2                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S8                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S9                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw2|c_state.S0                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw2|c_state.S1                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw2|c_state.S10                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw2|c_state.S11                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw2|c_state.S12                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw2|c_state.S13                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw2|c_state.S14                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw2|c_state.S2                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw2|c_state.S3                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.845 ; 5.419 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.733 ; 5.324 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.845 ; 5.419 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.813 ; 5.391 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.777 ; 5.443 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.378 ; 4.992 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.760 ; 5.443 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.760 ; 5.360 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.436 ; 5.042 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.500 ; 5.133 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.738 ; 5.400 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.777 ; 5.399 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.721 ; 5.292 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.628 ; 5.248 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.446 ; 4.999 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -3.827 ; -4.396 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -4.004 ; -4.556 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -3.827 ; -4.396 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -3.842 ; -4.408 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -3.440 ; -3.966 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -3.440 ; -3.966 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.809 ; -4.392 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.981 ; -4.537 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -3.672 ; -4.243 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.562 ; -4.100 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -3.786 ; -4.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -4.005 ; -4.587 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.946 ; -4.478 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -3.786 ; -4.354 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -3.643 ; -4.167 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.430 ; 3.318 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.430 ; 3.318 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.410 ; 3.313 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.967 ; 2.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 2.973 ; 2.876 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.966 ; 2.870 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.972 ; 2.871 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.995 ; 2.901 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.483 ; 3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.483 ; 3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.438 ; 3.333 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.228 ; 3.126 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.261 ; 3.164 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.243 ; 3.142 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.949 ; 2.855 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.220 ; 3.122 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.458 ; 3.362 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.286 ; 3.196 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.071 ; 3.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.244 ; 3.204 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.056 ; 2.980 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.100 ; 3.034 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.134 ; 3.073 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.458 ; 3.362 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.704 ; 3.603 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.339 ; 3.241 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.704 ; 3.603 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.311 ; 3.238 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.340 ; 3.246 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.489 ; 3.392 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.477 ; 3.401 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.535 ; 3.477 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.417 ; 6.174 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.315 ; 4.276 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.148 ; 4.075 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.417 ; 6.174 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.964 ; 3.924 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.114 ; 4.030 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 4.074 ; 4.023 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 4.359 ; 4.282 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.675 ; 4.639 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.554 ; 4.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.346 ; 4.291 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.546 ; 2.449 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.991 ; 2.878 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.972 ; 2.873 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.547 ; 2.453 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 2.552 ; 2.454 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.546 ; 2.449 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.552 ; 2.449 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.573 ; 2.478 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.530 ; 2.434 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.042 ; 2.927 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.999 ; 2.894 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.797 ; 2.694 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.830 ; 2.731 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.812 ; 2.710 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.530 ; 2.434 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.790 ; 2.691 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.633 ; 2.554 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.853 ; 2.762 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.648 ; 2.582 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.814 ; 2.771 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 2.633 ; 2.554 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.676 ; 2.608 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.709 ; 2.646 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.019 ; 2.922 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.879 ; 2.804 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.906 ; 2.807 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.255 ; 3.153 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.879 ; 2.804 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.906 ; 2.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.049 ; 2.951 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.038 ; 2.960 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.093 ; 3.032 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.514 ; 3.471 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.851 ; 3.808 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.691 ; 3.615 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.944 ; 5.698 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.514 ; 3.471 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.659 ; 3.573 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.621 ; 3.566 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.895 ; 3.815 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.198 ; 4.158 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.082 ; 3.987 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.882 ; 3.825 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 35.37 MHz ; 35.37 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 4.191  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.746 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 40.245 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.312  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 51.380 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.208 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 97.652 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.828 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.713  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.742 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.748 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.749 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.191 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 20.647     ;
; 4.191 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 20.647     ;
; 4.193 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.177     ; 20.650     ;
; 4.201 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.632     ;
; 4.201 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.632     ;
; 4.203 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 20.635     ;
; 4.213 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.621     ;
; 4.213 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.621     ;
; 4.214 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.179     ; 20.627     ;
; 4.214 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.179     ; 20.627     ;
; 4.215 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 20.624     ;
; 4.216 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.174     ; 20.630     ;
; 4.217 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.620     ;
; 4.217 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.620     ;
; 4.219 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 20.623     ;
; 4.232 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.602     ;
; 4.232 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.602     ;
; 4.234 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 20.605     ;
; 4.237 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 20.593     ;
; 4.237 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 20.593     ;
; 4.239 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.185     ; 20.596     ;
; 4.288 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.546     ;
; 4.288 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.546     ;
; 4.290 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 20.549     ;
; 4.298 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 20.531     ;
; 4.298 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 20.531     ;
; 4.300 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.534     ;
; 4.310 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 20.520     ;
; 4.310 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 20.520     ;
; 4.311 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.526     ;
; 4.311 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.526     ;
; 4.312 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.185     ; 20.523     ;
; 4.313 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 20.529     ;
; 4.314 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.519     ;
; 4.314 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.519     ;
; 4.316 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 20.522     ;
; 4.329 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 20.501     ;
; 4.329 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.190     ; 20.501     ;
; 4.331 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.185     ; 20.504     ;
; 4.334 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.194     ; 20.492     ;
; 4.334 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.194     ; 20.492     ;
; 4.336 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.189     ; 20.495     ;
; 4.358 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.479     ;
; 4.358 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.479     ;
; 4.360 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 20.482     ;
; 4.368 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 20.464     ;
; 4.368 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 20.464     ;
; 4.370 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.467     ;
; 4.380 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.453     ;
; 4.380 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.453     ;
; 4.381 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.180     ; 20.459     ;
; 4.381 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.180     ; 20.459     ;
; 4.382 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 20.456     ;
; 4.383 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.175     ; 20.462     ;
; 4.384 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.184     ; 20.452     ;
; 4.384 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.184     ; 20.452     ;
; 4.386 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.179     ; 20.455     ;
; 4.399 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.434     ;
; 4.399 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.434     ;
; 4.401 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 20.437     ;
; 4.404 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 20.425     ;
; 4.404 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 20.425     ;
; 4.406 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.428     ;
; 4.488 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.345     ;
; 4.488 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.345     ;
; 4.490 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 20.348     ;
; 4.585 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 20.244     ;
; 4.585 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 20.244     ;
; 4.587 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.247     ;
; 4.655 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 20.177     ;
; 4.655 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 20.177     ;
; 4.657 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.180     ;
; 4.917 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.175     ; 19.928     ;
; 4.917 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.175     ; 19.928     ;
; 4.919 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.170     ; 19.931     ;
; 4.927 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.180     ; 19.913     ;
; 4.927 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.180     ; 19.913     ;
; 4.929 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.175     ; 19.916     ;
; 4.939 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.179     ; 19.902     ;
; 4.939 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.179     ; 19.902     ;
; 4.940 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.172     ; 19.908     ;
; 4.940 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.172     ; 19.908     ;
; 4.941 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.174     ; 19.905     ;
; 4.942 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.167     ; 19.911     ;
; 4.943 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.176     ; 19.901     ;
; 4.943 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.176     ; 19.901     ;
; 4.945 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.171     ; 19.904     ;
; 4.958 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.179     ; 19.883     ;
; 4.958 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.179     ; 19.883     ;
; 4.960 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.174     ; 19.886     ;
; 4.963 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.874     ;
; 4.963 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.874     ;
; 4.965 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 19.877     ;
; 5.017 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 19.825     ;
; 5.017 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 19.825     ;
; 5.019 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.173     ; 19.828     ;
; 5.027 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.810     ;
; 5.027 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.810     ;
; 5.029 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 19.813     ;
; 5.039 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 19.799     ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 22.746 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.419      ;
; 22.760 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 2.398      ;
; 22.767 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.393      ;
; 22.790 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 2.371      ;
; 22.811 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 2.347      ;
; 22.847 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 2.322      ;
; 22.851 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 2.315      ;
; 22.859 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.306      ;
; 22.943 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 2.223      ;
; 22.971 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 2.195      ;
; 22.973 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 2.196      ;
; 22.994 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 2.167      ;
; 23.055 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 2.108      ;
; 23.068 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.136      ; 2.088      ;
; 23.075 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 2.086      ;
; 23.149 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 2.014      ;
; 23.155 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 2.006      ;
; 23.186 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.972      ;
; 23.209 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.952      ;
; 23.222 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.936      ;
; 23.233 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.928      ;
; 23.234 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.929      ;
; 23.238 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.923      ;
; 23.260 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.903      ;
; 23.289 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.133      ; 1.864      ;
; 23.334 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.829      ;
; 23.357 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.812      ;
; 23.384 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 1.782      ;
; 23.384 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 1.781      ;
; 23.427 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.136      ; 1.729      ;
; 23.449 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 1.716      ;
; 23.492 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.671      ;
; 23.501 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.657      ;
; 23.509 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.654      ;
; 23.534 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 1.632      ;
; 23.553 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.610      ;
; 23.572 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.591      ;
; 23.668 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.493      ;
; 23.688 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.471      ;
; 23.691 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.134      ; 1.463      ;
; 23.698 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 1.467      ;
; 23.703 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.464      ;
; 23.709 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.453      ;
; 23.716 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.442      ;
; 23.725 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.437      ;
; 23.730 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.431      ;
; 23.732 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.430      ;
; 23.736 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.421      ;
; 23.738 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.424      ;
; 23.744 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.416      ;
; 23.745 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 1.423      ;
; 23.748 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.409      ;
; 23.757 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.401      ;
; 23.766 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.397      ;
; 23.772 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.389      ;
; 23.776 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.385      ;
; 23.781 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.388      ;
; 23.790 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.372      ;
; 23.793 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.376      ;
; 23.892 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.270      ;
; 23.894 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 1.274      ;
; 23.906 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.255      ;
; 23.934 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.228      ;
; 23.935 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.229      ;
; 23.935 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.229      ;
; 23.962 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.197      ;
; 23.964 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 1.201      ;
; 23.973 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.184      ;
; 23.975 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.182      ;
; 23.979 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 1.191      ;
; 23.981 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.179      ;
; 23.982 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.178      ;
; 23.997 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 1.169      ;
; 24.006 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.153      ;
; 24.007 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.153      ;
; 24.010 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.147      ;
; 24.012 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.147      ;
; 24.013 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.148      ;
; 24.020 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.144      ;
; 24.022 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.140      ;
; 24.026 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.134      ; 1.128      ;
; 24.028 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 1.137      ;
; 24.052 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.107      ;
; 24.062 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.102      ;
; 24.077 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 1.088      ;
; 24.236 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 0.921      ;
; 24.239 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 0.926      ;
; 24.259 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 0.905      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 40.245 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.362     ; 9.388      ;
; 40.422 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.380     ; 9.193      ;
; 40.422 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.380     ; 9.193      ;
; 40.549 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.361     ; 9.085      ;
; 40.579 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.375     ; 9.041      ;
; 40.579 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.375     ; 9.041      ;
; 40.599 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 9.042      ;
; 40.603 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 9.038      ;
; 40.619 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 9.018      ;
; 40.622 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 9.015      ;
; 40.628 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.355     ; 9.012      ;
; 40.630 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.355     ; 9.010      ;
; 40.637 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.353     ; 9.005      ;
; 40.644 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.994      ;
; 40.645 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.993      ;
; 40.670 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.965      ;
; 40.673 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.962      ;
; 40.742 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.380     ; 8.873      ;
; 40.744 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.380     ; 8.871      ;
; 40.746 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.876      ;
; 40.746 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.876      ;
; 40.778 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.372     ; 8.845      ;
; 40.782 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.372     ; 8.841      ;
; 40.817 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.368     ; 8.810      ;
; 40.818 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.368     ; 8.809      ;
; 40.833 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.355     ; 8.807      ;
; 40.835 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.355     ; 8.805      ;
; 40.838 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.372     ; 8.785      ;
; 40.839 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.372     ; 8.784      ;
; 40.846 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 8.780      ;
; 40.846 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 8.780      ;
; 40.857 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.383     ; 8.755      ;
; 40.858 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.383     ; 8.754      ;
; 40.867 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.771      ;
; 40.868 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.770      ;
; 40.893 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.376     ; 8.726      ;
; 40.894 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.376     ; 8.725      ;
; 40.929 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.370     ; 8.696      ;
; 40.932 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.370     ; 8.693      ;
; 40.973 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 8.658      ;
; 40.974 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 8.657      ;
; 40.983 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.362     ; 8.650      ;
; 40.993 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.377     ; 8.625      ;
; 40.997 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.641      ;
; 41.006 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.362     ; 8.627      ;
; 41.032 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.590      ;
; 41.035 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.587      ;
; 41.036 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.602      ;
; 41.036 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.602      ;
; 41.037 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 8.594      ;
; 41.040 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 8.591      ;
; 41.058 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.384     ; 8.553      ;
; 41.060 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.384     ; 8.551      ;
; 41.062 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.381     ; 8.552      ;
; 41.093 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.374     ; 8.528      ;
; 41.096 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.374     ; 8.525      ;
; 41.118 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.366     ; 8.511      ;
; 41.129 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 8.497      ;
; 41.132 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 8.494      ;
; 41.141 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.372     ; 8.482      ;
; 41.141 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.372     ; 8.482      ;
; 41.151 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.379     ; 8.465      ;
; 41.153 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.378     ; 8.464      ;
; 41.153 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.378     ; 8.464      ;
; 41.193 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.442      ;
; 41.194 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.441      ;
; 41.210 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 8.420      ;
; 41.210 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 8.420      ;
; 41.212 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.362     ; 8.421      ;
; 41.214 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.362     ; 8.419      ;
; 41.237 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.356     ; 8.402      ;
; 41.244 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.394      ;
; 41.251 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[2]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 8.380      ;
; 41.252 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[30] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.377     ; 8.366      ;
; 41.253 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[2]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 8.378      ;
; 41.254 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.384      ;
; 41.256 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.366      ;
; 41.256 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.366      ;
; 41.258 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 8.370      ;
; 41.258 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 8.370      ;
; 41.263 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 8.365      ;
; 41.274 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 8.367      ;
; 41.274 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 8.367      ;
; 41.276 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.384     ; 8.335      ;
; 41.279 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.384     ; 8.332      ;
; 41.300 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[20] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.382     ; 8.313      ;
; 41.303 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[20] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.382     ; 8.310      ;
; 41.309 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 8.321      ;
; 41.314 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.352     ; 8.329      ;
; 41.317 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.384     ; 8.294      ;
; 41.320 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.302      ;
; 41.320 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.302      ;
; 41.330 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 8.300      ;
; 41.342 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.352     ; 8.301      ;
; 41.346 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.368     ; 8.281      ;
; 41.360 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.379     ; 8.256      ;
; 41.361 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.379     ; 8.255      ;
; 41.369 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.253      ;
; 41.375 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.366     ; 8.254      ;
; 41.378 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.366     ; 8.251      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; TimerCounter:iTimer|StatusR[0]           ; TimerCounter:iTimer|StatusR[0]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[6]                 ; GPIO:iGPIO|SW_StatusR[6]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[9]                 ; GPIO:iGPIO|SW_StatusR[9]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[1]                 ; GPIO:iGPIO|SW_StatusR[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[0]                 ; GPIO:iGPIO|SW_StatusR[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[2]                 ; GPIO:iGPIO|SW_StatusR[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|BUTTON_StatusR[1]             ; GPIO:iGPIO|BUTTON_StatusR[1]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|BUTTON_StatusR[2]             ; GPIO:iGPIO|BUTTON_StatusR[2]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; rv32i_cpu:icpu|datapath:i_datapath|pc[0] ; rv32i_cpu:icpu|datapath:i_datapath|pc[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; GPIO:iGPIO|SW_StatusR[4]                 ; GPIO:iGPIO|SW_StatusR[4]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:iGPIO|SW_StatusR[5]                 ; GPIO:iGPIO|SW_StatusR[5]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:iGPIO|SW_StatusR[7]                 ; GPIO:iGPIO|SW_StatusR[7]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:iGPIO|SW_StatusR[8]                 ; GPIO:iGPIO|SW_StatusR[8]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:iGPIO|SW_StatusR[3]                 ; GPIO:iGPIO|SW_StatusR[3]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.329 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.528      ;
; 0.330 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.331 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.529      ;
; 0.331 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.331 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw3|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.530      ;
; 0.332 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.333 ; GPIO:iGPIO|pulse_gen:button1|c_state.S0  ; GPIO:iGPIO|pulse_gen:button1|c_state.S1  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.531      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S12     ; GPIO:iGPIO|pulse_gen:sw0|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11     ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S8      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11     ; GPIO:iGPIO|pulse_gen:sw7|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw6|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw5|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S3      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw4|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S7      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S12     ; GPIO:iGPIO|pulse_gen:sw2|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S11     ; GPIO:iGPIO|pulse_gen:sw2|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:button1|c_state.S3  ; GPIO:iGPIO|pulse_gen:button1|c_state.S4  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw8|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S8      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw6|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw4|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw3|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw2|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw1|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:button1|c_state.S10 ; GPIO:iGPIO|pulse_gen:button1|c_state.S11 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:button1|c_state.S7  ; GPIO:iGPIO|pulse_gen:button1|c_state.S8  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:button1|c_state.S5  ; GPIO:iGPIO|pulse_gen:button1|c_state.S6  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw9|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S12     ; GPIO:iGPIO|pulse_gen:sw9|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:button1|c_state.S13 ; GPIO:iGPIO|pulse_gen:button1|c_state.S14 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:button1|c_state.S6  ; GPIO:iGPIO|pulse_gen:button1|c_state.S7  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:button1|c_state.S2  ; GPIO:iGPIO|pulse_gen:button1|c_state.S3  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw7|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw9|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; GPIO:iGPIO|pulse_gen:button1|c_state.S1  ; GPIO:iGPIO|pulse_gen:button1|c_state.S2  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 51.380 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.368      ; 1.937      ;
; 51.415 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.368      ; 1.972      ;
; 51.439 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[1]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 1.994      ;
; 51.452 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.011      ;
; 51.506 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.065      ;
; 51.560 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[5]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.115      ;
; 51.658 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[1]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.213      ;
; 51.681 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.229      ;
; 51.689 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[13]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.237      ;
; 51.694 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.253      ;
; 51.698 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.253      ;
; 51.716 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[3]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.259      ;
; 51.742 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.290      ;
; 51.780 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 2.342      ;
; 51.798 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 2.354      ;
; 51.802 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.379      ; 2.370      ;
; 51.822 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 2.387      ;
; 51.853 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.408      ;
; 51.858 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.410      ;
; 51.859 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[0]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.402      ;
; 51.882 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.429      ;
; 51.903 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.458      ;
; 51.912 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.384      ; 2.485      ;
; 51.921 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.480      ;
; 51.923 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[31]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.474      ;
; 51.945 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.493      ;
; 51.952 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[13]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.500      ;
; 51.959 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.510      ;
; 51.965 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.374      ; 2.528      ;
; 51.968 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.519      ;
; 51.974 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[31] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.529      ;
; 51.985 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.544      ;
; 52.007 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.554      ;
; 52.019 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 2.580      ;
; 52.019 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.566      ;
; 52.029 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 2.590      ;
; 52.038 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.387      ; 2.614      ;
; 52.055 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.603      ;
; 52.073 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.625      ;
; 52.075 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.630      ;
; 52.076 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.626      ;
; 52.076 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.353      ; 2.618      ;
; 52.087 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.378      ; 2.654      ;
; 52.093 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[3]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.636      ;
; 52.093 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 2.653      ;
; 52.099 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[31]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.650      ;
; 52.100 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.381      ; 2.670      ;
; 52.108 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[20]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.374      ; 2.671      ;
; 52.114 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.669      ;
; 52.116 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.380      ; 2.685      ;
; 52.118 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[19]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 2.674      ;
; 52.123 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[0]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.666      ;
; 52.123 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[13]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.670      ;
; 52.127 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 2.693      ;
; 52.130 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 2.690      ;
; 52.131 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.686      ;
; 52.135 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[15]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 2.701      ;
; 52.154 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.702      ;
; 52.155 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.707      ;
; 52.181 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[6]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.729      ;
; 52.182 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.732      ;
; 52.185 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[23] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.387      ; 2.761      ;
; 52.190 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.379      ; 2.758      ;
; 52.192 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.751      ;
; 52.198 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[7]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.750      ;
; 52.208 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 2.770      ;
; 52.223 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[18]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 2.779      ;
; 52.225 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[25]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.775      ;
; 52.231 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.353      ; 2.773      ;
; 52.232 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.374      ; 2.795      ;
; 52.243 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.350      ; 2.782      ;
; 52.244 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.795      ;
; 52.247 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.387      ; 2.823      ;
; 52.247 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 2.813      ;
; 52.257 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[2]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.808      ;
; 52.259 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[28]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.808      ;
; 52.260 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[17]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 2.820      ;
; 52.261 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 2.826      ;
; 52.262 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.821      ;
; 52.263 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.812      ;
; 52.265 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.387      ; 2.841      ;
; 52.274 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.353      ; 2.816      ;
; 52.278 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.821      ;
; 52.287 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.378      ; 2.854      ;
; 52.290 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[26]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.845      ;
; 52.293 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 2.854      ;
; 52.302 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[20]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.369      ; 2.860      ;
; 52.309 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.868      ;
; 52.313 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.865      ;
; 52.313 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[1]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.863      ;
; 52.316 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.867      ;
; 52.318 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[5]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.867      ;
; 52.323 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.875      ;
; 52.323 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.878      ;
; 52.324 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.356      ; 2.869      ;
; 52.325 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.872      ;
; 52.329 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[27]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.878      ;
; 52.340 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.892      ;
; 52.341 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.891      ;
; 52.343 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.353      ; 2.885      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.208 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 0.816      ;
; 75.243 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 0.845      ;
; 75.257 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 0.866      ;
; 75.423 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.032      ;
; 75.439 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.048      ;
; 75.445 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.048      ;
; 75.457 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.410      ; 1.056      ;
; 75.458 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.422      ; 1.069      ;
; 75.459 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.068      ;
; 75.462 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.068      ;
; 75.464 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.067      ;
; 75.464 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.069      ;
; 75.465 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.426      ; 1.080      ;
; 75.468 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.071      ;
; 75.480 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.081      ;
; 75.480 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 1.088      ;
; 75.481 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.085      ;
; 75.485 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.089      ;
; 75.489 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.091      ;
; 75.491 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.093      ;
; 75.493 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.103      ;
; 75.499 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.104      ;
; 75.499 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.104      ;
; 75.513 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 1.121      ;
; 75.513 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.120      ;
; 75.529 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.138      ;
; 75.530 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.136      ;
; 75.550 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.157      ;
; 75.609 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 1.221      ;
; 75.679 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.285      ;
; 75.685 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.298      ;
; 75.692 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.297      ;
; 75.699 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.312      ;
; 75.706 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.312      ;
; 75.707 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.312      ;
; 75.707 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.309      ;
; 75.714 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.327      ;
; 75.714 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.316      ;
; 75.719 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.321      ;
; 75.720 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.327      ;
; 75.726 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.330      ;
; 75.729 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.334      ;
; 75.732 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.334      ;
; 75.733 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.340      ;
; 75.739 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.345      ;
; 75.745 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 1.357      ;
; 75.754 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.364      ;
; 75.757 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.362      ;
; 75.760 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.365      ;
; 75.761 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.410      ; 1.360      ;
; 75.763 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.366      ;
; 75.921 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.527      ;
; 75.923 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.529      ;
; 75.954 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.564      ;
; 75.957 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.559      ;
; 75.960 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.566      ;
; 75.979 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.585      ;
; 75.985 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.595      ;
; 76.016 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.626      ;
; 76.016 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.625      ;
; 76.038 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.651      ;
; 76.050 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.651      ;
; 76.084 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.690      ;
; 76.140 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.409      ; 1.738      ;
; 76.199 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.805      ;
; 76.219 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.824      ;
; 76.235 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.837      ;
; 76.240 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.846      ;
; 76.240 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.845      ;
; 76.253 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.858      ;
; 76.265 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.867      ;
; 76.295 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.900      ;
; 76.298 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.904      ;
; 76.332 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.937      ;
; 76.343 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.949      ;
; 76.388 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.989      ;
; 76.474 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 2.079      ;
; 76.481 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 2.094      ;
; 76.483 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 2.093      ;
; 76.494 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 2.104      ;
; 76.569 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 2.178      ;
; 76.579 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 2.189      ;
; 76.581 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 2.194      ;
; 76.637 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 2.239      ;
; 76.645 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 2.251      ;
; 76.667 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 2.272      ;
; 76.696 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 2.298      ;
; 76.717 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 2.326      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 97.652 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.284      ;
; 97.671 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 2.267      ;
; 97.671 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 2.267      ;
; 97.851 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.089      ;
; 97.851 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 2.089      ;
; 97.866 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 2.075      ;
; 97.866 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 2.075      ;
; 97.944 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.993      ;
; 97.944 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.993      ;
; 97.946 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.992      ;
; 98.109 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.828      ;
; 98.109 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.828      ;
; 98.109 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.828      ;
; 98.109 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.828      ;
; 98.109 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.828      ;
; 98.109 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.828      ;
; 98.109 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.828      ;
; 98.109 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.828      ;
; 98.124 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 1.811      ;
; 98.124 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 1.811      ;
; 98.124 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 1.811      ;
; 98.124 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 1.811      ;
; 98.124 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 1.811      ;
; 98.124 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 1.811      ;
; 98.124 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 1.811      ;
; 98.132 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 1.800      ;
; 98.132 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 1.800      ;
; 98.132 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 1.800      ;
; 98.797 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.143      ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.828 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 1.472 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.666      ;
; 1.472 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.666      ;
; 1.472 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.666      ;
; 1.472 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.666      ;
; 1.472 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.666      ;
; 1.472 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.666      ;
; 1.472 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.666      ;
; 1.477 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.668      ;
; 1.477 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.668      ;
; 1.477 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.668      ;
; 1.494 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.689      ;
; 1.494 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.689      ;
; 1.494 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.689      ;
; 1.494 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.689      ;
; 1.494 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.689      ;
; 1.494 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.689      ;
; 1.494 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.689      ;
; 1.494 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.689      ;
; 1.671 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.867      ;
; 1.671 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.867      ;
; 1.678 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.728 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.927      ;
; 1.728 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.927      ;
; 1.729 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.929      ;
; 1.729 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.929      ;
; 1.932 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.128      ;
; 1.932 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.128      ;
; 1.944 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.139      ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk0                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[12] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[14] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[18] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[1]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[2]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[2]   ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[12]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[14]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[15]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[18]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[0]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[1]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[2]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[3]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[4]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[5]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[6]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[0]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[1]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[2]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[3]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[4]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[5]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[6]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S11                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S12                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S2                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S8                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S9                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[16]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[17]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[18]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[19]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[20]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[21]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[22]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[23]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[24]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[25]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[26]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[27]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[28]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[29]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[30]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CounterR[31]                             ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc[18]                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[6]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[0]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[12] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[3]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[16] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[30] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[11] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[1]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[2]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[6]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[8]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[2]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[3]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[6]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[8]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[11] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[1]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[2]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[6]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[8]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[1]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[5]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[0]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[1]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[2]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[5]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[6]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[7]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[10]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[11]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[5]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[6]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[7]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[8]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[9]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[11]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[13]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[16]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[18]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[28]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[29]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[2]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[30]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[3]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.755 ; 49.985       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk1                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.196 ; 4.699 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.108 ; 4.593 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.196 ; 4.699 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.160 ; 4.657 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.133 ; 4.698 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 3.775 ; 4.303 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.133 ; 4.698 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.077 ; 4.603 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 3.830 ; 4.345 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 3.880 ; 4.432 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.112 ; 4.665 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.115 ; 4.647 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.071 ; 4.593 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 3.982 ; 4.514 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 3.819 ; 4.292 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -3.303 ; -3.791 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -3.463 ; -3.919 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -3.303 ; -3.797 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -3.304 ; -3.791 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -2.953 ; -3.403 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.953 ; -3.403 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.297 ; -3.773 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.391 ; -3.878 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -3.155 ; -3.638 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.056 ; -3.523 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -3.273 ; -3.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.432 ; -3.934 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.384 ; -3.875 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -3.244 ; -3.735 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -3.112 ; -3.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.451 ; 3.289 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.451 ; 3.289 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.429 ; 3.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.005 ; 2.890 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.015 ; 2.896 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.004 ; 2.886 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.012 ; 2.886 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.033 ; 2.911 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.493 ; 3.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.493 ; 3.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.454 ; 3.304 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.258 ; 3.125 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.284 ; 3.153 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.268 ; 3.134 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.992 ; 2.875 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.246 ; 3.105 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.460 ; 3.343 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.300 ; 3.192 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.099 ; 3.006 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.255 ; 3.194 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.085 ; 2.999 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.128 ; 3.034 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.161 ; 3.070 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.460 ; 3.343 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.686 ; 3.570 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.352 ; 3.235 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.686 ; 3.570 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.326 ; 3.214 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.351 ; 3.239 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.486 ; 3.375 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.481 ; 3.362 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.530 ; 3.409 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.369 ; 6.040 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.280 ; 4.152 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.124 ; 4.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.369 ; 6.040 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.943 ; 3.843 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.098 ; 3.953 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 4.056 ; 3.927 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 4.329 ; 4.170 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.607 ; 4.480 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.514 ; 4.339 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.317 ; 4.183 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.633 ; 2.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.062 ; 2.901 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.041 ; 2.897 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.635 ; 2.519 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 2.644 ; 2.524 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.633 ; 2.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.641 ; 2.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.661 ; 2.539 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.622 ; 2.505 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.103 ; 2.948 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.066 ; 2.917 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.877 ; 2.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.903 ; 2.772 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.887 ; 2.753 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.622 ; 2.505 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.866 ; 2.725 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.712 ; 2.624 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.918 ; 2.809 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.726 ; 2.631 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.876 ; 2.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 2.712 ; 2.624 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.754 ; 2.659 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.786 ; 2.694 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.072 ; 2.955 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.944 ; 2.832 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.969 ; 2.852 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.289 ; 3.172 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.944 ; 2.832 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.968 ; 2.856 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.097 ; 2.986 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.092 ; 2.973 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.139 ; 3.018 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.546 ; 3.445 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.869 ; 3.741 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.719 ; 3.602 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.949 ; 5.622 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.546 ; 3.445 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.696 ; 3.551 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.655 ; 3.526 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.918 ; 3.759 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.184 ; 4.057 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.096 ; 3.923 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.906 ; 3.773 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.142 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 23.431 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 43.770 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.187  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.764 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.088 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 98.426 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.503 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.425  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.748 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.751 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.785 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 12.142 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.120     ; 12.747     ;
; 12.142 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.120     ; 12.747     ;
; 12.144 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.117     ; 12.748     ;
; 12.149 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.733     ;
; 12.149 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.733     ;
; 12.151 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.734     ;
; 12.151 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.123     ; 12.735     ;
; 12.151 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.123     ; 12.735     ;
; 12.153 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.120     ; 12.736     ;
; 12.154 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.736     ;
; 12.154 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.736     ;
; 12.156 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 12.737     ;
; 12.157 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.728     ;
; 12.157 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.728     ;
; 12.158 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.729     ;
; 12.158 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.729     ;
; 12.158 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.130     ; 12.721     ;
; 12.158 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.130     ; 12.721     ;
; 12.159 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.729     ;
; 12.160 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.730     ;
; 12.160 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.722     ;
; 12.163 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.724     ;
; 12.163 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.724     ;
; 12.165 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.725     ;
; 12.166 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.716     ;
; 12.166 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.716     ;
; 12.167 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.125     ; 12.717     ;
; 12.167 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.125     ; 12.717     ;
; 12.168 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.717     ;
; 12.169 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.718     ;
; 12.170 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.715     ;
; 12.170 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.715     ;
; 12.171 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.709     ;
; 12.171 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.709     ;
; 12.172 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.716     ;
; 12.173 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.126     ; 12.710     ;
; 12.179 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.703     ;
; 12.179 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.703     ;
; 12.180 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.132     ; 12.697     ;
; 12.180 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.132     ; 12.697     ;
; 12.181 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.704     ;
; 12.182 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.698     ;
; 12.208 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.679     ;
; 12.208 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.679     ;
; 12.210 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.680     ;
; 12.215 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.665     ;
; 12.215 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.665     ;
; 12.217 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.126     ; 12.666     ;
; 12.220 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.668     ;
; 12.220 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.668     ;
; 12.222 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 12.669     ;
; 12.223 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.126     ; 12.660     ;
; 12.223 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.126     ; 12.660     ;
; 12.224 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.661     ;
; 12.224 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.661     ;
; 12.225 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.123     ; 12.661     ;
; 12.226 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.662     ;
; 12.236 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.126     ; 12.647     ;
; 12.236 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.126     ; 12.647     ;
; 12.237 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.131     ; 12.641     ;
; 12.237 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.131     ; 12.641     ;
; 12.238 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.123     ; 12.648     ;
; 12.239 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.128     ; 12.642     ;
; 12.349 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.533     ;
; 12.349 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.536     ;
; 12.349 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.533     ;
; 12.358 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.130     ; 12.521     ;
; 12.358 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.524     ;
; 12.358 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.130     ; 12.521     ;
; 12.415 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.465     ;
; 12.415 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.126     ; 12.468     ;
; 12.415 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.465     ;
; 12.585 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.112     ; 12.312     ;
; 12.585 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.112     ; 12.312     ;
; 12.587 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.109     ; 12.313     ;
; 12.592 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.298     ;
; 12.592 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.298     ;
; 12.594 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 12.299     ;
; 12.597 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.111     ; 12.301     ;
; 12.597 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.111     ; 12.301     ;
; 12.599 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.108     ; 12.302     ;
; 12.600 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 12.293     ;
; 12.600 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 12.293     ;
; 12.601 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.114     ; 12.294     ;
; 12.601 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.114     ; 12.294     ;
; 12.602 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.113     ; 12.294     ;
; 12.603 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.111     ; 12.295     ;
; 12.613 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 12.280     ;
; 12.613 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 12.280     ;
; 12.614 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.274     ;
; 12.614 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.274     ;
; 12.615 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.113     ; 12.281     ;
; 12.616 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 12.275     ;
; 12.694 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.115     ; 12.200     ;
; 12.694 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.115     ; 12.200     ;
; 12.696 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.112     ; 12.201     ;
; 12.701 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.186     ;
; 12.701 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.186     ;
; 12.703 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.187     ;
; 12.706 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.114     ; 12.189     ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 23.431 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.666      ;
; 23.445 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.649      ;
; 23.446 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.643      ;
; 23.459 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 1.636      ;
; 23.475 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.616      ;
; 23.491 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.608      ;
; 23.496 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.602      ;
; 23.502 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.595      ;
; 23.561 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.537      ;
; 23.573 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.526      ;
; 23.573 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.525      ;
; 23.599 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.493      ;
; 23.627 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.467      ;
; 23.644 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.448      ;
; 23.660 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.429      ;
; 23.702 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.392      ;
; 23.706 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.386      ;
; 23.725 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.364      ;
; 23.747 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.345      ;
; 23.753 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.336      ;
; 23.754 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.338      ;
; 23.755 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.339      ;
; 23.761 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.331      ;
; 23.775 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.319      ;
; 23.814 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.272      ;
; 23.830 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.264      ;
; 23.868 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.231      ;
; 23.888 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.210      ;
; 23.888 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.209      ;
; 23.917 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.172      ;
; 23.940 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.158      ;
; 23.946 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.148      ;
; 23.955 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.136      ;
; 23.971 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.123      ;
; 23.995 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.099      ;
; 23.997 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.097      ;
; 24.005 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.093      ;
; 24.090 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.002      ;
; 24.093 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.000      ;
; 24.097 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.079      ; 0.991      ;
; 24.103 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 0.986      ;
; 24.105 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 0.993      ;
; 24.121 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.092      ; 0.980      ;
; 24.122 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.970      ;
; 24.125 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.966      ;
; 24.126 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 0.971      ;
; 24.129 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 0.968      ;
; 24.129 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 0.967      ;
; 24.131 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.961      ;
; 24.137 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.092      ; 0.964      ;
; 24.140 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.951      ;
; 24.145 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.947      ;
; 24.146 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 0.944      ;
; 24.148 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 0.941      ;
; 24.158 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.934      ;
; 24.160 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 0.934      ;
; 24.164 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 0.935      ;
; 24.175 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 0.924      ;
; 24.182 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 0.914      ;
; 24.245 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 0.850      ;
; 24.253 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 0.843      ;
; 24.275 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 0.822      ;
; 24.276 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 0.823      ;
; 24.282 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 0.813      ;
; 24.283 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 0.814      ;
; 24.287 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.091      ; 0.813      ;
; 24.294 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.797      ;
; 24.298 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.794      ;
; 24.304 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.787      ;
; 24.306 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.093      ; 0.796      ;
; 24.310 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 0.784      ;
; 24.311 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 0.783      ;
; 24.323 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.770      ;
; 24.323 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.091      ; 0.777      ;
; 24.329 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.764      ;
; 24.330 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 0.767      ;
; 24.331 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.756      ;
; 24.332 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 0.764      ;
; 24.335 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 0.755      ;
; 24.341 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.079      ; 0.747      ;
; 24.341 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 0.754      ;
; 24.348 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.744      ;
; 24.357 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.736      ;
; 24.359 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 0.738      ;
; 24.371 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 0.725      ;
; 24.494 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.597      ;
; 24.497 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 0.599      ;
; 24.510 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 0.587      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 43.770 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.238     ; 5.979      ;
; 43.842 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.251     ; 5.894      ;
; 43.842 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.251     ; 5.894      ;
; 43.968 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.782      ;
; 43.998 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.247     ; 5.742      ;
; 43.999 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.247     ; 5.741      ;
; 44.026 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.727      ;
; 44.030 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.723      ;
; 44.030 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x5[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.722      ;
; 44.030 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.722      ;
; 44.049 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.233     ; 5.705      ;
; 44.051 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.702      ;
; 44.053 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.233     ; 5.701      ;
; 44.069 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.250     ; 5.668      ;
; 44.071 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.250     ; 5.666      ;
; 44.078 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.673      ;
; 44.079 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.672      ;
; 44.111 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.631      ;
; 44.112 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.630      ;
; 44.132 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.613      ;
; 44.132 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.613      ;
; 44.137 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 5.606      ;
; 44.138 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 5.605      ;
; 44.139 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 5.605      ;
; 44.141 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 5.603      ;
; 44.169 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.584      ;
; 44.170 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.229     ; 5.588      ;
; 44.170 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.229     ; 5.588      ;
; 44.171 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.582      ;
; 44.178 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.570      ;
; 44.179 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.569      ;
; 44.197 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.249     ; 5.541      ;
; 44.198 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.249     ; 5.540      ;
; 44.219 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.536      ;
; 44.220 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.535      ;
; 44.223 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 5.520      ;
; 44.223 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 5.520      ;
; 44.233 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.251     ; 5.503      ;
; 44.235 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.251     ; 5.501      ;
; 44.237 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.250     ; 5.500      ;
; 44.265 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 5.482      ;
; 44.271 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 5.476      ;
; 44.273 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.480      ;
; 44.277 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.251     ; 5.459      ;
; 44.282 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.241     ; 5.464      ;
; 44.282 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.241     ; 5.464      ;
; 44.307 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.435      ;
; 44.311 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.431      ;
; 44.326 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.426      ;
; 44.328 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.424      ;
; 44.335 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.247     ; 5.405      ;
; 44.339 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.247     ; 5.401      ;
; 44.347 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.403      ;
; 44.347 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.403      ;
; 44.350 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.253     ; 5.384      ;
; 44.353 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.253     ; 5.381      ;
; 44.370 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.375      ;
; 44.392 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 5.351      ;
; 44.393 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 5.350      ;
; 44.397 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.348      ;
; 44.401 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.344      ;
; 44.422 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.329      ;
; 44.423 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.328      ;
; 44.429 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.251     ; 5.307      ;
; 44.432 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.251     ; 5.304      ;
; 44.441 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.301      ;
; 44.442 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.253     ; 5.292      ;
; 44.442 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.300      ;
; 44.452 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 5.292      ;
; 44.452 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[30] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.247     ; 5.288      ;
; 44.453 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.297      ;
; 44.459 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x21[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.283      ;
; 44.459 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x25[4]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.283      ;
; 44.464 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x24[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.286      ;
; 44.465 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.285      ;
; 44.466 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x23[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.287      ;
; 44.468 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.285      ;
; 44.499 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.254      ;
; 44.499 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.254      ;
; 44.500 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x16[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.251      ;
; 44.503 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.253     ; 5.231      ;
; 44.503 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[11] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.248      ;
; 44.505 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[20] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.254     ; 5.228      ;
; 44.506 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[20] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.254     ; 5.227      ;
; 44.507 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.253     ; 5.227      ;
; 44.509 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.242      ;
; 44.511 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.253     ; 5.223      ;
; 44.513 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.238      ;
; 44.514 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.228      ;
; 44.515 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.227      ;
; 44.522 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[19] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.220      ;
; 44.532 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.210      ;
; 44.545 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.210      ;
; 44.546 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.209      ;
; 44.551 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x30[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.249     ; 5.187      ;
; 44.552 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.249     ; 5.186      ;
; 44.555 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.254     ; 5.178      ;
; 44.556 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[23] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.254     ; 5.177      ;
; 44.557 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[30] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.195      ;
; 44.557 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[2]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.193      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; GPIO:iGPIO|SW_StatusR[6]                 ; GPIO:iGPIO|SW_StatusR[6]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:iGPIO|SW_StatusR[9]                 ; GPIO:iGPIO|SW_StatusR[9]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:iGPIO|SW_StatusR[1]                 ; GPIO:iGPIO|SW_StatusR[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:iGPIO|SW_StatusR[0]                 ; GPIO:iGPIO|SW_StatusR[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:iGPIO|SW_StatusR[2]                 ; GPIO:iGPIO|SW_StatusR[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:iGPIO|BUTTON_StatusR[1]             ; GPIO:iGPIO|BUTTON_StatusR[1]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:iGPIO|BUTTON_StatusR[2]             ; GPIO:iGPIO|BUTTON_StatusR[2]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; TimerCounter:iTimer|StatusR[0]           ; TimerCounter:iTimer|StatusR[0]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[4]                 ; GPIO:iGPIO|SW_StatusR[4]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[5]                 ; GPIO:iGPIO|SW_StatusR[5]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[7]                 ; GPIO:iGPIO|SW_StatusR[7]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[8]                 ; GPIO:iGPIO|SW_StatusR[8]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[3]                 ; GPIO:iGPIO|SW_StatusR[3]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rv32i_cpu:icpu|datapath:i_datapath|pc[0] ; rv32i_cpu:icpu|datapath:i_datapath|pc[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S8      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.312      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11     ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11     ; GPIO:iGPIO|pulse_gen:sw7|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S12     ; GPIO:iGPIO|pulse_gen:sw0|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.312      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.312      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S12     ; GPIO:iGPIO|pulse_gen:sw2|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S11     ; GPIO:iGPIO|pulse_gen:sw2|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:button1|c_state.S6  ; GPIO:iGPIO|pulse_gen:button1|c_state.S7  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:button1|c_state.S3  ; GPIO:iGPIO|pulse_gen:button1|c_state.S4  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw8|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S8      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw6|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw5|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S7      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw3|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw2|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:button1|c_state.S13 ; GPIO:iGPIO|pulse_gen:button1|c_state.S14 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:button1|c_state.S10 ; GPIO:iGPIO|pulse_gen:button1|c_state.S11 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:button1|c_state.S7  ; GPIO:iGPIO|pulse_gen:button1|c_state.S8  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:button1|c_state.S5  ; GPIO:iGPIO|pulse_gen:button1|c_state.S6  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:button1|c_state.S2  ; GPIO:iGPIO|pulse_gen:button1|c_state.S3  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw6|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S3      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw4|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw9|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S12     ; GPIO:iGPIO|pulse_gen:sw9|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw2|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw1|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:button1|c_state.S1  ; GPIO:iGPIO|pulse_gen:button1|c_state.S2  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw7|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S9      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S1      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw4|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S4      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13     ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S5      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw9|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S10     ; GPIO:iGPIO|pulse_gen:sw3|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw8|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw5|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw3|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw0|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw4|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S0      ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.764 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.243      ; 1.131      ;
; 50.785 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.243      ; 1.152      ;
; 50.818 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[1]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.179      ;
; 50.822 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.191      ;
; 50.856 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.225      ;
; 50.897 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[5]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.261      ;
; 50.945 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[1]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.306      ;
; 50.950 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.320      ;
; 50.951 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.243      ; 1.318      ;
; 50.975 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.334      ;
; 50.981 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[13]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.339      ;
; 51.000 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 1.373      ;
; 51.002 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[3]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 1.356      ;
; 51.028 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.384      ;
; 51.031 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 1.404      ;
; 51.037 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 1.402      ;
; 51.041 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 1.414      ;
; 51.071 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.435      ;
; 51.081 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[0]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 1.435      ;
; 51.086 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.449      ;
; 51.089 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.256      ; 1.469      ;
; 51.105 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.475      ;
; 51.105 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.463      ;
; 51.108 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.470      ;
; 51.123 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.484      ;
; 51.126 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.485      ;
; 51.128 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[13]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.486      ;
; 51.131 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[31]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.492      ;
; 51.134 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.503      ;
; 51.136 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.505      ;
; 51.141 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x28[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.233      ; 1.498      ;
; 51.164 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 1.524      ;
; 51.173 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.545      ;
; 51.179 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.551      ;
; 51.185 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[31] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.549      ;
; 51.188 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.547      ;
; 51.191 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.552      ;
; 51.192 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x31[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 1.546      ;
; 51.197 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.257      ; 1.578      ;
; 51.197 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.567      ;
; 51.200 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.564      ;
; 51.208 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.580      ;
; 51.219 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.589      ;
; 51.221 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.252      ; 1.597      ;
; 51.222 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[3]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 1.576      ;
; 51.222 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.585      ;
; 51.225 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.588      ;
; 51.227 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.588      ;
; 51.230 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.250      ; 1.604      ;
; 51.230 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.593      ;
; 51.231 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.590      ;
; 51.232 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x1[0]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 1.586      ;
; 51.232 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[13]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.590      ;
; 51.238 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[20]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.608      ;
; 51.238 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[31]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.599      ;
; 51.246 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[19]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 1.611      ;
; 51.250 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 1.623      ;
; 51.251 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[15]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.621      ;
; 51.259 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.628      ;
; 51.261 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.631      ;
; 51.265 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[23] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.257      ; 1.646      ;
; 51.275 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.633      ;
; 51.280 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.642      ;
; 51.284 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.640      ;
; 51.284 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 1.657      ;
; 51.287 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x22[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.656      ;
; 51.290 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[7]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.651      ;
; 51.290 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[6]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.646      ;
; 51.291 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.649      ;
; 51.293 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[18]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 1.661      ;
; 51.293 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.657      ;
; 51.296 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.229      ; 1.649      ;
; 51.309 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[17]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.678      ;
; 51.312 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[4]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 1.667      ;
; 51.316 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.674      ;
; 51.316 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[1]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.677      ;
; 51.319 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x10[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.675      ;
; 51.320 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x27[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.689      ;
; 51.320 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.679      ;
; 51.321 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x12[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.257      ; 1.702      ;
; 51.327 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.257      ; 1.708      ;
; 51.328 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[2]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.687      ;
; 51.330 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[5]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.692      ;
; 51.331 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x20[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.692      ;
; 51.332 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[25]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.691      ;
; 51.333 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x29[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.705      ;
; 51.338 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x11[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.251      ; 1.713      ;
; 51.341 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x13[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.704      ;
; 51.341 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x17[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.702      ;
; 51.343 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.707      ;
; 51.344 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x8[26]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.707      ;
; 51.344 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x19[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 1.698      ;
; 51.351 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x15[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.713      ;
; 51.352 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.721      ;
; 51.353 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[28]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.712      ;
; 51.354 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.713      ;
; 51.356 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x9[25]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 1.721      ;
; 51.358 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x14[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.722      ;
; 51.359 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[16]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.731      ;
; 51.363 ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[17]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 1.729      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.088 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.488      ;
; 75.103 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.497      ;
; 75.107 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.507      ;
; 75.207 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 0.608      ;
; 75.214 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.614      ;
; 75.224 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.620      ;
; 75.232 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.632      ;
; 75.235 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 0.633      ;
; 75.236 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.627      ;
; 75.240 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.635      ;
; 75.243 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 0.646      ;
; 75.249 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 0.648      ;
; 75.252 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.648      ;
; 75.254 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.647      ;
; 75.256 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.646      ;
; 75.260 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.282      ; 0.666      ;
; 75.260 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.656      ;
; 75.261 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.658      ;
; 75.261 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.658      ;
; 75.263 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.657      ;
; 75.264 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 0.668      ;
; 75.265 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.660      ;
; 75.268 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.662      ;
; 75.279 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.679      ;
; 75.281 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 0.679      ;
; 75.291 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.693      ;
; 75.297 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 0.696      ;
; 75.305 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 0.706      ;
; 75.305 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 0.703      ;
; 75.374 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 0.773      ;
; 75.375 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 0.778      ;
; 75.379 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 0.782      ;
; 75.386 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.783      ;
; 75.386 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.781      ;
; 75.396 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.791      ;
; 75.398 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.790      ;
; 75.403 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.797      ;
; 75.408 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.803      ;
; 75.409 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.281      ; 0.814      ;
; 75.411 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.804      ;
; 75.412 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 0.813      ;
; 75.413 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 0.812      ;
; 75.415 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.281      ; 0.820      ;
; 75.421 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.813      ;
; 75.422 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 0.823      ;
; 75.428 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.822      ;
; 75.429 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.824      ;
; 75.435 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.830      ;
; 75.442 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.833      ;
; 75.444 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.846      ;
; 75.450 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.846      ;
; 75.524 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.926      ;
; 75.525 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.922      ;
; 75.532 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.929      ;
; 75.551 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.948      ;
; 75.553 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.948      ;
; 75.560 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.957      ;
; 75.571 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.973      ;
; 75.598 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.991      ;
; 75.603 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.003      ;
; 75.609 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.011      ;
; 75.622 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.025      ;
; 75.651 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.048      ;
; 75.688 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.078      ;
; 75.720 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.117      ;
; 75.721 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.118      ;
; 75.721 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.116      ;
; 75.728 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.123      ;
; 75.734 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.129      ;
; 75.737 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 1.129      ;
; 75.742 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 1.134      ;
; 75.759 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.154      ;
; 75.760 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.157      ;
; 75.799 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.192      ;
; 75.807 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.202      ;
; 75.827 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.224      ;
; 75.860 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.255      ;
; 75.885 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.288      ;
; 75.885 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.287      ;
; 75.903 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.305      ;
; 75.930 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.330      ;
; 75.936 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.338      ;
; 75.937 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.340      ;
; 75.952 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.347      ;
; 75.969 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.369      ;
; 75.973 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.371      ;
; 75.992 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 1.384      ;
; 75.999 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.399      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 98.426 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.525      ;
; 98.428 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 1.525      ;
; 98.428 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 1.525      ;
; 98.564 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 1.389      ;
; 98.564 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 1.389      ;
; 98.573 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 1.380      ;
; 98.573 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 1.380      ;
; 98.623 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 1.326      ;
; 98.623 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 1.326      ;
; 98.623 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 1.326      ;
; 98.753 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.198      ;
; 98.753 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.198      ;
; 98.753 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.198      ;
; 98.753 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.198      ;
; 98.753 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.198      ;
; 98.753 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.198      ;
; 98.753 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.198      ;
; 98.753 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.198      ;
; 98.760 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.188      ;
; 98.760 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.188      ;
; 98.760 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.188      ;
; 98.760 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.188      ;
; 98.760 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.188      ;
; 98.760 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.188      ;
; 98.760 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.188      ;
; 98.767 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 1.180      ;
; 98.767 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 1.180      ;
; 98.767 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 1.180      ;
; 99.228 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 0.724      ;
; 99.228 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 0.724      ;
; 99.228 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 0.724      ;
; 99.228 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 0.724      ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.503 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.622      ;
; 0.503 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.622      ;
; 0.503 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.622      ;
; 0.503 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.622      ;
; 0.888 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.003      ;
; 0.888 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.003      ;
; 0.888 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.003      ;
; 0.888 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.003      ;
; 0.888 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.003      ;
; 0.888 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.003      ;
; 0.888 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.003      ;
; 0.890 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.004      ;
; 0.890 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.004      ;
; 0.890 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.004      ;
; 0.896 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.014      ;
; 0.896 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.014      ;
; 0.896 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.014      ;
; 0.896 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.014      ;
; 0.896 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.014      ;
; 0.896 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.014      ;
; 0.896 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.014      ;
; 0.896 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.014      ;
; 0.999 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.115      ;
; 0.999 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.115      ;
; 1.001 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.117      ;
; 1.055 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.175      ;
; 1.055 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.176      ;
; 1.055 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.175      ;
; 1.156 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.276      ;
; 1.156 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.276      ;
; 1.163 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.282      ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk0                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk0                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk0                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk1                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a25|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a7|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a9|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a25~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a7~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a9~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------+
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[0]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[1]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[2]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[3]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[4]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[5]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[6]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[0]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[1]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[2]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[3]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[4]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[5]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[6]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[0]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[1]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[2]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[3]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[4]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[5]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[6]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[8]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[9]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|SW_StatusR[3]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|SW_StatusR[4]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|SW_StatusR[5]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|SW_StatusR[7]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|SW_StatusR[8]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S0  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S1  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S10 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S11 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S12 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S13 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S14 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S2  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S3  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S4  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S8  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw0|c_state.S9  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S11 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S12 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S2  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S8  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S9  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S0  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S1  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S10 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S11 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S12 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S13 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S14 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S2  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S3  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S4  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S5  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S6  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S7  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S8  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw3|c_state.S9  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S0  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S1  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S10 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S11 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S12 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S14 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S3  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S4  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S5  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw4|c_state.S9  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S0  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S1  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S11 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S12 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S13 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S14 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S2  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S3  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S4  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S5  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw5|c_state.S6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 2.802 ; 3.627 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 2.711 ; 3.571 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 2.802 ; 3.627 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 2.781 ; 3.612 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 2.753 ; 3.621 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 2.509 ; 3.333 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 2.753 ; 3.621 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 2.695 ; 3.566 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 2.556 ; 3.378 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 2.592 ; 3.425 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 2.734 ; 3.599 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 2.746 ; 3.587 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 2.720 ; 3.560 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 2.665 ; 3.530 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 2.563 ; 3.372 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -2.218 ; -3.028 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.290 ; -3.119 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -2.218 ; -3.028 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -2.223 ; -3.035 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.971 ; -2.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -1.971 ; -2.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.199 ; -3.014 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.245 ; -3.086 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.115 ; -2.913 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.048 ; -2.831 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.180 ; -2.993 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.298 ; -3.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.261 ; -3.074 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.175 ; -3.004 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.096 ; -2.882 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.065 ; 2.048 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.065 ; 2.048 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.055 ; 2.039 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.809 ; 1.768 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.813 ; 1.771 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.807 ; 1.765 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.803 ; 1.761 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.818 ; 1.778 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.091 ; 2.081 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.091 ; 2.081 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.081 ; 2.066 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.959 ; 1.933 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.983 ; 1.961 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.971 ; 1.947 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.794 ; 1.753 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.943 ; 1.917 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.093 ; 2.088 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.989 ; 1.968 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.885 ; 1.858 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.009 ; 2.006 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.865 ; 1.844 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.908 ; 1.879 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.938 ; 1.908 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 2.093 ; 2.088 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.225 ; 2.233 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.033 ; 2.011 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.225 ; 2.233 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.027 ; 2.004 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.033 ; 2.012 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 2.118 ; 2.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 2.117 ; 2.106 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.142 ; 2.139 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 4.160 ; 4.034 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.582 ; 2.638 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.485 ; 2.541 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 4.160 ; 4.034 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.396 ; 2.436 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.476 ; 2.513 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.443 ; 2.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.616 ; 2.667 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.808 ; 2.870 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.733 ; 2.775 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.612 ; 2.669 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.554 ; 1.510 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.805 ; 1.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.795 ; 1.777 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.559 ; 1.516 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.563 ; 1.520 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.557 ; 1.514 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.554 ; 1.510 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.567 ; 1.526 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.545 ; 1.502 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.831 ; 1.818 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.821 ; 1.803 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.704 ; 1.676 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.727 ; 1.702 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.715 ; 1.689 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.545 ; 1.502 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.688 ; 1.661 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.613 ; 1.589 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.732 ; 1.708 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.633 ; 1.603 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.751 ; 1.746 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.613 ; 1.589 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.655 ; 1.624 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.685 ; 1.652 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.832 ; 1.824 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.769 ; 1.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.775 ; 1.751 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 1.958 ; 1.962 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 1.769 ; 1.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.776 ; 1.752 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.856 ; 1.855 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.855 ; 1.841 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 1.879 ; 1.873 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 2.129 ; 2.164 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.307 ; 2.358 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.214 ; 2.265 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.881 ; 3.749 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.129 ; 2.164 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.206 ; 2.239 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.175 ; 2.188 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.341 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.526 ; 2.582 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.454 ; 2.491 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.338 ; 2.390 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; 1.827  ; 0.187  ; 97.393   ; 0.503   ; 9.425               ;
;  CLOCK_50                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 9.425               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.096 ; 0.187  ; 97.393   ; 0.503   ; 49.748              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.476 ; 75.088 ; N/A      ; N/A     ; 49.736              ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 1.827  ; 50.764 ; N/A      ; N/A     ; 49.747              ;
; Design-wide TNS                                   ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.845 ; 5.419 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.733 ; 5.324 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.845 ; 5.419 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.813 ; 5.391 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.777 ; 5.443 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.378 ; 4.992 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.760 ; 5.443 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.760 ; 5.360 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.436 ; 5.042 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.500 ; 5.133 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.738 ; 5.400 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.777 ; 5.399 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.721 ; 5.292 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.628 ; 5.248 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.446 ; 4.999 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -2.218 ; -3.028 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.290 ; -3.119 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -2.218 ; -3.028 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -2.223 ; -3.035 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.971 ; -2.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -1.971 ; -2.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.199 ; -3.014 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.245 ; -3.086 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.115 ; -2.913 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.048 ; -2.831 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.180 ; -2.993 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.298 ; -3.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.261 ; -3.074 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.175 ; -3.004 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.096 ; -2.882 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.451 ; 3.318 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.451 ; 3.318 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.429 ; 3.313 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.005 ; 2.890 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.015 ; 2.896 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.004 ; 2.886 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.012 ; 2.886 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.033 ; 2.911 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.493 ; 3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.493 ; 3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.454 ; 3.333 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.258 ; 3.126 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.284 ; 3.164 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.268 ; 3.142 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.992 ; 2.875 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.246 ; 3.122 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.460 ; 3.362 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.300 ; 3.196 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.099 ; 3.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.255 ; 3.204 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.085 ; 2.999 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.128 ; 3.034 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.161 ; 3.073 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.460 ; 3.362 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.704 ; 3.603 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.352 ; 3.241 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.704 ; 3.603 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.326 ; 3.238 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.351 ; 3.246 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.489 ; 3.392 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.481 ; 3.401 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.535 ; 3.477 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.417 ; 6.174 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.315 ; 4.276 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.148 ; 4.075 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.417 ; 6.174 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.964 ; 3.924 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.114 ; 4.030 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 4.074 ; 4.023 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 4.359 ; 4.282 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.675 ; 4.639 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.554 ; 4.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.346 ; 4.291 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.554 ; 1.510 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.805 ; 1.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.795 ; 1.777 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.559 ; 1.516 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.563 ; 1.520 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.557 ; 1.514 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.554 ; 1.510 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.567 ; 1.526 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.545 ; 1.502 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.831 ; 1.818 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.821 ; 1.803 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.704 ; 1.676 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.727 ; 1.702 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.715 ; 1.689 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.545 ; 1.502 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.688 ; 1.661 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.613 ; 1.589 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.732 ; 1.708 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.633 ; 1.603 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.751 ; 1.746 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.613 ; 1.589 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.655 ; 1.624 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.685 ; 1.652 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.832 ; 1.824 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.769 ; 1.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.775 ; 1.751 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 1.958 ; 1.962 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 1.769 ; 1.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.776 ; 1.752 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.856 ; 1.855 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.855 ; 1.841 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 1.879 ; 1.873 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 2.129 ; 2.164 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.307 ; 2.358 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.214 ; 2.265 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.881 ; 3.749 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.129 ; 2.164 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.206 ; 2.239 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.175 ; 2.188 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.341 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.526 ; 2.582 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.454 ; 2.491 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.338 ; 2.390 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUTTON[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 167559997 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 361362448 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 992       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 759376    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 1629704   ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                   ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 167559997 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 361362448 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 992       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 759376    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 1629704   ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 181   ; 181  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Nov 04 02:03:26 2020
Info: Command: quartus_sta RV32I_System -c RV32I_System
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RV32I_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[2]} {pll0|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.827
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.827               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    22.476               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.096               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    51.488               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.206               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 97.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.393               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.919               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    49.736               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.747               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.754               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.191               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    22.746               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    40.245               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    51.380               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.208               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 97.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.652               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.828               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    49.742               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.749               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.142               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    23.431               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    43.770               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.764               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.088               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 98.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.426               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.503               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    49.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.751               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.785               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Wed Nov 04 02:03:30 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


