  !  3=! {! 2,   i4  4  }`   :    2=!!


declard i32 @llvm.vvm.sead.pt.sre.envreg0()
declare 

i
 {!3!3! )'       !(33=