Barry, H. 1996. An Introduction to MPEG-2. Chapman&Hall, New York.
Braun, L., Paulsson, K., Kromer, H., Hubner, M., and Becker, J. 2008. Data path driven waveform-like reconfiguration. In Proceedings of International Conference on Field-Programmable Logic and Applications. IEEE, Los Alamitos, CA, 607--610.
Chan, E. and Panchanathan, S. 1993. Motion estimation architecture for video compression. IEEE Trans. Consum. Electron. 39, 3, 292--297.
Chen, W. H., Smith, C., and Fralick, S. 1977. A fast computation algorithm for the discrete cosine transform. IEEE Trans. Comm. 25, 1004--1009.
Christopher Claus , Johannes Zeppenfeld , Florian Müller , Walter Stechele, Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Claus, C., Zhang, B., Stechele, W., Braun, L., Hubner, M., and Becker, J. 2008. A multiplatform controller allowing for maximum dynamic partial reconfiguration throughput. In Proceedings of International Conference on Field-Programmable Logic and Applications. IEEE, Los Alamitos, CA, 535--538.
Danian Gong , Yun He , Zhigang Cao, New cost-effective VLSI implementation of a 2-D discrete cosine transform and its inverse, IEEE Transactions on Circuits and Systems for Video Technology, v.14 n.4, p.405-415, April 2004[doi>10.1109/TCSVT.2004.825575]
C. -H. Hsieh , T. -P. Lin, VLSI architecture for block-matching motion estimation algorithm, IEEE Transactions on Circuits and Systems for Video Technology, v.2 n.2, p.169-175, June 1992[doi>10.1109/76.143416]
Kim, H. and Yoo, K. 2005. Complexity-scalable DCT-based video coding algorithm for computation-limited terminals. IEICE Trans. Comm. E88-B, 7.
Kyeounsoo Kim , Jong-Seog Koh, An area efficient DCT architecture for MPEG-2 video encoder, IEEE Transactions on Consumer Electronics, v.45 n.1, p.62-67, February 1999[doi>10.1109/30.754418]
Kinane, A., Muresan, V., O'Connor, N., Murphy, N., and Marlow, S. 2004. Energy-efficient hardware architecture for variable N-point 1D DCT. In Proceedings of International Workshop on Power and Timing Modeling, Optimization and Simulation. IEEE, Los Alamitos, CA, 780--788.
Lysaght, P., Blodget, B., Mason, J., Young, J., and Bridgford, B. 2006. Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE, Los Alamitos, CA, 1--6.
Mateusz Majer , Jürgen Teich , Ali Ahmadinia , Christophe Bobda, The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer, Journal of VLSI Signal Processing Systems, v.47 n.1, p.15-31, April 2007[doi>10.1007/s11265-006-0017-6]
K. R. Rao , J. J. Hwang, Techniques and standards for image, video, and audio coding, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
H. Schwarz , D. Marpe , T. Wiegand, Overview of the Scalable Video Coding Extension of the H.264/AVC Standard, IEEE Transactions on Circuits and Systems for Video Technology, v.17 n.9, p.1103-1120, September 2007[doi>10.1109/TCSVT.2007.905532]
Sedcole, P., Blodget, B., Becker, T., Anderson, J., and Lysaght, P. 2006. Modular dynamic reconfiguration in Virtex FPGAs. IEEE Comput. Digital Tech. 153, 3,157--164.
Archana Chidanandan, A Low Power High Performance Distributed DCT Architecture, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.26, April 25-26, 2002
Rene J. van der Vleuten , Richard P. Kleihorst, Low-Complexity Scalable Image Compression, Proceedings of the Conference on Data Compression, p.23, March 28-30, 2000
White, S. A. 1989. Applications of distributed arithmetic to digital signal processing: A tutorial review. IEEE ASSP Mag.
Xanthopoulos, T. and Chandrakasan, A. P. 2000. A low-power DCT core using adaptive bit-width and arithmetic activity exploiting signal correlations and quantization. IEEE J. Solid State Circuits 35, 5.
Xilinx, Inc. 2005. XAPP138—Virtex FPGA series configuration and read-back. Xilinx Inc., San Jose, CA. http://www.xilinx.com/support/documentation/application_notes/xapp138.pdf
Xilinx, Inc. 2006. Early Access Partial Reconfiguration User Guide. Xilinx Inc., San Jose, CA. http://www12.informatik.uni-erlangen.de/esmwiki/images/f/f3/Pr_flow.pdf
