// Seed: 3603590207
module module_0;
  uwire id_1, id_2;
  assign id_1 = id_2;
  assign id_1 = id_2;
  parameter id_3 = id_2;
  parameter id_4 = -1;
  assign module_2.id_1 = 0;
  final id_2 = id_1;
  reg  id_5 = 1;
  wire id_6 = id_3;
  always_latch id_5 <= id_4;
  wire id_7, id_8;
endmodule
module module_1 (
    output wire id_0
);
  localparam id_2 = id_2;
  wire id_3;
  wire id_4;
  localparam id_5 = id_4;
  parameter id_6 = -1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0 id_0,
    output wire id_1
);
  module_0 modCall_1 ();
endmodule
