MAX_KIQ_REG_BAILOUT_INTERVAL,VAR_0
MAX_KIQ_REG_TRY,VAR_1
MAX_KIQ_REG_WAIT,VAR_2
amdgpu_fence_emit_polling,FUNC_0
amdgpu_fence_wait_polling,FUNC_1
amdgpu_ring_alloc,FUNC_2
amdgpu_ring_commit,FUNC_3
amdgpu_ring_emit_reg_write_reg_wait,FUNC_4
in_interrupt,FUNC_5
might_sleep,FUNC_6
msleep,FUNC_7
pr_err,FUNC_8
spin_lock_irqsave,FUNC_9
spin_unlock_irqrestore,FUNC_10
amdgpu_virt_kiq_reg_write_reg_wait,FUNC_11
adev,VAR_3
reg0,VAR_4
reg1,VAR_5
ref,VAR_6
mask,VAR_7
kiq,VAR_8
ring,VAR_9
r,VAR_10
cnt,VAR_11
flags,VAR_12
seq,VAR_13
