	component equal1 is
		port (
			probe  : in  std_logic_vector(49 downto 0) := (others => 'X'); -- probe
			source : out std_logic_vector(0 downto 0)                      -- source
		);
	end component equal1;

