###########################
# Written by PhyDB at 2024-12-13.23:38:06
###########################
VERSION 5.6 ;

DIVIDERCHAR "/" ;

BUSBITCHARS "[]" ;

DESIGN caesar ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 5400 16200 ) ( 376380 388800 ) ;


TRACKS X 5535 DO 687 STEP 540 LAYER m1 ;
TRACKS Y 16335 DO 690 STEP 540 LAYER m1 ;
TRACKS X 5625 DO 412 STEP 900 LAYER m2 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m2 ;
TRACKS X 5625 DO 412 STEP 900 LAYER m3 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m3 ;
TRACKS X 5625 DO 412 STEP 900 LAYER m4 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m4 ;
TRACKS X 5625 DO 412 STEP 900 LAYER m5 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m5 ;
TRACKS X 5625 DO 412 STEP 900 LAYER m6 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m6 ;


COMPONENTS 2166 ;
   - check__caps_acmp65_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41580 361800 ) N ;
   - check__caps_acmp65_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 71820 361800 ) N ;
   - check__caps_acmp65_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 64260 361800 ) N ;
   - check__caps_acmp65_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 51300 361800 ) N ;
   - check__caps_acmp65_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 47520 351900 ) FS ;
   - check__caps_acmp65_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 46440 361800 ) N ;
   - check__caps_acmp65_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 68040 361800 ) N ;
   - check__caps_acmp65_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 55620 361800 ) N ;
   - check__caps_acmp65_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 134460 354600 ) FS ;
   - check__caps_acmp65_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 363600 ) N ;
   - check__caps_acmp65_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208980 333000 ) FS ;
   - check__caps_acmp65_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 181980 354600 ) FS ;
   - check__caps_acmp65_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 215460 318600 ) N ;
   - check__caps_acmp65_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212220 354600 ) FS ;
   - check__caps_acmp65_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 199800 340200 ) N ;
   - check__caps_acmp65_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206820 342000 ) N ;
   - check__caps_acmp65_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 204120 342000 ) N ;
   - check__caps_acmp65_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 209520 342000 ) N ;
   - check__caps_acmp65_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217620 354600 ) FS ;
   - check__caps_acmp65_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 214920 354600 ) FS ;
   - check__caps_acmp65_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212760 333000 ) FS ;
   - check__caps_acmp65_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212760 342000 ) N ;
   - check__caps_acmp65_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 360720 265500 ) FS ;
   - check__caps_acmp65_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 363960 277200 ) N ;
   - check__caps_acmp65_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 347760 269100 ) FS ;
   - check__caps_acmp65_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 354240 269100 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 357480 243900 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 355320 255600 ) N ;
   - check__caps_acmp65_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 364500 235800 ) N ;
   - check__caps_acmp65_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 354240 247500 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 351540 223200 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 354240 234900 ) N ;
   - check__caps_acmp65_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 349380 226800 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 341280 247500 ) FS ;
   - check__caps_acmp65_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 314820 254700 ) N ;
   - check__caps_acmp65_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 325080 268200 ) FS ;
   - check__caps_acmp65_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 309420 256500 ) N ;
   - check__caps_acmp65_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 318600 269100 ) FS ;
   - check__caps_acmp65_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 286740 243900 ) FS ;
   - check__caps_acmp65_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 285660 255600 ) N ;
   - check__caps_acmp65_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 296460 247500 ) FS ;
   - check__caps_acmp65_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 288900 278100 ) N ;
   - check__caps_acmp65_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 286740 286200 ) FS ;
   - check__caps_acmp65_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 295380 288900 ) FS ;
   - check__caps_acmp65_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 285660 278100 ) N ;
   - check__caps_acmp65_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 289980 311400 ) FS ;
   - check__caps_acmp65_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 271080 307800 ) FS ;
   - check__caps_acmp65_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 280800 310500 ) FS ;
   - check__caps_acmp65_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 263520 298800 ) N ;
   - check__caps_acmp65_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 265680 311400 ) FS ;
   - check__caps_acmp65_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 229500 297000 ) N ;
   - check__caps_acmp65_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 231660 310500 ) FS ;
   - check__caps_acmp65_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 212760 311400 ) FS ;
   - check__caps_acmp65_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 238680 311400 ) FS ;
   - check__caps_acmp65_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149580 354600 ) FS ;
   - check__caps_acmp65_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 137700 354600 ) FS ;
   - check__caps_acmp65_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 342360 277200 ) N ;
   - check__caps_acmp65_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 332640 255600 ) N ;
   - check__caps_acmp65_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 341280 234900 ) N ;
   - check__caps_acmp65_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 316980 277200 ) N ;
   - check__caps_acmp65_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 273780 255600 ) N ;
   - check__caps_acmp65_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 275940 288900 ) FS ;
   - check__caps_acmp65_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 267300 297900 ) N ;
   - check__caps_acmp65_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 235980 297900 ) N ;
   - check__caps_acmp65_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 369360 278100 ) N ;
   - check__caps_acmp65_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 153900 354600 ) FS ;
   - check__caps_acmp65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 129600 354600 ) FS ;
   - check__caps_acmp65_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 89640 318600 ) N ;
   - check__caps_acmp65_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 54000 351900 ) FS ;
   - check__caps_acmp65_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 50760 340200 ) N ;
   - check__caps_acmp65_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 73440 330300 ) FS ;
   - check__caps_acmp65_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 96660 318600 ) N ;
   - check__caps_acmp65_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 93960 330300 ) FS ;
   - check__caps_acmp65_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 60480 351900 ) FS ;
   - check__caps_acmp65_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 55620 340200 ) N ;
   - check__caps_acmp65_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 78840 372600 ) FS ;
   - check__caps_acmp65_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 146880 361800 ) N ;
   - check__caps_acmp65_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 130140 372600 ) FS ;
   - check__caps_acmp65_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 99900 372600 ) FS ;
   - check__caps_acmp65_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 75600 361800 ) N ;
   - check__caps_acmp65_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 85860 372600 ) FS ;
   - check__caps_acmp65_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 140400 361800 ) N ;
   - check__caps_acmp65_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 122040 372600 ) FS ;
   - check__caps_acmp65_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 353160 277200 ) N ;
   - check__caps_acmp65_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 343980 255600 ) N ;
   - check__caps_acmp65_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 344520 246600 ) FS ;
   - check__caps_acmp65_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 302400 277200 ) N ;
   - check__caps_acmp65_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 274860 246600 ) FS ;
   - check__caps_acmp65_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 288900 297900 ) N ;
   - check__caps_acmp65_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 295920 310500 ) FS ;
   - check__caps_acmp65_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 217080 310500 ) FS ;
   - check__caps_acmp65_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 143100 353700 ) FS ;
   - check__caps_asrcNeg91_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 359640 214200 ) N ;
   - check__caps_asrcNeg91_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 338040 278100 ) N ;
   - check__caps_asrcNeg91_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 235980 278100 ) N ;
   - check__caps_asrcNeg91_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 261360 290700 ) FS ;
   - check__caps_asrcNeg91_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 199800 298800 ) N ;
   - check__caps_asrcNeg91_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 136620 340200 ) N ;
   - check__caps_asrcNeg91_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 366120 333900 ) FS ;
   - check__caps_asrcNeg91_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 312660 278100 ) N ;
   - check__caps_asrcNeg91_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 356940 206100 ) FS ;
   - check__caps_aand_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 183600 297900 ) N ;
   - check__caps_aand_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 168480 298800 ) N ;
   - check__caps_aand_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 137700 320400 ) N ;
   - check__caps_aand_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 172800 297000 ) N ;
   - check__caps_aand_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 162000 311400 ) FS ;
   - check__caps_aand_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 139860 311400 ) FS ;
   - check__caps_aand_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 166320 298800 ) N ;
   - check__caps_aand_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 166320 311400 ) FS ;
   - check__caps_aand_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164160 311400 ) FS ;
   - check__caps_aand_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 156600 311400 ) FS ;
   - check__caps_aand_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 154440 311400 ) FS ;
   - check__caps_aand_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 170640 298800 ) N ;
   - check__caps_aand_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 152280 311400 ) FS ;
   - check__caps_aand_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 110160 311400 ) FS ;
   - check__caps_aand_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 129060 311400 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 163620 276300 ) N ;
   - check__caps_aand_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 144180 318600 ) N ;
   - check__caps_aand_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 158760 308700 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 156060 297000 ) N ;
   - check__caps_aand_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 160380 266400 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 153900 287100 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 156600 318600 ) N ;
   - check__caps_aand_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 159300 297000 ) N ;
   - check__caps_aand_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 122040 310500 ) FS ;
   - check__caps_aand_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 130680 320400 ) N ;
   - check__caps_aand_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 108000 311400 ) FS ;
   - check__caps_aand_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 102600 311400 ) FS ;
   - check__caps_aand_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 194400 297000 ) N ;
   - check__caps_acmp91_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41040 308700 ) FS ;
   - check__caps_acmp91_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 62640 330300 ) FS ;
   - check__caps_acmp91_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 48600 330300 ) FS ;
   - check__caps_acmp91_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 43740 318600 ) N ;
   - check__caps_acmp91_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 45900 308700 ) FS ;
   - check__caps_acmp91_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37800 318600 ) N ;
   - check__caps_acmp91_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 53460 330300 ) FS ;
   - check__caps_acmp91_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 49680 318600 ) N ;
   - check__caps_acmp91_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 166860 342000 ) N ;
   - check__caps_acmp91_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 140940 342000 ) N ;
   - check__caps_acmp91_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 204120 320400 ) N ;
   - check__caps_acmp91_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 190080 342000 ) N ;
   - check__caps_acmp91_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 209520 318600 ) N ;
   - check__caps_acmp91_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 205740 333000 ) FS ;
   - check__caps_acmp91_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 191160 333000 ) FS ;
   - check__caps_acmp91_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 201420 320400 ) N ;
   - check__caps_acmp91_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198720 320400 ) N ;
   - check__caps_acmp91_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 196560 320400 ) N ;
   - check__caps_acmp91_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 202500 333000 ) FS ;
   - check__caps_acmp91_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 199260 333000 ) FS ;
   - check__caps_acmp91_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206820 320400 ) N ;
   - check__caps_acmp91_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 196020 333000 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 365580 286200 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 366660 310500 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 369900 235800 ) N ;
   - check__caps_acmp91_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 369900 269100 ) FS ;
   - check__caps_acmp91_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 362340 212400 ) N ;
   - check__caps_acmp91_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 366660 225900 ) FS ;
   - check__caps_acmp91_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 362880 205200 ) FS ;
   - check__caps_acmp91_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 347760 214200 ) N ;
   - check__caps_acmp91_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 342900 201600 ) FS ;
   - check__caps_acmp91_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 341820 213300 ) N ;
   - check__caps_acmp91_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 352080 205200 ) FS ;
   - check__caps_acmp91_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 334800 226800 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 324540 243900 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 324540 255600 ) N ;
   - check__caps_acmp91_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 321300 247500 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 304020 256500 ) N ;
   - check__caps_acmp91_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 294300 254700 ) N ;
   - check__caps_acmp91_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 296460 268200 ) FS ;
   - check__caps_acmp91_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 301860 247500 ) FS ;
   - check__caps_acmp91_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 272700 278100 ) N ;
   - check__caps_acmp91_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 256500 265500 ) FS ;
   - check__caps_acmp91_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 255960 277200 ) N ;
   - check__caps_acmp91_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 252720 269100 ) FS ;
   - check__caps_acmp91_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 248940 289800 ) FS ;
   - check__caps_acmp91_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 241920 286200 ) FS ;
   - check__caps_acmp91_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 235440 288900 ) FS ;
   - check__caps_acmp91_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 241380 278100 ) N ;
   - check__caps_acmp91_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 227340 298800 ) N ;
   - check__caps_acmp91_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 212220 286200 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 213300 297900 ) N ;
   - check__caps_acmp91_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 198720 289800 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 211140 298800 ) N ;
   - check__caps_acmp91_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 151740 354600 ) FS ;
   - check__caps_acmp91_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 150660 341100 ) N ;
   - check__caps_acmp91_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 345600 288900 ) FS ;
   - check__caps_acmp91_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 358020 225900 ) FS ;
   - check__caps_acmp91_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 337500 225900 ) FS ;
   - check__caps_acmp91_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 327780 277200 ) N ;
   - check__caps_acmp91_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 274320 268200 ) FS ;
   - check__caps_acmp91_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 262980 277200 ) N ;
   - check__caps_acmp91_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 265680 288900 ) FS ;
   - check__caps_acmp91_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 218700 297900 ) N ;
   - check__caps_acmp91_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 369360 333900 ) FS ;
   - check__caps_acmp91_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 144180 341100 ) N ;
   - check__caps_acmp91_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 164160 333000 ) FS ;
   - check__caps_acmp91_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 86940 287100 ) FS ;
   - check__caps_acmp91_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 47520 297000 ) N ;
   - check__caps_acmp91_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 61020 297000 ) N ;
   - check__caps_acmp91_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 73440 287100 ) FS ;
   - check__caps_acmp91_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 94500 287100 ) FS ;
   - check__caps_acmp91_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 79920 287100 ) FS ;
   - check__caps_acmp91_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 54540 297000 ) N ;
   - check__caps_acmp91_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 67500 297000 ) N ;
   - check__caps_acmp91_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 79920 340200 ) N ;
   - check__caps_acmp91_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 124740 351900 ) FS ;
   - check__caps_acmp91_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 113400 351900 ) FS ;
   - check__caps_acmp91_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 97740 340200 ) N ;
   - check__caps_acmp91_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 67500 330300 ) FS ;
   - check__caps_acmp91_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 91800 340200 ) N ;
   - check__caps_acmp91_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 119340 351900 ) FS ;
   - check__caps_acmp91_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 103680 340200 ) N ;
   - check__caps_acmp91_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 356940 288900 ) FS ;
   - check__caps_acmp91_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 350460 213300 ) N ;
   - check__caps_acmp91_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 332640 213300 ) N ;
   - check__caps_acmp91_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 334800 268200 ) FS ;
   - check__caps_acmp91_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 305640 268200 ) FS ;
   - check__caps_acmp91_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 245700 277200 ) N ;
   - check__caps_acmp91_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 251640 288900 ) FS ;
   - check__caps_acmp91_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 202500 297900 ) N ;
   - check__caps_acmp91_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 157680 341100 ) N ;
   - check__caps_ainv_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 197100 310500 ) FS ;
   - check__caps_ainv_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192240 320400 ) N ;
   - check__caps_ainv_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171180 342000 ) N ;
   - check__caps_ainv_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 183600 318600 ) N ;
   - check__caps_ainv_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 186840 342000 ) N ;
   - check__caps_ainv_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 171180 333000 ) FS ;
   - check__caps_ainv_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 194400 320400 ) N ;
   - check__caps_ainv_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187380 333000 ) FS ;
   - check__caps_ainv_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 183060 333000 ) FS ;
   - check__caps_ainv_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 183600 342000 ) N ;
   - check__caps_ainv_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179820 342000 ) N ;
   - check__caps_ainv_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189540 320400 ) N ;
   - check__caps_ainv_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 175500 342000 ) N ;
   - check__caps_ainv_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 104220 318600 ) N ;
   - check__caps_ainv_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 124740 333000 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 122580 318600 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 133380 340200 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 113400 340200 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 105840 330300 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 115560 308700 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 114480 318600 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 123660 340200 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 111780 330300 ) FS ;
   - check__caps_ainv_aelem__c_ac1_acx0 _0_0cell_0_0g0n1na_01ax0 
      + SOURCE NETLIST 
      + PLACED ( 117180 333000 ) FS ;
   - check__caps_ainv_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 127980 342000 ) N ;
   - check__caps_ainv_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 100440 333000 ) FS ;
   - check__caps_ainv_ain _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208440 311400 ) FS ;
   - check__caps_asrcNeg65_aset1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 363420 256500 ) N ;
   - check__caps_asrcNeg65_aset5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 299700 298800 ) N ;
   - check__caps_asrcNeg65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 159300 361800 ) N ;
   - check__caps_asrcNeg65_aset0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 354240 290700 ) FS ;
   - check__caps_asrcNeg65_aset6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 303480 320400 ) N ;
   - check__caps_asrcNeg65_aset7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 227340 312300 ) FS ;
   - check__caps_asrcNeg65_aset2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 346680 227700 ) FS ;
   - check__caps_asrcNeg65_aset3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 302400 290700 ) FS ;
   - check__caps_asrcNeg65_aset4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 268920 248400 ) FS ;
   - check__caps_acp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 242460 311400 ) FS ;
   - check__caps_acp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226260 342000 ) N ;
   - check__caps_acp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 247860 297000 ) N ;
   - check__caps_acp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246780 320400 ) N ;
   - check__caps_acp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 229500 318600 ) N ;
   - check__caps_acp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246240 311400 ) FS ;
   - check__caps_acp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 311400 ) FS ;
   - check__caps_acp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 251640 320400 ) N ;
   - check__caps_acp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 242460 320400 ) N ;
   - check__caps_acp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238140 320400 ) N ;
   - check__caps_acp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 245160 298800 ) N ;
   - check__caps_acp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 234360 320400 ) N ;
   - check__caps_acp_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 195480 354600 ) FS ;
   - check__caps_acp_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 184140 354600 ) FS ;
   - check__caps_acp_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 193320 354600 ) FS ;
   - check__caps_acp_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 316980 288900 ) FS ;
   - check__caps_acp_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 332100 246600 ) FS ;
   - check__caps_acp_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 306720 246600 ) FS ;
   - check__caps_acp_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 292140 277200 ) N ;
   - check__caps_acp_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 285120 268200 ) FS ;
   - check__caps_acp_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 275940 277200 ) N ;
   - check__caps_acp_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 278100 297900 ) N ;
   - check__caps_acp_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 253800 297900 ) N ;
   - check__caps_acp_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 178200 354600 ) FS ;
   - check__caps_acp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 162000 351900 ) FS ;
   - check__caps_acp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 186300 351900 ) FS ;
   - check__caps_acp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 171720 351900 ) FS ;
   - check__caps_acp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 168480 351900 ) FS ;
   - check__caps_acp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 158760 351900 ) FS ;
   - check__caps_acp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 165240 351900 ) FS ;
   - check__caps_acp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 174960 351900 ) FS ;
   - check__caps_acp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 167940 361800 ) N ;
   - check__caps_acp_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 189540 354600 ) FS ;
   - check__caps_acp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 192780 341100 ) N ;
   - check__caps_acp_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 200340 354600 ) FS ;
   - shift__split_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 333180 147600 ) N ;
   - shift__split_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 169200 ) N ;
   - shift__split_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361800 159300 ) FS ;
   - shift__split_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 355320 147600 ) N ;
   - shift__split_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 315360 159300 ) FS ;
   - shift__split_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343980 147600 ) N ;
   - shift__split_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 367740 159300 ) FS ;
   - shift__split_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 147600 ) N ;
   - shift__split_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 341820 162000 ) FS ;
   - shift__split_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 350460 192600 ) N ;
   - shift__split_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 343440 169200 ) N ;
   - shift__split_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 357480 171000 ) N ;
   - shift__split_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 361800 183600 ) FS ;
   - shift__split_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 347220 162000 ) FS ;
   - shift__split_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 352080 162000 ) FS ;
   - shift__split_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 356940 162000 ) FS ;
   - shift__split_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 354240 171000 ) N ;
   - shift__split_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 350460 171000 ) N ;
   - shift__split_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 339120 171000 ) N ;
   - shift__split_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 355860 183600 ) FS ;
   - shift__split_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 271080 226800 ) FS ;
   - shift__split_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 249480 269100 ) FS ;
   - shift__split_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 248940 255600 ) N ;
   - shift__split_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 304560 171000 ) N ;
   - shift__split_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 298620 191700 ) N ;
   - shift__split_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 307800 191700 ) N ;
   - shift__split_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 282420 204300 ) FS ;
   - shift__split_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 281340 191700 ) N ;
   - shift__split_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 272700 191700 ) N ;
   - shift__split_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 299700 182700 ) FS ;
   - shift__split_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 289980 182700 ) FS ;
   - shift__split_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 280260 182700 ) FS ;
   - shift__split_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 264060 191700 ) N ;
   - shift__split_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 274860 205200 ) FS ;
   - shift__split_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 223020 234900 ) N ;
   - shift__split_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 305640 162000 ) FS ;
   - shift__split_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218160 235800 ) N ;
   - shift__split_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 368820 169200 ) N ;
   - shift__split_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 354780 190800 ) N ;
   - shift__split_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 368820 180900 ) FS ;
   - shift__split_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 368820 212400 ) N ;
   - shift__split_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 365580 169200 ) N ;
   - shift__split_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 368820 190800 ) N ;
   - shift__split_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 360180 190800 ) N ;
   - shift__split_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 365580 190800 ) N ;
   - shift__split_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 308340 169200 ) N ;
   - shift__split_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 274320 183600 ) FS ;
   - shift__split_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 250560 234900 ) N ;
   - copy__P_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319680 171000 ) N ;
   - copy__P_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 327240 192600 ) N ;
   - copy__P_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 309960 183600 ) FS ;
   - copy__P_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 329400 171000 ) N ;
   - copy__P_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 324540 183600 ) FS ;
   - copy__P_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 322920 162000 ) FS ;
   - copy__P_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 328860 149400 ) N ;
   - copy__P_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 329400 162000 ) FS ;
   - copy__P_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 324540 171000 ) N ;
   - copy__P_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320760 183600 ) FS ;
   - copy__P_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315360 171000 ) N ;
   - copy__P_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316980 183600 ) FS ;
   - copy__P_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 314280 213300 ) N ;
   - copy__P_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 321840 226800 ) FS ;
   - copy__P_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 329400 214200 ) N ;
   - copy__P_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 312660 204300 ) FS ;
   - copy__P_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 335340 191700 ) N ;
   - copy__P_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 316980 191700 ) N ;
   - copy__P_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 289980 191700 ) N ;
   - copy__P_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 302940 213300 ) N ;
   - copy__P_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 294840 204300 ) FS ;
   - copy__P_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 284040 213300 ) N ;
   - copy__P_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 271620 213300 ) N ;
   - copy__P_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 321300 234000 ) N ;
   - copy__P_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 269460 266400 ) FS ;
   - copy__P_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 324000 202500 ) FS ;
   - copy__P_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 296460 212400 ) N ;
   - copy__P_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 282960 234000 ) N ;
   - copy__P_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 264600 266400 ) FS ;
   - copy__P_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 267300 254700 ) N ;
   - copy__P_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 306720 202500 ) FS ;
   - copy__P_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 300780 224100 ) FS ;
   - copy__P_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 330480 226800 ) FS ;
   - copy__P_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 321300 213300 ) N ;
   - copy__P_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 317520 226800 ) FS ;
   - copy__ctrl__shift_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 216540 278100 ) N ;
   - copy__ctrl__shift_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 195480 289800 ) FS ;
   - copy__ctrl__shift_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 201960 276300 ) N ;
   - copy__ctrl__shift_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208980 289800 ) FS ;
   - copy__ctrl__shift_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 195480 276300 ) N ;
   - copy__ctrl__shift_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 224100 289800 ) FS ;
   - copy__ctrl__shift_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 227880 289800 ) FS ;
   - copy__ctrl__shift_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220320 289800 ) FS ;
   - copy__ctrl__shift_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 289800 ) FS ;
   - copy__ctrl__shift_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203580 289800 ) FS ;
   - copy__ctrl__shift_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 210600 278100 ) N ;
   - copy__ctrl__shift_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 201420 289800 ) FS ;
   - copy__ctrl__shift_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 210600 269100 ) FS ;
   - copy__ctrl__shift_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 216540 269100 ) FS ;
   - copy__ctrl__shift_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 230040 256500 ) N ;
   - copy__ctrl__shift_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 200880 268200 ) FS ;
   - copy__ctrl__shift_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 214380 254700 ) N ;
   - copy__ctrl__shift_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 236520 266400 ) FS ;
   - copy__ctrl__shift_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 222480 276300 ) N ;
   - copy__ctrl__shift_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 219780 266400 ) FS ;
   - copy__ctrl__shift_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 228420 266400 ) FS ;
   - copy__ctrl__shift_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 233280 254700 ) N ;
   - copy__ctrl__shift_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 232740 266400 ) FS ;
   - copy__ctrl__shift_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 229500 276300 ) N ;
   - copy__ctrl__shift_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 224100 266400 ) FS ;
   - copy__ctrl__shift_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 234360 247500 ) FS ;
   - copy__ctrl__shift_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 219240 255600 ) N ;
   - copy__ctrl__shift_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 205740 256500 ) N ;
   - shft_acomps_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50220 32400 ) FS ;
   - shft_acomps_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 42660 106200 ) N ;
   - shft_acomps_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 52380 39600 ) N ;
   - shft_acomps_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 43740 41400 ) N ;
   - shft_acomps_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 51300 75600 ) FS ;
   - shft_acomps_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 46980 32400 ) FS ;
   - shft_acomps_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44280 32400 ) FS ;
   - shft_acomps_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 41580 32400 ) FS ;
   - shft_acomps_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 54000 ) FS ;
   - shft_acomps_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 48060 54000 ) FS ;
   - shft_acomps_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 53460 32400 ) FS ;
   - shft_acomps_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 52920 63000 ) N ;
   - shft_acomps_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 14580 170100 ) N ;
   - shft_acomps_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 19440 171000 ) N ;
   - shft_acomps_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 21600 171000 ) N ;
   - shft_acomps_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 59940 40500 ) N ;
   - shft_acomps_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 18360 162000 ) FS ;
   - shft_acomps_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 116100 ) FS ;
   - shft_acomps_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 159300 ) FS ;
   - shft_acomps_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16740 147600 ) N ;
   - shft_acomps_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 137700 ) FS ;
   - shft_acomps_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19440 116100 ) FS ;
   - shft_acomps_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12960 126000 ) N ;
   - shft_acomps_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 147600 ) N ;
   - shft_acomps_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15660 137700 ) FS ;
   - shft_acomps_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 23760 169200 ) N ;
   - shft_acomps_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 22140 161100 ) FS ;
   - shft_acomps_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 183600 ) FS ;
   - shft_aadd__key_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 56160 18000 ) N ;
   - shft_aadd__key_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 103140 18000 ) N ;
   - shft_aadd__key_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 88020 18000 ) N ;
   - shft_aadd__key_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 78300 18000 ) N ;
   - shft_aadd__key_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 45360 18000 ) N ;
   - shft_aadd__key_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 63720 18000 ) N ;
   - shft_aadd__key_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 93420 18000 ) N ;
   - shft_aadd__key_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 83160 18000 ) N ;
   - shft_aadd__key_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 185760 41400 ) N ;
   - shft_aadd__key_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 210600 41400 ) N ;
   - shft_aadd__key_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 211680 19800 ) N ;
   - shft_aadd__key_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 41400 ) N ;
   - shft_aadd__key_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 212760 39600 ) N ;
   - shft_aadd__key_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 224640 19800 ) N ;
   - shft_aadd__key_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 220860 32400 ) FS ;
   - shft_aadd__key_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 215460 19800 ) N ;
   - shft_aadd__key_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218700 19800 ) N ;
   - shft_aadd__key_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221400 19800 ) N ;
   - shft_aadd__key_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 227880 19800 ) N ;
   - shft_aadd__key_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 231120 32400 ) FS ;
   - shft_aadd__key_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217080 32400 ) FS ;
   - shft_aadd__key_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226260 32400 ) FS ;
   - shft_aadd__key_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 182520 147600 ) N ;
   - shft_aadd__key_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 181980 161100 ) FS ;
   - shft_aadd__key_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 181440 140400 ) FS ;
   - shft_aadd__key_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 189540 162000 ) FS ;
   - shft_aadd__key_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 193320 126000 ) N ;
   - shft_aadd__key_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 195480 139500 ) FS ;
   - shft_aadd__key_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 186300 127800 ) N ;
   - shft_aadd__key_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 189540 127800 ) N ;
   - shft_aadd__key_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 186840 104400 ) N ;
   - shft_aadd__key_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 187920 117900 ) FS ;
   - shft_aadd__key_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 182520 106200 ) N ;
   - shft_aadd__key_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 195480 106200 ) N ;
   - shft_aadd__key_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 191700 82800 ) N ;
   - shft_aadd__key_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 189000 96300 ) FS ;
   - shft_aadd__key_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 166860 84600 ) N ;
   - shft_aadd__key_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 187920 84600 ) N ;
   - shft_aadd__key_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 177660 72000 ) FS ;
   - shft_aadd__key_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 180900 83700 ) N ;
   - shft_aadd__key_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 171720 75600 ) FS ;
   - shft_aadd__key_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 187920 75600 ) FS ;
   - shft_aadd__key_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 181980 61200 ) N ;
   - shft_aadd__key_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 189000 62100 ) N ;
   - shft_aadd__key_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 181440 54000 ) FS ;
   - shft_aadd__key_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 194940 63000 ) N ;
   - shft_aadd__key_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 188460 50400 ) FS ;
   - shft_aadd__key_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 195480 53100 ) FS ;
   - shft_aadd__key_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 181440 41400 ) N ;
   - shft_aadd__key_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 192780 41400 ) N ;
   - shft_aadd__key_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 193320 28800 ) FS ;
   - shft_aadd__key_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 195480 40500 ) N ;
   - shft_aadd__key_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 190620 32400 ) FS ;
   - shft_aadd__key_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 189540 41400 ) N ;
   - shft_aadd__key_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 230580 19800 ) N ;
   - shft_aadd__key_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 205200 18900 ) N ;
   - shft_aadd__key_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 185220 139500 ) FS ;
   - shft_aadd__key_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 201960 126900 ) N ;
   - shft_aadd__key_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 193860 117900 ) FS ;
   - shft_aadd__key_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 196560 96300 ) FS ;
   - shft_aadd__key_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 193320 74700 ) FS ;
   - shft_aadd__key_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 206820 62100 ) N ;
   - shft_aadd__key_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 201420 53100 ) FS ;
   - shft_aadd__key_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 211140 53100 ) FS ;
   - shft_aadd__key_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 177120 162900 ) FS ;
   - shft_aadd__key_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 211140 32400 ) FS ;
   - shft_aadd__key_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 184140 54000 ) FS ;
   - shft_aadd__key_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 133920 18000 ) N ;
   - shft_aadd__key_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 200340 29700 ) FS ;
   - shft_aadd__key_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194400 18000 ) N ;
   - shft_aadd__key_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 168480 18000 ) N ;
   - shft_aadd__key_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 126900 18000 ) N ;
   - shft_aadd__key_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 164160 18000 ) N ;
   - shft_aadd__key_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199800 18000 ) N ;
   - shft_aadd__key_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 172800 18000 ) N ;
   - shft_aadd__key_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 172800 148500 ) N ;
   - shft_aadd__key_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 189540 148500 ) N ;
   - shft_aadd__key_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 178740 117900 ) FS ;
   - shft_aadd__key_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 177660 96300 ) FS ;
   - shft_aadd__key_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 170640 83700 ) N ;
   - shft_aadd__key_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 172800 62100 ) N ;
   - shft_aadd__key_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 197640 62100 ) N ;
   - shft_aadd__key_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 201420 40500 ) N ;
   - shft_aadd__key_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 204120 31500 ) FS ;
   - shft_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 130680 147600 ) N ;
   - shft_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 133920 139500 ) FS ;
   - shft_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 117720 104400 ) N ;
   - shft_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 125280 82800 ) N ;
   - shft_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 106920 61200 ) N ;
   - shft_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 113940 39600 ) N ;
   - shft_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 76680 53100 ) FS ;
   - shft_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 68580 39600 ) N ;
   - shft_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 190800 ) N ;
   - shft_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 169200 ) N ;
   - shft_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 180900 ) FS ;
   - shft_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18900 180900 ) FS ;
   - shft_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25920 190800 ) N ;
   - shft_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16740 190800 ) N ;
   - shft_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31860 169200 ) N ;
   - shft_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23760 180900 ) FS ;
   - shft_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 42120 118800 ) FS ;
   - shft_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29160 149400 ) N ;
   - shft_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 50760 118800 ) FS ;
   - shft_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 24300 127800 ) N ;
   - shft_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25920 140400 ) FS ;
   - shft_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37800 118800 ) FS ;
   - shft_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 33480 118800 ) FS ;
   - shft_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 28620 127800 ) N ;
   - shft_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 19440 127800 ) N ;
   - shft_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 19980 140400 ) FS ;
   - shft_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 46440 118800 ) FS ;
   - shft_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 23220 140400 ) FS ;
   - shft_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 109620 127800 ) N ;
   - shft_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 124200 139500 ) FS ;
   - shft_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 113940 139500 ) FS ;
   - shft_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 113940 126900 ) N ;
   - shft_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 100980 83700 ) N ;
   - shft_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 100980 74700 ) FS ;
   - shft_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 88020 74700 ) FS ;
   - shft_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 75060 74700 ) FS ;
   - shft_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 73980 62100 ) N ;
   - shft_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 21060 62100 ) N ;
   - shft_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 34560 75600 ) FS ;
   - shft_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 41580 75600 ) FS ;
   - shft_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 36720 183600 ) FS ;
   - shft_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 22140 41400 ) N ;
   - shft_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 24300 40500 ) N ;
   - shft_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 36720 171000 ) N ;
   - shft_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18900 63000 ) N ;
   - shft_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 78300 84600 ) N ;
   - shft_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 47520 75600 ) FS ;
   - shft_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 30240 83700 ) N ;
   - shft_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39420 75600 ) FS ;
   - shft_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 28080 74700 ) FS ;
   - shft_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 97740 75600 ) FS ;
   - shft_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 125280 149400 ) N ;
   - shft_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 29700 62100 ) N ;
   - shft_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 71280 75600 ) FS ;
   - shft_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37260 84600 ) N ;
   - shft_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 84780 75600 ) FS ;
   - shft_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 45900 190800 ) N ;
   - shft_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30240 190800 ) N ;
   - shft_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34020 190800 ) N ;
   - shft_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 40500 202500 ) FS ;
   - shft_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41580 190800 ) N ;
   - shft_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 46980 202500 ) FS ;
   - shft_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34020 202500 ) FS ;
   - shft_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37800 190800 ) N ;
   - shft_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 82800 ) N ;
   - shft_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24300 116100 ) FS ;
   - shft_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16740 104400 ) N ;
   - shft_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 82800 ) N ;
   - shft_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19980 72900 ) FS ;
   - shft_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25380 82800 ) N ;
   - shft_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22140 104400 ) N ;
   - shft_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12420 94500 ) FS ;
   - shft_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 103140 97200 ) FS ;
   - shft_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 133380 171000 ) N ;
   - shft_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 41040 82800 ) N ;
   - shft_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 23220 75600 ) FS ;
   - shft_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 72900 ) FS ;
   - shft_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 116100 ) FS ;
   - shft_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 104400 ) N ;
   - shft_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 82800 ) N ;
   - shft_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 10260 61200 ) N ;
   - shft_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 72900 ) FS ;
   - shft_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 104400 ) N ;
   - shft_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 94500 ) FS ;
   - shft_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 36180 32400 ) FS ;
   - shft_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 48060 84600 ) N ;
   - shft_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 38340 39600 ) N ;
   - shft_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29160 41400 ) N ;
   - shft_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 49140 61200 ) N ;
   - shft_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39420 19800 ) N ;
   - shft_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 32940 32400 ) FS ;
   - shft_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 25920 32400 ) FS ;
   - shft_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29700 32400 ) FS ;
   - shft_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 36180 41400 ) N ;
   - shft_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38880 32400 ) FS ;
   - shft_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39960 54000 ) FS ;
   - shft_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18900 97200 ) FS ;
   - shft_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 34020 106200 ) N ;
   - shft_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 32940 97200 ) FS ;
   - shft_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18360 54000 ) FS ;
   - shft_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 40500 62100 ) N ;
   - shft_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 143640 139500 ) FS ;
   - shft_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 134460 126900 ) N ;
   - shft_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137700 105300 ) N ;
   - shft_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137700 96300 ) FS ;
   - shft_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 123660 74700 ) FS ;
   - shft_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 123660 53100 ) FS ;
   - shft_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 134460 40500 ) N ;
   - shft_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 123660 40500 ) N ;
   - shft_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 15660 82800 ) N ;
   - shft_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 27540 105300 ) N ;
   - shft_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 12960 54000 ) FS ;
   - shft_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29700 118800 ) FS ;
   - shft_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 126000 ) N ;
   - shft_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 159300 ) FS ;
   - shft_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 159300 ) FS ;
   - shft_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 147600 ) N ;
   - shft_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 116100 ) FS ;
   - shft_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 137700 ) FS ;
   - shft_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 159300 ) FS ;
   - shft_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 147600 ) N ;
   - shft_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 13500 61200 ) N ;
   - shft_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 15120 75600 ) FS ;
   - shft_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 23760 96300 ) FS ;
   - shft_asums_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 177660 19800 ) N ;
   - shft_asums_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 178200 54000 ) FS ;
   - shft_asums_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 168480 32400 ) FS ;
   - shft_asums_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187380 32400 ) FS ;
   - shft_asums_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 174960 39600 ) N ;
   - shft_asums_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 181440 19800 ) N ;
   - shft_asums_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 185760 19800 ) N ;
   - shft_asums_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 190080 19800 ) N ;
   - shft_asums_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 184140 32400 ) FS ;
   - shft_asums_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180900 32400 ) FS ;
   - shft_asums_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 174420 32400 ) FS ;
   - shft_asums_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 177660 32400 ) FS ;
   - shft_asums_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 57240 32400 ) FS ;
   - shft_asums_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55080 63000 ) N ;
   - shft_asums_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 57240 63000 ) N ;
   - shft_asums_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 165780 126900 ) N ;
   - shft_asums_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 177120 126900 ) N ;
   - shft_asums_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 171720 105300 ) N ;
   - shft_asums_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 156600 83700 ) N ;
   - shft_asums_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 163620 62100 ) N ;
   - shft_asums_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169020 53100 ) FS ;
   - shft_asums_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 163620 40500 ) N ;
   - shft_asums_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 158760 31500 ) FS ;
   - shft_asums_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 51840 82800 ) N ;
   - shft_asums_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 57780 94500 ) FS ;
   - shft_asums_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 70200 61200 ) N ;
   - shft_asums_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 65340 82800 ) N ;
   - shft_asums_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 57240 82800 ) N ;
   - shft_asums_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 52380 94500 ) FS ;
   - shft_asums_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 63180 94500 ) FS ;
   - shft_asums_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 66420 72900 ) FS ;
   - shft_asums_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 61560 82800 ) N ;
   - shft_asums_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 56700 75600 ) FS ;
   - shft_asums_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 59400 62100 ) N ;
   - shft_asums_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 42660 19800 ) N ;
   - shft_acomp_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16740 212400 ) N ;
   - shft_acomp_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 224100 ) FS ;
   - shft_acomp_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 224100 ) FS ;
   - shft_acomp_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12420 224100 ) FS ;
   - shft_acomp_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 212400 ) N ;
   - shft_acomp_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 10800 212400 ) N ;
   - shft_acomp_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21060 234000 ) N ;
   - shft_acomp_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 224100 ) FS ;
   - shft_acomp_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 106200 ) N ;
   - shft_acomp_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 63180 106200 ) N ;
   - shft_acomp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 66960 19800 ) N ;
   - shft_acomp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 62640 75600 ) FS ;
   - shft_acomp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 71820 18000 ) N ;
   - shft_acomp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49140 19800 ) N ;
   - shft_acomp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 65880 61200 ) N ;
   - shft_acomp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 61560 19800 ) N ;
   - shft_acomp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 59400 19800 ) N ;
   - shft_acomp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 51840 19800 ) N ;
   - shft_acomp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54000 19800 ) N ;
   - shft_acomp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 63720 32400 ) FS ;
   - shft_acomp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 69120 19800 ) N ;
   - shft_acomp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 67500 32400 ) FS ;
   - shft_acomp_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 157140 126000 ) N ;
   - shft_acomp_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 164160 139500 ) FS ;
   - shft_acomp_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 154440 127800 ) N ;
   - shft_acomp_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 163620 127800 ) N ;
   - shft_acomp_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 154980 115200 ) FS ;
   - shft_acomp_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 163080 117900 ) FS ;
   - shft_acomp_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 150660 118800 ) FS ;
   - shft_acomp_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 157140 106200 ) N ;
   - shft_acomp_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 154440 93600 ) FS ;
   - shft_acomp_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 164160 96300 ) FS ;
   - shft_acomp_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 149040 97200 ) FS ;
   - shft_acomp_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 152280 84600 ) N ;
   - shft_acomp_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 148500 72000 ) FS ;
   - shft_acomp_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 157680 74700 ) FS ;
   - shft_acomp_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 144180 75600 ) FS ;
   - shft_acomp_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 166320 75600 ) FS ;
   - shft_acomp_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 159300 50400 ) FS ;
   - shft_acomp_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 157680 62100 ) N ;
   - shft_acomp_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 166320 54000 ) FS ;
   - shft_acomp_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 156600 54000 ) FS ;
   - shft_acomp_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 154440 39600 ) N ;
   - shft_acomp_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 145800 40500 ) N ;
   - shft_acomp_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 155520 32400 ) FS ;
   - shft_acomp_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 152280 32400 ) FS ;
   - shft_acomp_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 141480 18000 ) N ;
   - shft_acomp_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 145800 31500 ) FS ;
   - shft_acomp_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 138240 19800 ) N ;
   - shft_acomp_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 133380 32400 ) FS ;
   - shft_acomp_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 112320 18000 ) N ;
   - shft_acomp_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 120420 18900 ) N ;
   - shft_acomp_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 98820 19800 ) N ;
   - shft_acomp_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 108540 19800 ) N ;
   - shft_acomp_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 40500 97200 ) FS ;
   - shft_acomp_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 45360 97200 ) FS ;
   - shft_acomp_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 153900 139500 ) FS ;
   - shft_acomp_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 144720 126900 ) N ;
   - shft_acomp_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147420 105300 ) N ;
   - shft_acomp_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 141480 83700 ) N ;
   - shft_acomp_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 148500 62100 ) N ;
   - shft_acomp_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 136080 53100 ) FS ;
   - shft_acomp_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 136080 31500 ) FS ;
   - shft_acomp_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 115020 31500 ) FS ;
   - shft_acomp_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 163620 149400 ) N ;
   - shft_acomp_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 68040 105300 ) N ;
   - shft_acomp_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 37800 104400 ) N ;
   - shft_acomp_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 180900 ) FS ;
   - shft_acomp_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 202500 ) FS ;
   - shft_acomp_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 202500 ) FS ;
   - shft_acomp_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 190800 ) N ;
   - shft_acomp_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 180900 ) FS ;
   - shft_acomp_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 190800 ) N ;
   - shft_acomp_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17280 202500 ) FS ;
   - shft_acomp_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 202500 ) FS ;
   - shft_acomp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 224100 ) FS ;
   - shft_acomp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 47520 126000 ) N ;
   - shft_acomp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 32400 180900 ) FS ;
   - shft_acomp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 212400 ) N ;
   - shft_acomp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 29700 224100 ) FS ;
   - shft_acomp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34020 212400 ) N ;
   - shft_acomp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41040 169200 ) N ;
   - shft_acomp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 202500 ) FS ;
   - shft_acomp_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 171180 139500 ) FS ;
   - shft_acomp_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169560 117900 ) FS ;
   - shft_acomp_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 160920 105300 ) N ;
   - shft_acomp_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 133920 74700 ) FS ;
   - shft_acomp_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 134460 62100 ) N ;
   - shft_acomp_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 145260 53100 ) FS ;
   - shft_acomp_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 149580 18900 ) N ;
   - shft_acomp_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 124200 31500 ) FS ;
   - shft_acomp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 49140 105300 ) N ;
   - shft_asrc1_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 174420 127800 ) N ;
   - shft_asrc1_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 136080 84600 ) N ;
   - shft_asrc1_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 153900 54900 ) FS ;
   - shft_asrc1_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 159840 19800 ) N ;
   - shft_asrc1_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 130680 19800 ) N ;
   - shft_asrc1_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 57240 104400 ) N ;
   - shft_asrc1_asetGND0 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 168480 149400 ) N ;
   - shft_asrc1_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 144720 63000 ) N ;
   - shft_asrc1_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 172260 98100 ) FS ;
   - shft_asub_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 18000 ) N ;
   - shft_asub_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 18000 ) N ;
   - shft_asub_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 18000 ) N ;
   - shft_asub_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 18000 ) N ;
   - shft_asub_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 29700 ) FS ;
   - shft_asub_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31320 18000 ) N ;
   - shft_asub_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 18000 ) N ;
   - shft_asub_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 18000 ) N ;
   - shft_asub_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 36180 63000 ) N ;
   - shft_asub_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31320 54000 ) FS ;
   - shft_asub_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50220 41400 ) N ;
   - shft_asub_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38340 63000 ) N ;
   - shft_asub_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 69120 54000 ) FS ;
   - shft_asub_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 60480 54000 ) FS ;
   - shft_asub_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 42120 54000 ) FS ;
   - shft_asub_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 48060 41400 ) N ;
   - shft_asub_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 41400 ) N ;
   - shft_asub_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 64800 54000 ) FS ;
   - shft_asub_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 56700 54000 ) FS ;
   - shft_asub_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 52920 54000 ) FS ;
   - shft_asub_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 57780 41400 ) N ;
   - shft_asub_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50220 54000 ) FS ;
   - shft_asub_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 153360 180000 ) FS ;
   - shft_asub_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 153360 191700 ) N ;
   - shft_asub_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 148500 183600 ) FS ;
   - shft_asub_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 162540 183600 ) FS ;
   - shft_asub_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 142020 158400 ) FS ;
   - shft_asub_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 140940 170100 ) N ;
   - shft_asub_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 142020 149400 ) N ;
   - shft_asub_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 147420 149400 ) N ;
   - shft_asub_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 130680 104400 ) N ;
   - shft_asub_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 127440 117900 ) FS ;
   - shft_asub_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 127440 106200 ) N ;
   - shft_asub_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 113400 106200 ) N ;
   - shft_asub_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 116100 82800 ) N ;
   - shft_asub_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 118260 96300 ) FS ;
   - shft_asub_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 111780 84600 ) N ;
   - shft_asub_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 120420 75600 ) FS ;
   - shft_asub_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 116640 50400 ) FS ;
   - shft_asub_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 117180 62100 ) N ;
   - shft_asub_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 113940 54000 ) FS ;
   - shft_asub_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 111240 54000 ) FS ;
   - shft_asub_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 106380 39600 ) N ;
   - shft_asub_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 100440 40500 ) N ;
   - shft_asub_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 112320 32400 ) FS ;
   - shft_asub_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 99360 54000 ) FS ;
   - shft_asub_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 93960 39600 ) N ;
   - shft_asub_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 93420 53100 ) FS ;
   - shft_asub_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 86400 54000 ) FS ;
   - shft_asub_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 90180 54000 ) FS ;
   - shft_asub_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 78840 28800 ) FS ;
   - shft_asub_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 86940 31500 ) FS ;
   - shft_asub_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 75060 32400 ) FS ;
   - shft_asub_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 71280 32400 ) FS ;
   - shft_asub_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 20520 54000 ) FS ;
   - shft_asub_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 22680 54000 ) FS ;
   - shft_asub_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 127440 182700 ) FS ;
   - shft_asub_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 130680 161100 ) FS ;
   - shft_asub_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 116640 117900 ) FS ;
   - shft_asub_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 126360 96300 ) FS ;
   - shft_asub_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 110700 74700 ) FS ;
   - shft_asub_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 102060 53100 ) FS ;
   - shft_asub_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83160 62100 ) N ;
   - shft_asub_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 76680 40500 ) N ;
   - shft_asub_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 148500 192600 ) N ;
   - shft_asub_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 31320 40500 ) N ;
   - shft_asub_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25920 61200 ) N ;
   - shft_asub_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18360 18000 ) N ;
   - shft_asub_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18900 39600 ) N ;
   - shft_asub_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12420 39600 ) N ;
   - shft_asub_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9180 29700 ) FS ;
   - shft_asub_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 18000 ) N ;
   - shft_asub_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 29700 ) FS ;
   - shft_asub_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15660 39600 ) N ;
   - shft_asub_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9180 39600 ) N ;
   - shft_asub_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 133920 191700 ) N ;
   - shft_asub_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137700 182700 ) FS ;
   - shft_asub_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 135000 117900 ) FS ;
   - shft_asub_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 107460 96300 ) FS ;
   - shft_asub_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 124200 62100 ) N ;
   - shft_asub_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 98280 31500 ) FS ;
   - shft_asub_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 92880 62100 ) N ;
   - shft_asub_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 85320 40500 ) N ;
   - shft_asub_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 33480 53100 ) FS ;
   - shft_asrc2_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 144180 192600 ) N ;
   - shft_asrc2_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 108000 106200 ) N ;
   - shft_asrc2_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 108540 33300 ) FS ;
   - shft_asrc2_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 102600 63000 ) N ;
   - shft_asrc2_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 93960 33300 ) FS ;
   - shft_asrc2_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 27540 54000 ) FS ;
   - shft_asrc2_asetGND0 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 138780 206100 ) FS ;
   - shft_asrc2_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 132840 54900 ) FS ;
   - shft_asrc2_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 145800 119700 ) FS ;
   - pre_aadderLeft_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 347760 18000 ) N ;
   - pre_aadderLeft_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 336960 51300 ) FS ;
   - pre_aadderLeft_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 339120 39600 ) N ;
   - pre_aadderLeft_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 358020 29700 ) FS ;
   - pre_aadderLeft_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 326700 18000 ) N ;
   - pre_aadderLeft_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 356400 18000 ) N ;
   - pre_aadderLeft_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 333720 39600 ) N ;
   - pre_aadderLeft_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 351000 29700 ) FS ;
   - pre_aadderLeft_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 322380 63000 ) N ;
   - pre_aadderLeft_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 321840 84600 ) N ;
   - pre_aadderLeft_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 297000 54000 ) FS ;
   - pre_aadderLeft_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 318060 75600 ) FS ;
   - pre_aadderLeft_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 301320 61200 ) N ;
   - pre_aadderLeft_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 54000 ) FS ;
   - pre_aadderLeft_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 316440 61200 ) N ;
   - pre_aadderLeft_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 299160 54000 ) FS ;
   - pre_aadderLeft_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 301320 54000 ) FS ;
   - pre_aadderLeft_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 303480 54000 ) FS ;
   - pre_aadderLeft_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308340 54000 ) FS ;
   - pre_aadderLeft_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308340 63000 ) N ;
   - pre_aadderLeft_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 294840 54000 ) FS ;
   - pre_aadderLeft_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 63000 ) N ;
   - pre_aadderLeft_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 291600 93600 ) FS ;
   - pre_aadderLeft_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 294840 105300 ) N ;
   - pre_aadderLeft_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 286740 97200 ) FS ;
   - pre_aadderLeft_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 277020 106200 ) N ;
   - pre_aadderLeft_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 268380 82800 ) N ;
   - pre_aadderLeft_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 267300 96300 ) FS ;
   - pre_aadderLeft_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 264600 84600 ) N ;
   - pre_aadderLeft_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 267840 106200 ) N ;
   - pre_aadderLeft_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 262440 115200 ) FS ;
   - pre_aadderLeft_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 262980 126900 ) N ;
   - pre_aadderLeft_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 247860 118800 ) FS ;
   - pre_aadderLeft_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 257040 118800 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 248940 104400 ) N ;
   - pre_aadderLeft_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 251100 117900 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 244080 106200 ) N ;
   - pre_aadderLeft_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 251640 97200 ) FS ;
   - pre_aadderLeft_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 238140 82800 ) N ;
   - pre_aadderLeft_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 244620 96300 ) FS ;
   - pre_aadderLeft_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 233820 84600 ) N ;
   - pre_aadderLeft_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 246240 84600 ) N ;
   - pre_aadderLeft_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 252180 61200 ) N ;
   - pre_aadderLeft_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 255420 74700 ) FS ;
   - pre_aadderLeft_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 249480 63000 ) N ;
   - pre_aadderLeft_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 259740 63000 ) N ;
   - pre_aadderLeft_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 261900 50400 ) FS ;
   - pre_aadderLeft_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 268380 53100 ) FS ;
   - pre_aadderLeft_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 263520 41400 ) N ;
   - pre_aadderLeft_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 273780 54000 ) FS ;
   - pre_aadderLeft_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 271080 39600 ) N ;
   - pre_aadderLeft_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 275940 53100 ) FS ;
   - pre_aadderLeft_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 271620 32400 ) FS ;
   - pre_aadderLeft_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 267300 41400 ) N ;
   - pre_aadderLeft_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316980 97200 ) FS ;
   - pre_aadderLeft_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 316440 83700 ) N ;
   - pre_aadderLeft_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 302940 117900 ) FS ;
   - pre_aadderLeft_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 269460 117900 ) FS ;
   - pre_aadderLeft_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 262440 139500 ) FS ;
   - pre_aadderLeft_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 241920 126900 ) N ;
   - pre_aadderLeft_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 234360 96300 ) FS ;
   - pre_aadderLeft_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 250020 83700 ) N ;
   - pre_aadderLeft_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 262980 62100 ) N ;
   - pre_aadderLeft_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 253260 53100 ) FS ;
   - pre_aadderLeft_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 290520 106200 ) N ;
   - pre_aadderLeft_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 312660 75600 ) FS ;
   - pre_aadderLeft_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 326700 54000 ) FS ;
   - pre_aadderLeft_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 338040 61200 ) N ;
   - pre_aadderLeft_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 339120 94500 ) FS ;
   - pre_aadderLeft_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 341820 72900 ) FS ;
   - pre_aadderLeft_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331560 72900 ) FS ;
   - pre_aadderLeft_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 342360 51300 ) FS ;
   - pre_aadderLeft_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 332100 61200 ) N ;
   - pre_aadderLeft_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 336960 82800 ) N ;
   - pre_aadderLeft_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 336420 72900 ) FS ;
   - pre_aadderLeft_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 291600 83700 ) N ;
   - pre_aadderLeft_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 275940 83700 ) N ;
   - pre_aadderLeft_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 252720 126900 ) N ;
   - pre_aadderLeft_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 257580 105300 ) N ;
   - pre_aadderLeft_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 255960 96300 ) FS ;
   - pre_aadderLeft_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 264600 74700 ) FS ;
   - pre_aadderLeft_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 272700 62100 ) N ;
   - pre_aadderLeft_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 281340 53100 ) FS ;
   - pre_aadderLeft_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 320760 74700 ) FS ;
   - pre_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 280800 104400 ) N ;
   - pre_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 275940 96300 ) FS ;
   - pre_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 238680 117900 ) FS ;
   - pre_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 216540 104400 ) N ;
   - pre_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 210600 74700 ) FS ;
   - pre_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 226260 53100 ) FS ;
   - pre_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 241920 31500 ) FS ;
   - pre_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 240840 18000 ) N ;
   - pre_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 309420 18000 ) N ;
   - pre_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 311040 51300 ) FS ;
   - pre_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 299160 39600 ) N ;
   - pre_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 300780 29700 ) FS ;
   - pre_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 304020 18000 ) N ;
   - pre_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 304020 29700 ) FS ;
   - pre_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 302400 39600 ) N ;
   - pre_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 297540 29700 ) FS ;
   - pre_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 281340 32400 ) FS ;
   - pre_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 289980 54000 ) FS ;
   - pre_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 281340 39600 ) N ;
   - pre_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 295380 32400 ) FS ;
   - pre_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 287280 39600 ) N ;
   - pre_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 285660 32400 ) FS ;
   - pre_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 289440 32400 ) FS ;
   - pre_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 292680 32400 ) FS ;
   - pre_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 297000 41400 ) N ;
   - pre_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 294300 41400 ) N ;
   - pre_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 278640 41400 ) N ;
   - pre_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 291600 41400 ) N ;
   - pre_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203580 118800 ) FS ;
   - pre_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 216540 117900 ) FS ;
   - pre_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 205200 105300 ) N ;
   - pre_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 206820 117900 ) FS ;
   - pre_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 206820 96300 ) FS ;
   - pre_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 203580 83700 ) N ;
   - pre_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 218700 62100 ) N ;
   - pre_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 234900 53100 ) FS ;
   - pre_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 224640 40500 ) N ;
   - pre_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 331560 32400 ) FS ;
   - pre_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 325620 32400 ) FS ;
   - pre_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 318600 39600 ) N ;
   - pre_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 218160 39600 ) N ;
   - pre_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 321840 19800 ) N ;
   - pre_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 314820 18900 ) N ;
   - pre_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 276480 32400 ) FS ;
   - pre_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 333180 19800 ) N ;
   - pre_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 223560 54000 ) FS ;
   - pre_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315360 41400 ) N ;
   - pre_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 307260 32400 ) FS ;
   - pre_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 325080 41400 ) N ;
   - pre_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 312120 31500 ) FS ;
   - pre_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 199800 84600 ) N ;
   - pre_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212760 127800 ) N ;
   - pre_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 318600 31500 ) FS ;
   - pre_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220860 54000 ) FS ;
   - pre_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 306180 41400 ) N ;
   - pre_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 216000 63000 ) N ;
   - pre_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 237060 18000 ) N ;
   - pre_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 298080 18000 ) N ;
   - pre_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 286740 18000 ) N ;
   - pre_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 277560 18000 ) N ;
   - pre_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 233280 18000 ) N ;
   - pre_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 273240 18000 ) N ;
   - pre_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 292140 18000 ) N ;
   - pre_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 281880 18000 ) N ;
   - pre_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 332100 51300 ) FS ;
   - pre_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 324000 116100 ) FS ;
   - pre_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331020 94500 ) FS ;
   - pre_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 327780 72900 ) FS ;
   - pre_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 328860 39600 ) N ;
   - pre_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 326700 61200 ) N ;
   - pre_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 326700 104400 ) N ;
   - pre_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331020 82800 ) N ;
   - pre_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 200340 106200 ) N ;
   - pre_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217620 127800 ) N ;
   - pre_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 308880 39600 ) N ;
   - pre_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 320220 54000 ) FS ;
   - pre_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 335880 104400 ) N ;
   - pre_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 360180 116100 ) FS ;
   - pre_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 339120 116100 ) FS ;
   - pre_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 347220 104400 ) N ;
   - pre_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331020 104400 ) N ;
   - pre_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 341280 104400 ) N ;
   - pre_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 346140 116100 ) FS ;
   - pre_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331560 116100 ) FS ;
   - pre_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 336960 127800 ) N ;
   - pre_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 327240 140400 ) FS ;
   - pre_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 329400 126000 ) N ;
   - pre_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 347760 127800 ) N ;
   - pre_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 331020 140400 ) FS ;
   - pre_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 339660 127800 ) N ;
   - pre_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 345060 127800 ) N ;
   - pre_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 350460 127800 ) N ;
   - pre_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 342360 127800 ) N ;
   - pre_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 340740 140400 ) FS ;
   - pre_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 334800 127800 ) N ;
   - pre_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 336420 140400 ) FS ;
   - pre_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320220 127800 ) N ;
   - pre_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 317520 149400 ) N ;
   - pre_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 321840 148500 ) N ;
   - pre_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 106200 ) N ;
   - pre_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 303480 126900 ) N ;
   - pre_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 292680 161100 ) FS ;
   - pre_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 272700 161100 ) FS ;
   - pre_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 261360 170100 ) N ;
   - pre_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 247860 182700 ) FS ;
   - pre_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 241920 170100 ) N ;
   - pre_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 251640 170100 ) N ;
   - pre_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 259740 161100 ) FS ;
   - pre_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 254340 148500 ) N ;
   - pre_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 321840 104400 ) N ;
   - pre_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 324540 126900 ) N ;
   - pre_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 315360 104400 ) N ;
   - pre_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 322380 127800 ) N ;
   - pre_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 362340 126000 ) N ;
   - pre_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 333720 169200 ) N ;
   - pre_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 349380 147600 ) N ;
   - pre_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 355860 137700 ) FS ;
   - pre_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 358020 126000 ) N ;
   - pre_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 137700 ) FS ;
   - pre_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 338580 147600 ) N ;
   - pre_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 350460 137700 ) FS ;
   - pre_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 301860 104400 ) N ;
   - pre_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 322380 97200 ) FS ;
   - pre_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 318600 139500 ) FS ;
   - pre_asrc97_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 316440 119700 ) FS ;
   - pre_asrc97_asetGND3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 225720 141300 ) FS ;
   - pre_asrc97_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 205200 76500 ) FS ;
   - pre_asrc97_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 259200 41400 ) N ;
   - pre_asrc97_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 269460 19800 ) N ;
   - pre_asrc97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 304560 97200 ) FS ;
   - pre_asrc97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 296460 149400 ) N ;
   - pre_asrc97_asetGND4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 229500 84600 ) N ;
   - pre_asrc97_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 171000 ) N ;
   - pre_acp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260820 226800 ) FS ;
   - pre_acp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 265140 214200 ) N ;
   - pre_acp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 245700 226800 ) FS ;
   - pre_acp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 263520 247500 ) FS ;
   - pre_acp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 257040 212400 ) N ;
   - pre_acp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 265680 226800 ) FS ;
   - pre_acp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 266760 235800 ) N ;
   - pre_acp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 262440 235800 ) N ;
   - pre_acp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258660 247500 ) FS ;
   - pre_acp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258660 235800 ) N ;
   - pre_acp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 252720 226800 ) FS ;
   - pre_acp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 256500 226800 ) FS ;
   - pre_acp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 268920 183600 ) FS ;
   - pre_acp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 280260 171000 ) N ;
   - pre_acp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 281880 149400 ) N ;
   - pre_acp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 229500 225900 ) FS ;
   - pre_acp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 284580 169200 ) N ;
   - pre_acp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 313200 126000 ) N ;
   - pre_acp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 285660 159300 ) FS ;
   - pre_acp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 307800 147600 ) N ;
   - pre_acp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 306180 137700 ) FS ;
   - pre_acp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 316980 126000 ) N ;
   - pre_acp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 312660 137700 ) FS ;
   - pre_acp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 303480 147600 ) N ;
   - pre_acp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 312660 147600 ) N ;
   - pre_acp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 287820 82800 ) N ;
   - pre_acp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 271620 170100 ) N ;
   - pre_acp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 192600 ) N ;
   - pre_aadderRight_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 338040 29700 ) FS ;
   - pre_aadderRight_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 347760 51300 ) FS ;
   - pre_aadderRight_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 358020 39600 ) N ;
   - pre_aadderRight_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 345060 39600 ) N ;
   - pre_aadderRight_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 339660 18000 ) N ;
   - pre_aadderRight_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343980 29700 ) FS ;
   - pre_aadderRight_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353700 51300 ) FS ;
   - pre_aadderRight_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 351540 39600 ) N ;
   - pre_aadderRight_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 309960 75600 ) FS ;
   - pre_aadderRight_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 300240 97200 ) FS ;
   - pre_aadderRight_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 289440 63000 ) N ;
   - pre_aadderRight_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 307800 84600 ) N ;
   - pre_aadderRight_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 282960 75600 ) FS ;
   - pre_aadderRight_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 291060 75600 ) FS ;
   - pre_aadderRight_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 305640 75600 ) FS ;
   - pre_aadderRight_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 292680 63000 ) N ;
   - pre_aadderRight_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 295380 63000 ) N ;
   - pre_aadderRight_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298080 63000 ) N ;
   - pre_aadderRight_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 295380 75600 ) FS ;
   - pre_aadderRight_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 299160 75600 ) FS ;
   - pre_aadderRight_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 286200 63000 ) N ;
   - pre_aadderRight_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 302400 75600 ) FS ;
   - pre_aadderRight_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 295920 126000 ) N ;
   - pre_aadderRight_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 297000 139500 ) FS ;
   - pre_aadderRight_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 295920 118800 ) FS ;
   - pre_aadderRight_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 276480 140400 ) FS ;
   - pre_aadderRight_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 279720 115200 ) FS ;
   - pre_aadderRight_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 279720 126900 ) N ;
   - pre_aadderRight_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 289440 118800 ) FS ;
   - pre_aadderRight_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 277560 149400 ) N ;
   - pre_aadderRight_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 244620 147600 ) N ;
   - pre_aadderRight_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 250020 161100 ) FS ;
   - pre_aadderRight_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 240840 140400 ) FS ;
   - pre_aadderRight_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 239760 149400 ) N ;
   - pre_aadderRight_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 230580 115200 ) FS ;
   - pre_aadderRight_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 233820 126900 ) N ;
   - pre_aadderRight_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 226800 118800 ) FS ;
   - pre_aadderRight_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 227880 106200 ) N ;
   - pre_aadderRight_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 217620 82800 ) N ;
   - pre_aadderRight_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 217080 96300 ) FS ;
   - pre_aadderRight_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 213840 84600 ) N ;
   - pre_aadderRight_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 225720 84600 ) N ;
   - pre_aadderRight_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 230580 61200 ) N ;
   - pre_aadderRight_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 233820 74700 ) FS ;
   - pre_aadderRight_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 227880 63000 ) N ;
   - pre_aadderRight_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 237600 63000 ) N ;
   - pre_aadderRight_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 233820 39600 ) N ;
   - pre_aadderRight_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 241380 40500 ) N ;
   - pre_aadderRight_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 236520 32400 ) FS ;
   - pre_aadderRight_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 253800 32400 ) FS ;
   - pre_aadderRight_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 252180 18000 ) N ;
   - pre_aadderRight_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 259740 18900 ) N ;
   - pre_aadderRight_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 249480 19800 ) N ;
   - pre_aadderRight_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 266220 19800 ) N ;
   - pre_aadderRight_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308880 106200 ) N ;
   - pre_aadderRight_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 309960 97200 ) FS ;
   - pre_aadderRight_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 284040 139500 ) FS ;
   - pre_aadderRight_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 270000 126900 ) N ;
   - pre_aadderRight_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 266220 148500 ) N ;
   - pre_aadderRight_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 248400 139500 ) FS ;
   - pre_aadderRight_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 232740 105300 ) N ;
   - pre_aadderRight_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 243000 74700 ) FS ;
   - pre_aadderRight_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 240300 62100 ) N ;
   - pre_aadderRight_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 244080 53100 ) FS ;
   - pre_aadderRight_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 300240 149400 ) N ;
   - pre_aadderRight_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 302940 83700 ) N ;
   - pre_aadderRight_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 315360 54000 ) FS ;
   - pre_aadderRight_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 349920 61200 ) N ;
   - pre_aadderRight_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 347760 94500 ) FS ;
   - pre_aadderRight_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 351540 82800 ) N ;
   - pre_aadderRight_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 354240 72900 ) FS ;
   - pre_aadderRight_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343980 61200 ) N ;
   - pre_aadderRight_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 355860 61200 ) N ;
   - pre_aadderRight_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343980 82800 ) N ;
   - pre_aadderRight_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 347760 72900 ) FS ;
   - pre_aadderRight_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286200 148500 ) N ;
   - pre_aadderRight_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286200 126900 ) N ;
   - pre_aadderRight_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 237060 161100 ) FS ;
   - pre_aadderRight_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 222480 126900 ) N ;
   - pre_aadderRight_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 224100 96300 ) FS ;
   - pre_aadderRight_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 221940 74700 ) FS ;
   - pre_aadderRight_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 248400 40500 ) N ;
   - pre_aadderRight_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 259740 31500 ) FS ;
   - pre_aadderRight_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 309960 83700 ) N ;
   - pre_asrc65_aset1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 285120 84600 ) N ;
   - pre_asrc65_aset5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 277020 76500 ) FS ;
   - pre_asrc65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 325080 82800 ) N ;
   - pre_asrc65_aset0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 300240 84600 ) N ;
   - pre_asrc65_aset6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 282420 63000 ) N ;
   - pre_asrc65_aset7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 292140 54900 ) FS ;
   - pre_asrc65_aset2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 259740 119700 ) FS ;
   - pre_asrc65_aset3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 272160 106200 ) N ;
   - pre_asrc65_aset4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 260280 84600 ) N ;
   - check__lower_asrcNeg123_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 355860 298800 ) N ;
   - check__lower_asrcNeg123_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 334260 333900 ) FS ;
   - check__lower_asrcNeg123_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 296460 363600 ) N ;
   - check__lower_asrcNeg123_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 302940 342000 ) N ;
   - check__lower_asrcNeg123_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 271620 333900 ) FS ;
   - check__lower_asrcNeg123_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 82620 361800 ) N ;
   - check__lower_asrcNeg123_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 362340 363600 ) N ;
   - check__lower_asrcNeg123_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 326700 363600 ) N ;
   - check__lower_asrcNeg123_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 328320 312300 ) FS ;
   - check__lower_aand_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 143640 310500 ) FS ;
   - check__lower_aand_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 91260 298800 ) N ;
   - check__lower_aand_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 84240 320400 ) N ;
   - check__lower_aand_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 97200 311400 ) FS ;
   - check__lower_aand_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 88560 311400 ) FS ;
   - check__lower_aand_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 82620 311400 ) FS ;
   - check__lower_aand_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 88020 298800 ) N ;
   - check__lower_aand_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 84240 298800 ) N ;
   - check__lower_aand_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 86400 311400 ) FS ;
   - check__lower_aand_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 90720 311400 ) FS ;
   - check__lower_aand_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 92880 311400 ) FS ;
   - check__lower_aand_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 93960 298800 ) N ;
   - check__lower_aand_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 95040 311400 ) FS ;
   - check__lower_aand_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 56700 311400 ) FS ;
   - check__lower_aand_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 73440 297000 ) N ;
   - check__lower_aand_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 79380 297000 ) N ;
   - check__lower_aand_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 86940 330300 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 78840 318600 ) N ;
   - check__lower_aand_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 75060 308700 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 96120 297000 ) N ;
   - check__lower_aand_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 78840 308700 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 79920 330300 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 73440 318600 ) N ;
   - check__lower_aand_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 67500 310500 ) FS ;
   - check__lower_aand_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 69660 320400 ) N ;
   - check__lower_aand_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55080 320400 ) N ;
   - check__lower_aand_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 50220 311400 ) FS ;
   - check__lower_aand_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 162540 318600 ) N ;
   - check__lower_acmp97_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 361800 ) N ;
   - check__lower_acmp97_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23760 372600 ) FS ;
   - check__lower_acmp97_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30240 361800 ) N ;
   - check__lower_acmp97_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18360 361800 ) N ;
   - check__lower_acmp97_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9720 351900 ) FS ;
   - check__lower_acmp97_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12960 361800 ) N ;
   - check__lower_acmp97_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 372600 ) FS ;
   - check__lower_acmp97_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24300 361800 ) N ;
   - check__lower_acmp97_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 108540 363600 ) N ;
   - check__lower_acmp97_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 115020 375300 ) FS ;
   - check__lower_acmp97_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 219780 375300 ) FS ;
   - check__lower_acmp97_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 176580 382500 ) N ;
   - check__lower_acmp97_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 224640 375300 ) FS ;
   - check__lower_acmp97_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 207900 375300 ) FS ;
   - check__lower_acmp97_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 192780 375300 ) FS ;
   - check__lower_acmp97_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217620 375300 ) FS ;
   - check__lower_acmp97_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 214920 375300 ) FS ;
   - check__lower_acmp97_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 211680 375300 ) FS ;
   - check__lower_acmp97_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 227340 382500 ) N ;
   - check__lower_acmp97_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 201420 382500 ) N ;
   - check__lower_acmp97_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 375300 ) FS ;
   - check__lower_acmp97_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 199260 375300 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 349380 371700 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 358020 374400 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 345600 375300 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 357480 354600 ) FS ;
   - check__lower_acmp97_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 357480 329400 ) FS ;
   - check__lower_acmp97_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 349920 332100 ) FS ;
   - check__lower_acmp97_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 364500 320400 ) N ;
   - check__lower_acmp97_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 345060 333000 ) FS ;
   - check__lower_acmp97_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 344520 307800 ) FS ;
   - check__lower_acmp97_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 346140 319500 ) N ;
   - check__lower_acmp97_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 342900 298800 ) N ;
   - check__lower_acmp97_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 340200 342000 ) N ;
   - check__lower_acmp97_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 326160 340200 ) N ;
   - check__lower_acmp97_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 326700 353700 ) FS ;
   - check__lower_acmp97_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 335340 342000 ) N ;
   - check__lower_acmp97_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 324540 375300 ) FS ;
   - check__lower_acmp97_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 305640 371700 ) FS ;
   - check__lower_acmp97_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 315900 374400 ) FS ;
   - check__lower_acmp97_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 311580 363600 ) N ;
   - check__lower_acmp97_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 311580 382500 ) N ;
   - check__lower_acmp97_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 286200 371700 ) FS ;
   - check__lower_acmp97_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 296460 374400 ) FS ;
   - check__lower_acmp97_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 282960 363600 ) N ;
   - check__lower_acmp97_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 268380 375300 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 265140 351000 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 258120 353700 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 273240 354600 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 254340 354600 ) FS ;
   - check__lower_acmp97_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 238680 340200 ) N ;
   - check__lower_acmp97_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 248940 341100 ) N ;
   - check__lower_acmp97_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 216540 333000 ) FS ;
   - check__lower_acmp97_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 258120 342000 ) N ;
   - check__lower_acmp97_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 100440 363600 ) N ;
   - check__lower_acmp97_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 103140 362700 ) N ;
   - check__lower_acmp97_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 351540 362700 ) N ;
   - check__lower_acmp97_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 353700 319500 ) N ;
   - check__lower_acmp97_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 335340 319500 ) N ;
   - check__lower_acmp97_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 315360 341100 ) N ;
   - check__lower_acmp97_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 300780 362700 ) N ;
   - check__lower_acmp97_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 273240 362700 ) N ;
   - check__lower_acmp97_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 264060 341100 ) N ;
   - check__lower_acmp97_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 231660 332100 ) FS ;
   - check__lower_acmp97_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 340740 376200 ) FS ;
   - check__lower_acmp97_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 118260 362700 ) N ;
   - check__lower_acmp97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 105840 354600 ) FS ;
   - check__lower_acmp97_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 38340 330300 ) FS ;
   - check__lower_acmp97_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 351900 ) FS ;
   - check__lower_acmp97_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17820 340200 ) N ;
   - check__lower_acmp97_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 340200 ) N ;
   - check__lower_acmp97_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 43740 330300 ) FS ;
   - check__lower_acmp97_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 32940 330300 ) FS ;
   - check__lower_acmp97_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22140 351900 ) FS ;
   - check__lower_acmp97_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 340200 ) N ;
   - check__lower_acmp97_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 33480 372600 ) FS ;
   - check__lower_acmp97_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 92880 372600 ) FS ;
   - check__lower_acmp97_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 63180 372600 ) FS ;
   - check__lower_acmp97_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 46980 372600 ) FS ;
   - check__lower_acmp97_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 372600 ) FS ;
   - check__lower_acmp97_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 39960 372600 ) FS ;
   - check__lower_acmp97_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 71280 372600 ) FS ;
   - check__lower_acmp97_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 55080 372600 ) FS ;
   - check__lower_acmp97_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 363420 374400 ) FS ;
   - check__lower_acmp97_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 359640 341100 ) N ;
   - check__lower_acmp97_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 353160 310500 ) FS ;
   - check__lower_acmp97_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 331020 362700 ) N ;
   - check__lower_acmp97_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 329400 374400 ) FS ;
   - check__lower_acmp97_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 273780 374400 ) FS ;
   - check__lower_acmp97_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 259740 362700 ) N ;
   - check__lower_acmp97_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 239220 353700 ) FS ;
   - check__lower_acmp97_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 111240 362700 ) N ;
   - check__lower_acmp123_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 318600 ) N ;
   - check__lower_acmp123_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 330300 ) FS ;
   - check__lower_acmp123_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19440 330300 ) FS ;
   - check__lower_acmp123_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 318600 ) N ;
   - check__lower_acmp123_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 318600 ) N ;
   - check__lower_acmp123_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 318600 ) N ;
   - check__lower_acmp123_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23220 330300 ) FS ;
   - check__lower_acmp123_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 330300 ) FS ;
   - check__lower_acmp123_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 88560 354600 ) FS ;
   - check__lower_acmp123_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 86400 363600 ) N ;
   - check__lower_acmp123_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 233280 363600 ) N ;
   - check__lower_acmp123_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203580 375300 ) FS ;
   - check__lower_acmp123_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 243540 361800 ) N ;
   - check__lower_acmp123_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 233280 375300 ) FS ;
   - check__lower_acmp123_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 205200 361800 ) N ;
   - check__lower_acmp123_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 228960 363600 ) N ;
   - check__lower_acmp123_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 224640 363600 ) N ;
   - check__lower_acmp123_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 219780 363600 ) N ;
   - check__lower_acmp123_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 235980 375300 ) FS ;
   - check__lower_acmp123_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 375300 ) FS ;
   - check__lower_acmp123_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 240300 363600 ) N ;
   - check__lower_acmp123_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 237060 363600 ) N ;
   - check__lower_acmp123_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 345060 340200 ) N ;
   - check__lower_acmp123_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 347760 353700 ) FS ;
   - check__lower_acmp123_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 354240 342000 ) N ;
   - check__lower_acmp123_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 340200 333000 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 338580 286200 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 336960 297900 ) N ;
   - check__lower_acmp123_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 335880 289800 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 334260 298800 ) N ;
   - check__lower_acmp123_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 317520 297000 ) N ;
   - check__lower_acmp123_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 320220 310500 ) FS ;
   - check__lower_acmp123_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 314280 298800 ) N ;
   - check__lower_acmp123_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 320220 320400 ) N ;
   - check__lower_acmp123_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 311580 318600 ) N ;
   - check__lower_acmp123_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 313200 332100 ) FS ;
   - check__lower_acmp123_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 307800 320400 ) N ;
   - check__lower_acmp123_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 311040 342000 ) N ;
   - check__lower_acmp123_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 309960 351000 ) FS ;
   - check__lower_acmp123_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 318600 353700 ) FS ;
   - check__lower_acmp123_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 307260 342000 ) N ;
   - check__lower_acmp123_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 294840 354600 ) FS ;
   - check__lower_acmp123_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 280260 340200 ) N ;
   - check__lower_acmp123_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 287280 353700 ) FS ;
   - check__lower_acmp123_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 275400 342000 ) N ;
   - check__lower_acmp123_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 288900 342000 ) N ;
   - check__lower_acmp123_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 286200 318600 ) N ;
   - check__lower_acmp123_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 288900 332100 ) FS ;
   - check__lower_acmp123_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 296460 333000 ) FS ;
   - check__lower_acmp123_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 285120 333000 ) FS ;
   - check__lower_acmp123_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 256500 318600 ) N ;
   - check__lower_acmp123_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 254880 332100 ) FS ;
   - check__lower_acmp123_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 221400 320400 ) N ;
   - check__lower_acmp123_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 251100 333000 ) FS ;
   - check__lower_acmp123_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 98280 363600 ) N ;
   - check__lower_acmp123_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 93420 362700 ) N ;
   - check__lower_acmp123_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 335340 353700 ) FS ;
   - check__lower_acmp123_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 333720 310500 ) FS ;
   - check__lower_acmp123_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 324540 319500 ) N ;
   - check__lower_acmp123_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 301320 332100 ) FS ;
   - check__lower_acmp123_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 299160 353700 ) FS ;
   - check__lower_acmp123_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 277020 353700 ) FS ;
   - check__lower_acmp123_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 275400 332100 ) FS ;
   - check__lower_acmp123_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 241380 332100 ) FS ;
   - check__lower_acmp123_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 346680 363600 ) N ;
   - check__lower_acmp123_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 88560 362700 ) N ;
   - check__lower_acmp123_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 85320 340200 ) N ;
   - check__lower_acmp123_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 36180 308700 ) FS ;
   - check__lower_acmp123_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25920 318600 ) N ;
   - check__lower_acmp123_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 14040 308700 ) FS ;
   - check__lower_acmp123_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25380 308700 ) FS ;
   - check__lower_acmp123_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41040 297000 ) N ;
   - check__lower_acmp123_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30780 308700 ) FS ;
   - check__lower_acmp123_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31860 318600 ) N ;
   - check__lower_acmp123_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19980 308700 ) FS ;
   - check__lower_acmp123_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30240 340200 ) N ;
   - check__lower_acmp123_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 79380 361800 ) N ;
   - check__lower_acmp123_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 36180 361800 ) N ;
   - check__lower_acmp123_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 351900 ) FS ;
   - check__lower_acmp123_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25920 340200 ) N ;
   - check__lower_acmp123_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 351900 ) FS ;
   - check__lower_acmp123_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 59940 361800 ) N ;
   - check__lower_acmp123_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41040 351900 ) FS ;
   - check__lower_acmp123_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 363420 353700 ) FS ;
   - check__lower_acmp123_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 346140 297900 ) N ;
   - check__lower_acmp123_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 308340 310500 ) FS ;
   - check__lower_acmp123_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 321840 332100 ) FS ;
   - check__lower_acmp123_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 315900 362700 ) N ;
   - check__lower_acmp123_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286200 362700 ) N ;
   - check__lower_acmp123_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 292680 341100 ) N ;
   - check__lower_acmp123_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 261900 332100 ) FS ;
   - check__lower_acmp123_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 95040 353700 ) FS ;
   - check__lower_ainv_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 170100 319500 ) N ;
   - check__lower_ainv_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149580 333000 ) FS ;
   - check__lower_ainv_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 109080 342000 ) N ;
   - check__lower_ainv_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 154980 333000 ) FS ;
   - check__lower_ainv_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 134460 333000 ) FS ;
   - check__lower_ainv_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 118260 340200 ) N ;
   - check__lower_ainv_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 144720 333000 ) FS ;
   - check__lower_ainv_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 140400 333000 ) FS ;
   - check__lower_ainv_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 137160 333000 ) FS ;
   - check__lower_ainv_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 132300 333000 ) FS ;
   - check__lower_ainv_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 129600 333000 ) FS ;
   - check__lower_ainv_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 151200 320400 ) N ;
   - check__lower_ainv_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 130680 342000 ) N ;
   - check__lower_ainv_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 43740 340200 ) N ;
   - check__lower_ainv_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 67500 340200 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 64800 318600 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 80460 351900 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 63720 340200 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 58320 330300 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 63180 308700 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 59400 318600 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 66960 351900 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 59940 340200 ) N ;
   - check__lower_ainv_aelem__c_ac1_acx0 _0_0cell_0_0g0n1na_01ax0 
      + SOURCE NETLIST 
      + PLACED ( 72360 341100 ) N ;
   - check__lower_ainv_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 73980 355500 ) FS ;
   - check__lower_ainv_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39960 342000 ) N ;
   - check__lower_ainv_ain _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 178200 333000 ) FS ;
   - check__lower_asrcNeg97_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 369360 342000 ) N ;
   - check__lower_asrcNeg97_asetGND3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 341820 363600 ) N ;
   - check__lower_asrcNeg97_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 282420 382500 ) N ;
   - check__lower_asrcNeg97_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 269460 363600 ) N ;
   - check__lower_asrcNeg97_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 355500 ) FS ;
   - check__lower_asrcNeg97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 106920 375300 ) FS ;
   - check__lower_asrcNeg97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 369360 382500 ) N ;
   - check__lower_asrcNeg97_asetGND4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 340740 382500 ) N ;
   - check__lower_asrcNeg97_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 363960 312300 ) FS ;
   - check__lower_acp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 263520 375300 ) FS ;
   - check__lower_acp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 230580 375300 ) FS ;
   - check__lower_acp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 250020 361800 ) N ;
   - check__lower_acp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 251100 375300 ) FS ;
   - check__lower_acp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 241380 375300 ) FS ;
   - check__lower_acp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 259740 375300 ) FS ;
   - check__lower_acp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 256500 375300 ) FS ;
   - check__lower_acp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 253800 375300 ) FS ;
   - check__lower_acp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 254340 382500 ) N ;
   - check__lower_acp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 248400 375300 ) FS ;
   - check__lower_acp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 256500 363600 ) N ;
   - check__lower_acp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 245700 375300 ) FS ;
   - check__lower_acp_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 187920 362700 ) N ;
   - check__lower_acp_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 175500 375300 ) FS ;
   - check__lower_acp_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180360 375300 ) FS ;
   - check__lower_acp_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 325080 297900 ) N ;
   - check__lower_acp_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 326700 288900 ) FS ;
   - check__lower_acp_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 306720 288900 ) FS ;
   - check__lower_acp_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 304020 297900 ) N ;
   - check__lower_acp_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 293760 319500 ) N ;
   - check__lower_acp_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 275940 319500 ) N ;
   - check__lower_acp_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 265140 319500 ) N ;
   - check__lower_acp_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 254340 310500 ) FS ;
   - check__lower_acp_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 169020 375300 ) FS ;
   - check__lower_acp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 129060 361800 ) N ;
   - check__lower_acp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 163620 372600 ) FS ;
   - check__lower_acp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 151740 372600 ) FS ;
   - check__lower_acp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 138240 372600 ) FS ;
   - check__lower_acp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 124200 361800 ) N ;
   - check__lower_acp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 134460 361800 ) N ;
   - check__lower_acp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 157680 372600 ) FS ;
   - check__lower_acp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 145260 372600 ) FS ;
   - check__lower_acp_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 185760 375300 ) FS ;
   - check__lower_acp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 176040 362700 ) N ;
   - check__lower_acp_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198180 363600 ) N ;
   - sink__ctrl__lower_an _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 192240 226800 ) FS ;
   - sink__ctrl__lower_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192780 235800 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 209520 214200 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 213840 247500 ) FS ;
   - copy__ctrl__shift__splits_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 219240 212400 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 205740 226800 ) FS ;
   - copy__ctrl__shift__splits_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 223020 226800 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203040 214200 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 200340 214200 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 205740 214200 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 209520 226800 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 213840 226800 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 213840 214200 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218160 226800 ) FS ;
   - copy__ctrl__shift__splits_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 225180 247500 ) FS ;
   - copy__ctrl__shift__splits_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 239220 247500 ) FS ;
   - copy__ctrl__shift__splits_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 197100 256500 ) N ;
   - copy__ctrl__shift__splits_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 228420 213300 ) N ;
   - copy__ctrl__shift__splits_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 245700 234000 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 197100 224100 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 209520 254700 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 208980 244800 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 205740 234000 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198720 234000 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 201420 224100 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203580 244800 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 212220 234000 ) N ;
   - copy__ctrl__shift__splits_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 183060 254700 ) N ;
   - copy__ctrl__shift__splits_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 217620 246600 ) FS ;
   - copy__ctrl__shift__splits_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226800 256500 ) N ;
   - merge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 230580 190800 ) N ;
   - merge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 209520 182700 ) FS ;
   - merge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 228420 182700 ) FS ;
   - merge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 230040 169200 ) N ;
   - merge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 224640 161100 ) FS ;
   - merge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 208980 147600 ) N ;
   - merge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 218160 147600 ) N ;
   - merge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 212760 161100 ) FS ;
   - merge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353700 104400 ) N ;
   - merge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 267300 202500 ) FS ;
   - merge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 335340 159300 ) FS ;
   - merge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353700 126000 ) N ;
   - merge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 356400 94500 ) FS ;
   - merge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353160 116100 ) FS ;
   - merge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 300240 169200 ) N ;
   - merge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 345060 137700 ) FS ;
   - merge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244620 256500 ) N ;
   - merge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 253800 247500 ) FS ;
   - merge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 239220 234000 ) N ;
   - merge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243000 269100 ) FS ;
   - merge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 247320 247500 ) FS ;
   - merge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 261900 256500 ) N ;
   - merge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 256500 256500 ) N ;
   - merge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246240 269100 ) FS ;
   - merge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 240300 269100 ) FS ;
   - merge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 240840 256500 ) N ;
   - merge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243000 247500 ) FS ;
   - merge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 237600 256500 ) N ;
   - merge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217620 183600 ) FS ;
   - merge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 221400 191700 ) N ;
   - merge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 200880 182700 ) FS ;
   - merge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 219780 182700 ) FS ;
   - merge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 220320 170100 ) N ;
   - merge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 228420 148500 ) N ;
   - merge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 199260 148500 ) N ;
   - merge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 213300 139500 ) FS ;
   - merge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 207360 170100 ) N ;
   - merge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 236520 183600 ) FS ;
   - merge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 256500 183600 ) FS ;
   - merge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 251640 190800 ) N ;
   - merge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 245700 190800 ) N ;
   - merge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 296460 171000 ) N ;
   - merge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 289980 170100 ) N ;
   - merge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 249480 192600 ) N ;
   - merge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 215460 192600 ) N ;
   - merge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 207360 162000 ) FS ;
   - merge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226260 205200 ) FS ;
   - merge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 240840 191700 ) N ;
   - merge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 257040 192600 ) N ;
   - merge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 241380 182700 ) FS ;
   - merge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 233280 140400 ) FS ;
   - merge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198720 183600 ) FS ;
   - merge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 261900 182700 ) FS ;
   - merge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 207900 140400 ) FS ;
   - merge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 192600 ) N ;
   - merge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203040 140400 ) FS ;
   - merge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 365580 29700 ) FS ;
   - merge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359100 82800 ) N ;
   - merge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 362340 61200 ) N ;
   - merge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 365580 51300 ) FS ;
   - merge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 365580 18000 ) N ;
   - merge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 365040 39600 ) N ;
   - merge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 360720 72900 ) FS ;
   - merge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359640 51300 ) FS ;
   - merge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 251100 202500 ) FS ;
   - merge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 230580 244800 ) FS ;
   - merge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 234900 234000 ) N ;
   - merge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 241380 212400 ) N ;
   - merge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 259200 202500 ) FS ;
   - merge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 243000 202500 ) FS ;
   - merge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 230040 234000 ) N ;
   - merge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 240300 224100 ) FS ;
   - merge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217080 171000 ) N ;
   - merge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218700 192600 ) N ;
   - merge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 232740 205200 ) FS ;
   - merge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 259200 191700 ) N ;
   - ctrl__lower__copy_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 137700 298800 ) N ;
   - ctrl__lower__copy_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 119340 311400 ) FS ;
   - ctrl__lower__copy_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 142020 297000 ) N ;
   - ctrl__lower__copy_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 129060 298800 ) N ;
   - ctrl__lower__copy_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 121500 297000 ) N ;
   - ctrl__lower__copy_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 135540 298800 ) N ;
   - ctrl__lower__copy_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 133380 298800 ) N ;
   - ctrl__lower__copy_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 131220 298800 ) N ;
   - ctrl__lower__copy_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 133380 311400 ) FS ;
   - ctrl__lower__copy_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 135540 311400 ) FS ;
   - ctrl__lower__copy_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 139860 298800 ) N ;
   - ctrl__lower__copy_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 137700 311400 ) FS ;
   - ctrl__lower__copy_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 101520 297900 ) N ;
   - ctrl__lower__copy_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 112860 298800 ) N ;
   - ctrl__lower__copy_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 140940 289800 ) FS ;
   - ctrl__lower__copy_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147420 297900 ) N ;
   - ctrl__lower__copy_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 125280 297000 ) N ;
   - ctrl__lower__copy_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 133380 254700 ) N ;
   - ctrl__lower__copy_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 115020 297000 ) N ;
   - ctrl__lower__copy_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 131760 287100 ) FS ;
   - ctrl__lower__copy_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 147960 276300 ) N ;
   - ctrl__lower__copy_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 162540 254700 ) N ;
   - ctrl__lower__copy_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 138780 266400 ) FS ;
   - ctrl__lower__copy_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 118260 297000 ) N ;
   - ctrl__lower__copy_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 140400 276300 ) N ;
   - ctrl__lower__copy_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 155520 276300 ) N ;
   - ctrl__lower__copy_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 106380 297900 ) N ;
   - ctrl__lower__copy_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 99360 298800 ) N ;
   - cp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 145800 247500 ) FS ;
   - cp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167940 235800 ) N ;
   - cp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 153900 234000 ) N ;
   - cp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 140400 247500 ) FS ;
   - cp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 161460 234000 ) N ;
   - cp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 143100 247500 ) FS ;
   - cp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 138240 247500 ) FS ;
   - cp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136080 247500 ) FS ;
   - cp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 148500 247500 ) FS ;
   - cp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 151200 247500 ) FS ;
   - cp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149580 235800 ) N ;
   - cp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 247500 ) FS ;
   - cp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 163620 226800 ) FS ;
   - cp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198180 214200 ) N ;
   - cp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 137160 235800 ) N ;
   - cp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 156060 246600 ) FS ;
   - cp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 248940 212400 ) N ;
   - cp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 177660 180900 ) FS ;
   - cp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194940 212400 ) N ;
   - cp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 202500 ) FS ;
   - cp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 189540 190800 ) N ;
   - cp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 173880 169200 ) N ;
   - cp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 187920 180900 ) FS ;
   - cp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199800 202500 ) FS ;
   - cp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 195480 190800 ) N ;
   - cp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 131760 234000 ) N ;
   - cp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 169560 225900 ) FS ;
   - cp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 177660 226800 ) FS ;
   - case__split_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 143640 256500 ) N ;
   - case__split_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 157140 269100 ) FS ;
   - case__split_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 151200 254700 ) N ;
   - case__split_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 147420 269100 ) FS ;
   - case__split_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 157680 254700 ) N ;
   - case__split_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 139320 256500 ) N ;
   - case__split_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 142560 269100 ) FS ;
   - case__split_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 145260 269100 ) FS ;
   - case__split_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149580 269100 ) FS ;
   - case__split_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 151740 269100 ) FS ;
   - case__split_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 147420 256500 ) N ;
   - case__split_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 154440 269100 ) FS ;
   - case__split_actrl__latch_anx _0_0std_0_0cells_0_0NOR2X2 
      + SOURCE NETLIST 
      + PLACED ( 190620 212400 ) N ;
   - case__split_actrl__latch_al _0_0std_0_0cells_0_0LATCHINV 
      + SOURCE NETLIST 
      + PLACED ( 179820 212400 ) N ;
   - case__split_adata__latch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 166860 255600 ) N ;
   - case__split_aelem__c_aandR2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 173880 212400 ) N ;
   - case__split_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 165780 247500 ) FS ;
   - case__split_aelem__c_aa3 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 173340 247500 ) FS ;
   - case__split_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 172800 234000 ) N ;
   - case__split_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 179820 234000 ) N ;
   - case__split_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 183600 276300 ) N ;
   - case__split_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 187920 254700 ) N ;
   - case__split_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 190080 244800 ) FS ;
   - case__split_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 181440 224100 ) FS ;
   - case__split_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 186300 234000 ) N ;
   - case__split_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 186300 266400 ) FS ;
   - case__split_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 192240 254700 ) N ;
   - case__split_aelem__c_actrl__inv _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187920 214200 ) N ;
   - case__split_aelem__c_aandR1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 185760 226800 ) FS ;
   - case__split_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 180900 246600 ) FS ;
   - case__split_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 179820 256500 ) N ;
   - case__split_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 176580 256500 ) N ;
   - case__split_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 196020 247500 ) FS ;
   - post_aadderLeft_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37260 234000 ) N ;
   - post_aadderLeft_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23220 244800 ) FS ;
   - post_aadderLeft_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 234000 ) N ;
   - post_aadderLeft_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 26460 234000 ) N ;
   - post_aadderLeft_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 42660 234000 ) N ;
   - post_aadderLeft_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31860 234000 ) N ;
   - post_aadderLeft_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 29160 244800 ) FS ;
   - post_aadderLeft_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 234000 ) N ;
   - post_aadderLeft_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 64260 256500 ) N ;
   - post_aadderLeft_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 278100 ) N ;
   - post_aadderLeft_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 52920 183600 ) FS ;
   - post_aadderLeft_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 34560 247500 ) FS ;
   - post_aadderLeft_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 58860 190800 ) N ;
   - post_aadderLeft_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44280 183600 ) FS ;
   - post_aadderLeft_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 39960 226800 ) FS ;
   - post_aadderLeft_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50220 183600 ) FS ;
   - post_aadderLeft_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 47520 183600 ) FS ;
   - post_aadderLeft_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 41580 183600 ) FS ;
   - post_aadderLeft_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50760 192600 ) N ;
   - post_aadderLeft_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55080 192600 ) N ;
   - post_aadderLeft_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55620 183600 ) FS ;
   - post_aadderLeft_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 53460 205200 ) FS ;
   - post_aadderLeft_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 117180 223200 ) FS ;
   - post_aadderLeft_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 120420 234900 ) N ;
   - post_aadderLeft_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 140940 214200 ) N ;
   - post_aadderLeft_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 113400 226800 ) FS ;
   - post_aadderLeft_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 115560 201600 ) FS ;
   - post_aadderLeft_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 117720 213300 ) N ;
   - post_aadderLeft_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 124740 205200 ) FS ;
   - post_aadderLeft_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 110160 205200 ) FS ;
   - post_aadderLeft_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 106380 180000 ) FS ;
   - post_aadderLeft_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 98820 182700 ) FS ;
   - post_aadderLeft_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 114480 183600 ) FS ;
   - post_aadderLeft_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 113940 171000 ) N ;
   - post_aadderLeft_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 116100 147600 ) N ;
   - post_aadderLeft_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 108000 148500 ) N ;
   - post_aadderLeft_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 115560 162000 ) FS ;
   - post_aadderLeft_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 106380 140400 ) FS ;
   - post_aadderLeft_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 97200 115200 ) FS ;
   - post_aadderLeft_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 97740 126900 ) N ;
   - post_aadderLeft_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 105300 127800 ) N ;
   - post_aadderLeft_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 96120 106200 ) N ;
   - post_aadderLeft_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 85860 93600 ) FS ;
   - post_aadderLeft_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 78840 96300 ) FS ;
   - post_aadderLeft_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 93960 97200 ) FS ;
   - post_aadderLeft_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 76680 106200 ) N ;
   - post_aadderLeft_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 58320 115200 ) FS ;
   - post_aadderLeft_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 52920 126900 ) N ;
   - post_aadderLeft_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 71820 127800 ) N ;
   - post_aadderLeft_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 50220 140400 ) FS ;
   - post_aadderLeft_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 39960 136800 ) FS ;
   - post_aadderLeft_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 40500 148500 ) N ;
   - post_aadderLeft_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 46980 140400 ) FS ;
   - post_aadderLeft_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 35100 149400 ) N ;
   - post_aadderLeft_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 51840 278100 ) N ;
   - post_aadderLeft_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 66420 269100 ) FS ;
   - post_aadderLeft_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 103680 225900 ) FS ;
   - post_aadderLeft_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 104760 213300 ) N ;
   - post_aadderLeft_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 91260 191700 ) N ;
   - post_aadderLeft_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 96660 148500 ) N ;
   - post_aadderLeft_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 86940 117900 ) FS ;
   - post_aadderLeft_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 68040 96300 ) FS ;
   - post_aadderLeft_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 60480 126900 ) N ;
   - post_aadderLeft_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 30780 139500 ) FS ;
   - post_aadderLeft_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 124200 248400 ) FS ;
   - post_aadderLeft_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 42660 269100 ) FS ;
   - post_aadderLeft_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 68580 254700 ) N ;
   - post_aadderLeft_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 244800 ) FS ;
   - post_aadderLeft_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30780 266400 ) FS ;
   - post_aadderLeft_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19980 254700 ) N ;
   - post_aadderLeft_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 10800 254700 ) N ;
   - post_aadderLeft_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17280 244800 ) FS ;
   - post_aadderLeft_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 244800 ) FS ;
   - post_aadderLeft_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24300 254700 ) N ;
   - post_aadderLeft_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15660 254700 ) N ;
   - post_aadderLeft_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 125280 225900 ) FS ;
   - post_aadderLeft_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 127980 213300 ) N ;
   - post_aadderLeft_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 101520 191700 ) N ;
   - post_aadderLeft_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 119880 161100 ) FS ;
   - post_aadderLeft_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 105840 117900 ) FS ;
   - post_aadderLeft_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83160 105300 ) N ;
   - post_aadderLeft_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 32940 126900 ) N ;
   - post_aadderLeft_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 31860 161100 ) FS ;
   - post_aadderLeft_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 53460 255600 ) N ;
   - post_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 129060 204300 ) FS ;
   - post_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 124740 190800 ) N ;
   - post_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 118260 182700 ) FS ;
   - post_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 105840 161100 ) FS ;
   - post_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 124740 126000 ) N ;
   - post_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 86940 126000 ) N ;
   - post_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 76140 126000 ) N ;
   - post_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 49140 147600 ) N ;
   - post_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 183600 190800 ) N ;
   - post_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 144720 234000 ) N ;
   - post_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 159300 224100 ) FS ;
   - post_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 181440 202500 ) FS ;
   - post_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 183060 180900 ) FS ;
   - post_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 177660 190800 ) N ;
   - post_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 149040 224100 ) FS ;
   - post_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 160380 212400 ) N ;
   - post_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 165240 214200 ) N ;
   - post_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 140940 235800 ) N ;
   - post_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 152820 205200 ) FS ;
   - post_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171180 214200 ) N ;
   - post_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 143640 226800 ) FS ;
   - post_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 168480 214200 ) N ;
   - post_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 173340 205200 ) FS ;
   - post_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 177120 205200 ) FS ;
   - post_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 156600 214200 ) N ;
   - post_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 152280 214200 ) N ;
   - post_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159300 205200 ) FS ;
   - post_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 146880 214200 ) N ;
   - post_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 199260 171000 ) N ;
   - post_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 143100 204300 ) FS ;
   - post_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 163080 204300 ) FS ;
   - post_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 161460 191700 ) N ;
   - post_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 166860 182700 ) FS ;
   - post_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 152280 148500 ) N ;
   - post_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 151200 161100 ) FS ;
   - post_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 162000 161100 ) FS ;
   - post_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 160380 170100 ) N ;
   - post_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 86400 234900 ) N ;
   - post_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 81000 234900 ) N ;
   - post_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 93420 247500 ) FS ;
   - post_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 186840 205200 ) FS ;
   - post_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 47520 235800 ) N ;
   - post_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 69120 234900 ) N ;
   - post_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 139860 226800 ) FS ;
   - post_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 66420 247500 ) FS ;
   - post_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 193860 162000 ) FS ;
   - post_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 100440 247500 ) FS ;
   - post_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 75600 247500 ) FS ;
   - post_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 83700 247500 ) FS ;
   - post_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 91800 234900 ) N ;
   - post_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 202500 162000 ) FS ;
   - post_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192240 183600 ) FS ;
   - post_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 73980 234900 ) N ;
   - post_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198180 162000 ) FS ;
   - post_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 81000 247500 ) FS ;
   - post_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 172800 162000 ) FS ;
   - post_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 219240 202500 ) FS ;
   - post_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 180900 169200 ) N ;
   - post_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 169200 ) N ;
   - post_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 206280 202500 ) FS ;
   - post_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 210600 190800 ) N ;
   - post_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 212760 202500 ) FS ;
   - post_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 187380 169200 ) N ;
   - post_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194940 180900 ) FS ;
   - post_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 102060 254700 ) N ;
   - post_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 83160 276300 ) N ;
   - post_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 102600 276300 ) N ;
   - post_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 100440 266400 ) FS ;
   - post_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 104220 244800 ) FS ;
   - post_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 93960 266400 ) FS ;
   - post_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 90180 276300 ) N ;
   - post_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 106920 266400 ) FS ;
   - post_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203580 171000 ) N ;
   - post_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 201420 192600 ) N ;
   - post_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 86940 247500 ) FS ;
   - post_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 69660 247500 ) FS ;
   - post_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 27540 266400 ) FS ;
   - post_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 297000 ) N ;
   - post_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 287100 ) FS ;
   - post_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 276300 ) N ;
   - post_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37800 266400 ) FS ;
   - post_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17820 266400 ) FS ;
   - post_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 287100 ) FS ;
   - post_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9720 276300 ) N ;
   - post_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 57240 214200 ) N ;
   - post_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 71820 226800 ) FS ;
   - post_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 68040 212400 ) N ;
   - post_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 46440 214200 ) N ;
   - post_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 75600 212400 ) N ;
   - post_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54540 214200 ) N ;
   - post_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49140 214200 ) N ;
   - post_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 43200 214200 ) N ;
   - post_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 51840 214200 ) N ;
   - post_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 60480 214200 ) N ;
   - post_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 58860 205200 ) FS ;
   - post_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 64260 214200 ) N ;
   - post_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49140 247500 ) FS ;
   - post_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39420 214200 ) N ;
   - post_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 45360 226800 ) FS ;
   - post_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50760 256500 ) N ;
   - post_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 51840 225900 ) FS ;
   - post_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 115020 191700 ) N ;
   - post_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 119880 170100 ) N ;
   - post_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 103140 170100 ) N ;
   - post_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 76680 117900 ) FS ;
   - post_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 90720 83700 ) N ;
   - post_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 81000 83700 ) N ;
   - post_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 69120 83700 ) N ;
   - post_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 66420 117900 ) FS ;
   - post_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 43740 247500 ) FS ;
   - post_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 83160 255600 ) N ;
   - post_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 49680 269100 ) FS ;
   - post_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 81000 269100 ) FS ;
   - post_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 308700 ) FS ;
   - post_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 254700 ) N ;
   - post_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21060 266400 ) FS ;
   - post_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23220 297000 ) N ;
   - post_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 297000 ) N ;
   - post_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17280 297000 ) N ;
   - post_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24300 266400 ) FS ;
   - post_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17280 287100 ) FS ;
   - post_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 57780 269100 ) FS ;
   - post_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 44820 255600 ) N ;
   - post_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 52920 246600 ) FS ;
   - post_asrc97_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 82620 227700 ) FS ;
   - post_asrc97_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 63180 184500 ) FS ;
   - post_asrc97_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 91800 149400 ) N ;
   - post_asrc97_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 71820 162900 ) FS ;
   - post_asrc97_asetGND7 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 58860 184500 ) FS ;
   - post_asrc97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 54000 289800 ) FS ;
   - post_asrc97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 115560 235800 ) N ;
   - post_asrc97_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 82080 171000 ) N ;
   - post_asrc97_asetGND2 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 64800 206100 ) FS ;
   - post_acp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 120960 269100 ) FS ;
   - post_acp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 132840 269100 ) FS ;
   - post_acp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 124200 254700 ) N ;
   - post_acp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 125820 278100 ) N ;
   - post_acp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 127980 269100 ) FS ;
   - post_acp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 117180 269100 ) FS ;
   - post_acp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 112860 269100 ) FS ;
   - post_acp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 122040 278100 ) N ;
   - post_acp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 130140 278100 ) N ;
   - post_acp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 135000 278100 ) N ;
   - post_acp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 124740 269100 ) FS ;
   - post_acp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136080 269100 ) FS ;
   - post_acp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 153360 226800 ) FS ;
   - post_acp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 110700 256500 ) N ;
   - post_acp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 117720 256500 ) N ;
   - post_acp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 127440 246600 ) FS ;
   - post_acp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 92880 254700 ) N ;
   - post_acp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 96660 276300 ) N ;
   - post_acp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 112860 276300 ) N ;
   - post_acp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 117180 276300 ) N ;
   - post_acp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 112860 287100 ) FS ;
   - post_acp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 86940 266400 ) FS ;
   - post_acp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 103140 287100 ) FS ;
   - post_acp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 108000 276300 ) N ;
   - post_acp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 122580 287100 ) FS ;
   - post_acp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 112320 247500 ) FS ;
   - post_acp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 117180 246600 ) FS ;
   - post_acp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 172800 192600 ) N ;
   - post_aadderRight_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 40500 254700 ) N ;
   - post_aadderRight_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21060 276300 ) N ;
   - post_aadderRight_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 32940 276300 ) N ;
   - post_aadderRight_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 32400 254700 ) N ;
   - post_aadderRight_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 38880 244800 ) FS ;
   - post_aadderRight_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 36180 254700 ) N ;
   - post_aadderRight_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 27000 276300 ) N ;
   - post_aadderRight_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34020 266400 ) FS ;
   - post_aadderRight_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 75060 269100 ) FS ;
   - post_aadderRight_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 60480 289800 ) FS ;
   - post_aadderRight_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 66960 226800 ) FS ;
   - post_aadderRight_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 61020 256500 ) N ;
   - post_aadderRight_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 63720 234000 ) N ;
   - post_aadderRight_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 57240 235800 ) N ;
   - post_aadderRight_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 61020 247500 ) FS ;
   - post_aadderRight_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 64260 226800 ) FS ;
   - post_aadderRight_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 61560 226800 ) FS ;
   - post_aadderRight_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 59400 235800 ) N ;
   - post_aadderRight_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54540 235800 ) N ;
   - post_aadderRight_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 51300 235800 ) N ;
   - post_aadderRight_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 69660 226800 ) FS ;
   - post_aadderRight_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 61560 235800 ) N ;
   - post_aadderRight_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 96660 223200 ) FS ;
   - post_aadderRight_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 98820 234900 ) N ;
   - post_aadderRight_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 98820 214200 ) N ;
   - post_aadderRight_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 93960 226800 ) FS ;
   - post_aadderRight_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 89100 212400 ) N ;
   - post_aadderRight_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 81540 213300 ) N ;
   - post_aadderRight_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 104220 205200 ) FS ;
   - post_aadderRight_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 84780 205200 ) FS ;
   - post_aadderRight_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 83160 190800 ) N ;
   - post_aadderRight_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 76140 191700 ) N ;
   - post_aadderRight_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 93960 183600 ) FS ;
   - post_aadderRight_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 79920 183600 ) FS ;
   - post_aadderRight_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 86940 169200 ) N ;
   - post_aadderRight_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 85320 182700 ) FS ;
   - post_aadderRight_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 99360 171000 ) N ;
   - post_aadderRight_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 95580 171000 ) N ;
   - post_aadderRight_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 97740 158400 ) FS ;
   - post_aadderRight_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 90720 161100 ) FS ;
   - post_aadderRight_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 110160 140400 ) FS ;
   - post_aadderRight_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 86400 162000 ) FS ;
   - post_aadderRight_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 83700 136800 ) FS ;
   - post_aadderRight_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 84240 148500 ) N ;
   - post_aadderRight_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 91800 140400 ) FS ;
   - post_aadderRight_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 68040 149400 ) N ;
   - post_aadderRight_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 63180 136800 ) FS ;
   - post_aadderRight_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 59940 148500 ) N ;
   - post_aadderRight_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 70740 140400 ) FS ;
   - post_aadderRight_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 60480 162000 ) FS ;
   - post_aadderRight_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 54000 158400 ) FS ;
   - post_aadderRight_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 51300 170100 ) N ;
   - post_aadderRight_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 51840 162000 ) FS ;
   - post_aadderRight_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 46440 171000 ) N ;
   - post_aadderRight_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 58320 278100 ) N ;
   - post_aadderRight_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 64260 277200 ) N ;
   - post_aadderRight_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 85320 225900 ) FS ;
   - post_aadderRight_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 91260 204300 ) FS ;
   - post_aadderRight_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 65880 191700 ) N ;
   - post_aadderRight_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 70740 170100 ) N ;
   - post_aadderRight_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 96120 139500 ) FS ;
   - post_aadderRight_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 73980 139500 ) FS ;
   - post_aadderRight_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 53460 139500 ) FS ;
   - post_aadderRight_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 43200 161100 ) FS ;
   - post_aadderRight_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 108540 248400 ) FS ;
   - post_aadderRight_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 65340 289800 ) FS ;
   - post_aadderRight_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 75060 254700 ) N ;
   - post_aadderRight_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 27000 287100 ) FS ;
   - post_aadderRight_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 48600 287100 ) FS ;
   - post_aadderRight_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37800 287100 ) FS ;
   - post_aadderRight_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 297000 ) N ;
   - post_aadderRight_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22140 287100 ) FS ;
   - post_aadderRight_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 29160 297000 ) N ;
   - post_aadderRight_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 43200 287100 ) FS ;
   - post_aadderRight_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 32400 287100 ) FS ;
   - post_aadderRight_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 105300 234900 ) N ;
   - post_aadderRight_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 73980 225900 ) FS ;
   - post_aadderRight_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 71820 204300 ) FS ;
   - post_aadderRight_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 68580 182700 ) FS ;
   - post_aadderRight_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 76140 161100 ) FS ;
   - post_aadderRight_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 72900 148500 ) N ;
   - post_aadderRight_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 62640 161100 ) FS ;
   - post_aadderRight_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 59400 170100 ) N ;
   - post_aadderRight_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 72900 277200 ) N ;
   - post_asrc65_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 135540 227700 ) FS ;
   - post_asrc65_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 152280 171000 ) N ;
   - post_asrc65_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 98280 98100 ) FS ;
   - post_asrc65_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 43200 127800 ) N ;
   - post_asrc65_asetGND7 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 40500 162900 ) FS ;
   - post_asrc65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 38880 276300 ) N ;
   - post_asrc65_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 127440 235800 ) N ;
   - post_asrc65_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 102060 106200 ) N ;
   - post_asrc65_asetGND2 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 111240 192600 ) N ;
   - copy__P__comparisons_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 329940 183600 ) FS ;
   - copy__P__comparisons_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 317520 247500 ) FS ;
   - copy__P__comparisons_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 329940 205200 ) FS ;
   - copy__P__comparisons_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 345060 183600 ) FS ;
   - copy__P__comparisons_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 325620 226800 ) FS ;
   - copy__P__comparisons_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 333180 183600 ) FS ;
   - copy__P__comparisons_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 336960 183600 ) FS ;
   - copy__P__comparisons_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 340740 183600 ) FS ;
   - copy__P__comparisons_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 350460 183600 ) FS ;
   - copy__P__comparisons_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 346140 192600 ) N ;
   - copy__P__comparisons_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 331020 192600 ) N ;
   - copy__P__comparisons_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 338040 205200 ) FS ;
   - copy__P__comparisons_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 224100 319500 ) N ;
   - copy__P__comparisons_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221400 342000 ) N ;
   - copy__P__comparisons_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220860 354600 ) FS ;
   - copy__P__comparisons_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 309960 234900 ) N ;
   - copy__P__comparisons_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 328320 234900 ) N ;
   - copy__P__comparisons_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 306720 225900 ) FS ;
   - copy__P__comparisons_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 288360 234900 ) N ;
   - copy__P__comparisons_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 299160 234900 ) N ;
   - copy__P__comparisons_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 288900 225900 ) FS ;
   - copy__P__comparisons_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 277020 225900 ) FS ;
   - copy__P__comparisons_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 271620 234900 ) N ;
   - copy__P__comparisons_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 216000 340200 ) N ;
   - copy__P__comparisons_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 205740 351900 ) FS ;
   - copy__P__comparisons_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 227340 330300 ) FS ;
   - copy__P__comparisons_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 234360 351900 ) FS ;
   - copy__P__comparisons_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 224100 351900 ) FS ;
   - copy__P__comparisons_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 202500 351900 ) FS ;
   - copy__P__comparisons_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 208980 351900 ) FS ;
   - copy__P__comparisons_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 231660 340200 ) N ;
   - copy__P__comparisons_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 228960 351900 ) FS ;
   - copy__P__comparisons_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 212760 361800 ) N ;
   - copy__P__comparisons_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 219780 332100 ) FS ;
   - copy__P__comparisons_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 231660 289800 ) FS ;
   - or_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 168480 288900 ) FS ;
   - or_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192240 298800 ) N ;
   - or_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 168480 311400 ) FS ;
   - or_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 160380 289800 ) FS ;
   - or_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179820 311400 ) FS ;
   - or_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 162540 297000 ) N ;
   - or_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192240 311400 ) FS ;
   - or_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187920 311400 ) FS ;
   - or_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 183600 311400 ) FS ;
   - or_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180360 320400 ) N ;
   - or_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 173340 311400 ) FS ;
   - or_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 178200 298800 ) N ;
   - or_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 170640 311400 ) FS ;
   - or_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 164700 269100 ) FS ;
   - or_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 176580 276300 ) N ;
   - or_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 196020 266400 ) FS ;
   - or_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 176040 308700 ) FS ;
   - or_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 186300 287100 ) FS ;
   - or_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 189540 276300 ) N ;
   - or_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 200880 254700 ) N ;
   - or_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 191160 266400 ) FS ;
   - or_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 180360 297000 ) N ;
   - or_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 191160 287100 ) FS ;
   - or_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 178200 268200 ) FS ;
   - or_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 147960 290700 ) FS ;
   - or_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171180 278100 ) N ;
   - or_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 171180 269100 ) FS ;
   - or_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 179280 289800 ) FS ;
   - __well_tap__0 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 19800 ) N ;
   - __well_tap__1 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 19800 ) N ;
   - __well_tap__2 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 34200 ) FS ;
   - __well_tap__3 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 34200 ) FS ;
   - __well_tap__4 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 41400 ) N ;
   - __well_tap__5 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 41400 ) N ;
   - __well_tap__6 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 55800 ) FS ;
   - __well_tap__7 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 55800 ) FS ;
   - __well_tap__8 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 63000 ) N ;
   - __well_tap__9 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 63000 ) N ;
   - __well_tap__10 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 77400 ) FS ;
   - __well_tap__11 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 77400 ) FS ;
   - __well_tap__12 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 84600 ) N ;
   - __well_tap__13 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 84600 ) N ;
   - __well_tap__14 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 99000 ) FS ;
   - __well_tap__15 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 99000 ) FS ;
   - __well_tap__16 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 106200 ) N ;
   - __well_tap__17 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 106200 ) N ;
   - __well_tap__18 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 120600 ) FS ;
   - __well_tap__19 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 120600 ) FS ;
   - __well_tap__20 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 127800 ) N ;
   - __well_tap__21 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 127800 ) N ;
   - __well_tap__22 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 142200 ) FS ;
   - __well_tap__23 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 142200 ) FS ;
   - __well_tap__24 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 149400 ) N ;
   - __well_tap__25 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 149400 ) N ;
   - __well_tap__26 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 163800 ) FS ;
   - __well_tap__27 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 163800 ) FS ;
   - __well_tap__28 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 171000 ) N ;
   - __well_tap__29 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 171000 ) N ;
   - __well_tap__30 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 185400 ) FS ;
   - __well_tap__31 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 185400 ) FS ;
   - __well_tap__32 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 192600 ) N ;
   - __well_tap__33 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 192600 ) N ;
   - __well_tap__34 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 207000 ) FS ;
   - __well_tap__35 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 207000 ) FS ;
   - __well_tap__36 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 214200 ) N ;
   - __well_tap__37 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 214200 ) N ;
   - __well_tap__38 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 228600 ) FS ;
   - __well_tap__39 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 228600 ) FS ;
   - __well_tap__40 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 235800 ) N ;
   - __well_tap__41 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 235800 ) N ;
   - __well_tap__42 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 249300 ) FS ;
   - __well_tap__43 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 249300 ) FS ;
   - __well_tap__44 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 256500 ) N ;
   - __well_tap__45 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 256500 ) N ;
   - __well_tap__46 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 270900 ) FS ;
   - __well_tap__47 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 270900 ) FS ;
   - __well_tap__48 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 278100 ) N ;
   - __well_tap__49 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 278100 ) N ;
   - __well_tap__50 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 291600 ) FS ;
   - __well_tap__51 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 291600 ) FS ;
   - __well_tap__52 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 298800 ) N ;
   - __well_tap__53 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 298800 ) N ;
   - __well_tap__54 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 313200 ) FS ;
   - __well_tap__55 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 313200 ) FS ;
   - __well_tap__56 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 320400 ) N ;
   - __well_tap__57 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 320400 ) N ;
   - __well_tap__58 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 334800 ) FS ;
   - __well_tap__59 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 334800 ) FS ;
   - __well_tap__60 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 342000 ) N ;
   - __well_tap__61 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 342000 ) N ;
   - __well_tap__62 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 356400 ) FS ;
   - __well_tap__63 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 356400 ) FS ;
   - __well_tap__64 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 363600 ) N ;
   - __well_tap__65 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 363600 ) N ;
   - __well_tap__66 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 377100 ) FS ;
   - __well_tap__67 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 377100 ) FS ;
   - __well_tap__68 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 382500 ) N ;
   - __well_tap__69 welltap_svt 
      + SOURCE USER 
      + PLACED ( 372600 382500 ) N ;
   - ppnps circuitppnp 
      + SOURCE USER 
      + COVER ( 5400 16200 ) N ;
   - npwells circuitwell 
      + SOURCE USER 
      + COVER ( 5400 16200 ) N ;
END COMPONENTS

PINS 31 ;
   - P.d[0] + NET P.d[0]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 376380 185400 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[1] + NET P.d[1]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 376380 50400 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[2] + NET P.d[2]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 376380 83700 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[3] + NET P.d[3]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 376380 117900 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[4] + NET P.d[4]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 376380 252900 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[5] + NET P.d[5]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 376380 219600 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[6] + NET P.d[6]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 376380 287100 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[7] + NET P.d[7]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 376380 321300 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.r + NET P.r
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 376380 354600 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.a + NET P.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 376380 152100 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[0] + NET K.d[0]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 58320 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[1] + NET K.d[1]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 111240 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[2] + NET K.d[2]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 93960 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[3] + NET K.d[3]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 76140 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[4] + NET K.d[4]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 23220 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[5] + NET K.d[5]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 40500 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[6] + NET K.d[6]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 164160 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[7] + NET K.d[7]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 217620 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.r + NET K.r
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 234900 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.a + NET K.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 252720 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[0] + NET C.d[0]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 305640 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[1] + NET C.d[1]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 129060 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[2] + NET C.d[2]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 287820 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[3] + NET C.d[3]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 270540 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[4] + NET C.d[4]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 323460 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[5] + NET C.d[5]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 146880 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[6] + NET C.d[6]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 199800 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[7] + NET C.d[7]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 181980 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.r + NET C.r
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 358560 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.a + NET C.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 341280 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - Reset + NET Reset
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 191160 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
END PINS

NETS 2114 ;
   - P_to_check_caps.d[0] ( check__caps_acp_al_50_6 D )  ( check__lower_acp_al_50_6 D )  ( copy__P__comparisons_al_50_6 Q )  ;
   - P_to_check_caps.d[1] ( check__caps_acp_al_51_6 D )  ( check__lower_acp_al_51_6 D )  ( copy__P__comparisons_al_51_6 Q )  ;
   - P_to_check_caps.d[2] ( check__caps_acp_al_52_6 D )  ( check__lower_acp_al_52_6 D )  ( copy__P__comparisons_al_52_6 Q )  ;
   - P_to_check_caps.d[3] ( check__caps_acp_al_53_6 D )  ( check__lower_acp_al_53_6 D )  ( copy__P__comparisons_al_53_6 Q )  ;
   - P_to_check_caps.d[4] ( check__caps_acp_al_54_6 D )  ( check__lower_acp_al_54_6 D )  ( copy__P__comparisons_al_54_6 Q )  ;
   - P_to_check_caps.d[5] ( check__caps_acp_al_55_6 D )  ( check__lower_acp_al_55_6 D )  ( copy__P__comparisons_al_55_6 Q )  ;
   - P_to_check_caps.d[6] ( check__caps_acp_al_56_6 D )  ( check__lower_acp_al_56_6 D )  ( copy__P__comparisons_al_56_6 Q )  ;
   - P_to_check_caps.d[7] ( check__caps_acp_al_57_6 D )  ( check__lower_acp_al_57_6 D )  ( copy__P__comparisons_al_57_6 Q )  ;
   - P_to_check_caps.r ( check__caps_acp_ainv__3 A )  ( check__lower_acp_ainv__3 A )  ( copy__P__comparisons_adelay1_acx7 out )  ;
   - P_to_check_caps.a ( check__caps_acp_apulseG_ai A )  ( check__caps_acp_adelay1_acx0 in_50_6 )  ( check__caps_acp_acelem_acx0 out ) 
 ( copy__P__comparisons_anor__2 B )  ;
   - ctrl_capital.d[0] ( check__caps_aand_alatch Q )  ( or_aor A )  ;
   - ctrl_capital.r ( check__caps_aand_aelem__c_adelay_acx7 out )  ( or_aelem__c_aa1 B )  ;
   - ctrl_capital.a ( check__caps_aand_aelem__c_an1 B )  ( ctrl__lower__copy_anor__2 B )  ( or_apulseG_ai A ) 
 ( or_aelem__c_adelay_acx0 in_50_6 )  ( or_aelem__c_ac1_acx1 out )  ;
   - Reset ( PIN Reset )  ( check__caps_acmp65_apulseG_anor A )  ( check__caps_acmp65_aor__l1 A ) 
 ( check__caps_acmp65_aor__l2 A )  ( check__caps_acmp65_anor A )  ( check__caps_asrcNeg91_anor A )  ( check__caps_aand_apulseG_anor A ) 
 ( check__caps_aand_aelem__c_an1 A )  ( check__caps_aand_aelem__c_ai1 A )  ( check__caps_acmp91_apulseG_anor A )  ( check__caps_acmp91_aor__l1 A ) 
 ( check__caps_acmp91_aor__l2 A )  ( check__caps_acmp91_anor A )  ( check__caps_ainv_apulseG_anor A )  ( check__caps_ainv_aelem__c_an1 A ) 
 ( check__caps_ainv_aelem__c_ai1 A )  ( check__caps_asrcNeg65_anor A )  ( check__caps_acp_apulseG_anor A )  ( check__caps_acp_aor__1 A ) 
 ( check__caps_acp_anor__2 A )  ( check__caps_acp_anor__3 A )  ( shift__split_apulseG_anor A )  ( shift__split_aor1 A ) 
 ( shift__split_anor__R A )  ( shift__split_aor2 A )  ( copy__P_apulseG_anor A )  ( copy__P_aor__1 A ) 
 ( copy__P_anor__2 A )  ( copy__P_anor__3 A )  ( copy__ctrl__shift_apulseG_anor A )  ( copy__ctrl__shift_aor__1 A ) 
 ( copy__ctrl__shift_anor__2 A )  ( copy__ctrl__shift_anor__3 A )  ( shft_acomps_apulseG_anor A )  ( shft_acomps_aor__1 A ) 
 ( shft_acomps_anor__2 A )  ( shft_acomps_anor__3 A )  ( shft_aadd__key_apulseG_anor A )  ( shft_aadd__key_aor__l1 A ) 
 ( shft_aadd__key_aor__l2 A )  ( shft_aadd__key_anor A )  ( shft_amerge_apulseG_anor A )  ( shft_amerge_aor__L1 A ) 
 ( shft_amerge_aor__Cf A )  ( shft_amerge_anor__Ra A )  ( shft_amerge_aor__L2 A )  ( shft_amerge_aor__Ct A ) 
 ( shft_asplit_apulseG_anor A )  ( shft_asplit_aor1 A )  ( shft_asplit_anor__R A )  ( shft_asplit_aor2 A ) 
 ( shft_asums_apulseG_anor A )  ( shft_asums_aor__1 A )  ( shft_asums_anor__2 A )  ( shft_asums_anor__3 A ) 
 ( shft_acomp_apulseG_anor A )  ( shft_acomp_aor__l1 A )  ( shft_acomp_aor__l2 A )  ( shft_acomp_anor A ) 
 ( shft_asrc1_anor A )  ( shft_asub_apulseG_anor A )  ( shft_asub_aor__l1 A )  ( shft_asub_aor__l2 A ) 
 ( shft_asub_anor A )  ( shft_asrc2_anor A )  ( pre_aadderLeft_apulseG_anor A )  ( pre_aadderLeft_aor__l1 A ) 
 ( pre_aadderLeft_aor__l2 A )  ( pre_aadderLeft_anor A )  ( pre_amerge_apulseG_anor A )  ( pre_amerge_aor__L1 A ) 
 ( pre_amerge_aor__Cf A )  ( pre_amerge_anor__Ra A )  ( pre_amerge_aor__L2 A )  ( pre_amerge_aor__Ct A ) 
 ( pre_asplit_apulseG_anor A )  ( pre_asplit_aor1 A )  ( pre_asplit_anor__R A )  ( pre_asplit_aor2 A ) 
 ( pre_asrc97_anor A )  ( pre_acp1_apulseG_anor A )  ( pre_acp1_aor__1 A )  ( pre_acp1_anor__2 A ) 
 ( pre_acp1_anor__3 A )  ( pre_aadderRight_apulseG_anor A )  ( pre_aadderRight_aor__l1 A )  ( pre_aadderRight_aor__l2 A ) 
 ( pre_aadderRight_anor A )  ( pre_asrc65_anor A )  ( check__lower_asrcNeg123_anor A )  ( check__lower_aand_apulseG_anor A ) 
 ( check__lower_aand_aelem__c_an1 A )  ( check__lower_aand_aelem__c_ai1 A )  ( check__lower_acmp97_apulseG_anor A )  ( check__lower_acmp97_aor__l1 A ) 
 ( check__lower_acmp97_aor__l2 A )  ( check__lower_acmp97_anor A )  ( check__lower_acmp123_apulseG_anor A )  ( check__lower_acmp123_aor__l1 A ) 
 ( check__lower_acmp123_aor__l2 A )  ( check__lower_acmp123_anor A )  ( check__lower_ainv_apulseG_anor A )  ( check__lower_ainv_aelem__c_an1 A ) 
 ( check__lower_ainv_aelem__c_ai1 A )  ( check__lower_asrcNeg97_anor A )  ( check__lower_acp_apulseG_anor A )  ( check__lower_acp_aor__1 A ) 
 ( check__lower_acp_anor__2 A )  ( check__lower_acp_anor__3 A )  ( sink__ctrl__lower_an A )  ( copy__ctrl__shift__splits_apulseG_anor A ) 
 ( copy__ctrl__shift__splits_aor__1 A )  ( copy__ctrl__shift__splits_anor__2 A )  ( copy__ctrl__shift__splits_anor__3 A )  ( merge_apulseG_anor A ) 
 ( merge_aor__L1 A )  ( merge_aor__Cf A )  ( merge_anor__Ra A )  ( merge_aor__L2 A ) 
 ( merge_aor__Ct A )  ( ctrl__lower__copy_apulseG_anor A )  ( ctrl__lower__copy_aor__1 A )  ( ctrl__lower__copy_anor__2 A ) 
 ( ctrl__lower__copy_anor__3 A )  ( cp1_apulseG_anor A )  ( cp1_aor__1 A )  ( cp1_anor__2 A ) 
 ( cp1_anor__3 A )  ( case__split_apulseG_anor A )  ( case__split_actrl__latch_anx B )  ( case__split_aelem__c_ai1 A ) 
 ( post_aadderLeft_apulseG_anor A )  ( post_aadderLeft_aor__l1 A )  ( post_aadderLeft_aor__l2 A )  ( post_aadderLeft_anor A ) 
 ( post_amerge_apulseG_anor A )  ( post_amerge_aor__L1 A )  ( post_amerge_aor__Cf A )  ( post_amerge_anor__Ra A ) 
 ( post_amerge_aor__L2 A )  ( post_amerge_aor__Ct A )  ( post_asplit_apulseG_anor A )  ( post_asplit_aor1 A ) 
 ( post_asplit_anor__R A )  ( post_asplit_aor2 A )  ( post_asrc97_anor A )  ( post_acp1_apulseG_anor A ) 
 ( post_acp1_aor__1 A )  ( post_acp1_anor__2 A )  ( post_acp1_anor__3 A )  ( post_aadderRight_apulseG_anor A ) 
 ( post_aadderRight_aor__l1 A )  ( post_aadderRight_aor__l2 A )  ( post_aadderRight_anor A )  ( post_asrc65_anor A ) 
 ( copy__P__comparisons_apulseG_anor A )  ( copy__P__comparisons_aor__1 A )  ( copy__P__comparisons_anor__2 A )  ( copy__P__comparisons_anor__3 A ) 
 ( or_apulseG_anor A )  ( or_aelem__c_an1 A )  ( or_aelem__c_ai1 A )  ;
   - P_to_split.d[0] ( shift__split_al_50_6 D )  ( copy__P_al_50_6 Q )  ( copy__P__comparisons_al_50_6 D )  ;
   - P_to_split.d[1] ( shift__split_al_51_6 D )  ( copy__P_al_51_6 Q )  ( copy__P__comparisons_al_51_6 D )  ;
   - P_to_split.d[2] ( shift__split_al_52_6 D )  ( copy__P_al_52_6 Q )  ( copy__P__comparisons_al_52_6 D )  ;
   - P_to_split.d[3] ( shift__split_al_53_6 D )  ( copy__P_al_53_6 Q )  ( copy__P__comparisons_al_53_6 D )  ;
   - P_to_split.d[4] ( shift__split_al_54_6 D )  ( copy__P_al_54_6 Q )  ( copy__P__comparisons_al_54_6 D )  ;
   - P_to_split.d[5] ( shift__split_al_55_6 D )  ( copy__P_al_55_6 Q )  ( copy__P__comparisons_al_55_6 D )  ;
   - P_to_split.d[6] ( shift__split_al_56_6 D )  ( copy__P_al_56_6 Q )  ( copy__P__comparisons_al_56_6 D )  ;
   - P_to_split.d[7] ( shift__split_al_57_6 D )  ( copy__P_al_57_6 Q )  ( copy__P__comparisons_al_57_6 D )  ;
   - P_to_split.r ( shift__split_ainv__l A )  ( copy__P_adelay1_acx7 out )  ( copy__P__comparisons_ainv__3 A )  ;
   - P_to_split.a ( shift__split_apulseG_ai A )  ( shift__split_adelay1_acx0 in_50_6 )  ( shift__split_acelem_acx0 out ) 
 ( copy__P_anor__3 B )  ( copy__ctrl__shift__splits_anor__2 B )  ;
   - ctrl_shift_to_case_split.d[0] ( shift__split_acontrolLatch D )  ( copy__ctrl__shift__splits_al_50_6 Q )  ( case__split_actrl__latch_al D )  ;
   - ctrl_shift_to_case_split.r ( shift__split_ainv__c A )  ( copy__ctrl__shift__splits_adelay1_acx7 out )  ( case__split_aelem__c_aa2 B )  ;
   - shift_split_to_merge.d[0] ( shift__split_al_50_6 Q )  ( pre_asplit_al_50_6 D )  ( merge_amux_50_6 B )  ;
   - shift_split_to_merge.d[1] ( shift__split_al_51_6 Q )  ( pre_asplit_al_51_6 D )  ( merge_amux_51_6 B )  ;
   - shift_split_to_merge.d[2] ( shift__split_al_52_6 Q )  ( pre_asplit_al_52_6 D )  ( merge_amux_52_6 B )  ;
   - shift_split_to_merge.d[3] ( shift__split_al_53_6 Q )  ( pre_asplit_al_53_6 D )  ( merge_amux_53_6 B )  ;
   - shift_split_to_merge.d[4] ( shift__split_al_54_6 Q )  ( pre_asplit_al_54_6 D )  ( merge_amux_54_6 B )  ;
   - shift_split_to_merge.d[5] ( shift__split_al_55_6 Q )  ( pre_asplit_al_55_6 D )  ( merge_amux_55_6 B )  ;
   - shift_split_to_merge.d[6] ( shift__split_al_56_6 Q )  ( pre_asplit_al_56_6 D )  ( merge_amux_56_6 B )  ;
   - shift_split_to_merge.d[7] ( shift__split_al_57_6 Q )  ( pre_asplit_al_57_6 D )  ( merge_amux_57_6 B )  ;
   - shift_split_to_preshift.r ( shift__split_aand1 Y )  ( pre_asplit_ainv__l A )  ;
   - shift_split_to_preshift.a ( shift__split_aor A )  ( pre_asplit_apulseG_ai A )  ( pre_asplit_adelay1_acx0 in_50_6 ) 
 ( pre_asplit_acelem_acx0 out )  ( pre_acp1_anor__2 B )  ;
   - shift_split_to_merge.r ( shift__split_aand2 Y )  ( merge_ainv__L2 A )  ;
   - shift_split_to_merge.a ( shift__split_aor B )  ( merge_acelem2_acx0 out )  ( merge_aor B )  ;
   - P.d[0] ( PIN P.d[0] )  ( copy__P_al_50_6 D )  ;
   - P.d[1] ( PIN P.d[1] )  ( copy__P_al_51_6 D )  ;
   - P.d[2] ( PIN P.d[2] )  ( copy__P_al_52_6 D )  ;
   - P.d[3] ( PIN P.d[3] )  ( copy__P_al_53_6 D )  ;
   - P.d[4] ( PIN P.d[4] )  ( copy__P_al_54_6 D )  ;
   - P.d[5] ( PIN P.d[5] )  ( copy__P_al_55_6 D )  ;
   - P.d[6] ( PIN P.d[6] )  ( copy__P_al_56_6 D )  ;
   - P.d[7] ( PIN P.d[7] )  ( copy__P_al_57_6 D )  ;
   - P.r ( PIN P.r )  ( copy__P_ainv__3 A )  ;
   - P.a ( PIN P.a )  ( copy__P_apulseG_ai A )  ( copy__P_adelay1_acx0 in_50_6 ) 
 ( copy__P_acelem_acx0 out )  ;
   - P_to_comparisons.a ( copy__P_anor__2 B )  ( copy__P__comparisons_apulseG_ai A )  ( copy__P__comparisons_adelay1_acx0 in_50_6 ) 
 ( copy__P__comparisons_acelem_acx0 out )  ;
   - ctrl_shift.d[0] ( copy__ctrl__shift_al_50_6 D )  ( or_alatch Q )  ;
   - ctrl_shift.r ( copy__ctrl__shift_ainv__3 A )  ( or_aelem__c_adelay_acx7 out )  ;
   - ctrl_shift.a ( copy__ctrl__shift_apulseG_ai A )  ( copy__ctrl__shift_adelay1_acx0 in_50_6 )  ( copy__ctrl__shift_acelem_acx0 out ) 
 ( or_aelem__c_an1 B )  ;
   - ctrl_shift_to_merge.d[0] ( copy__ctrl__shift_al_50_6 Q )  ( copy__ctrl__shift__splits_al_50_6 D )  ( merge_amux_50_6 S ) 
 ( merge_amux_51_6 S )  ( merge_amux_52_6 S )  ( merge_amux_53_6 S )  ( merge_amux_54_6 S ) 
 ( merge_amux_55_6 S )  ( merge_amux_56_6 S )  ( merge_amux_57_6 S )  ( merge_ainv1__Cd A ) 
 ( merge_aand1 A )  ;
   - ctrl_shift_to_merge.r ( copy__ctrl__shift_adelay1_acx7 out )  ( copy__ctrl__shift__splits_ainv__3 A )  ( merge_adelay1_acx0 in_50_6 )  ;
   - ctrl_shift_to_splits.a ( copy__ctrl__shift_anor__2 B )  ( copy__ctrl__shift__splits_apulseG_ai A )  ( copy__ctrl__shift__splits_adelay1_acx0 in_50_6 ) 
 ( copy__ctrl__shift__splits_acelem_acx0 out )  ;
   - ctrl_shift_to_merge.a ( copy__ctrl__shift_anor__3 B )  ( merge_adelay2_acx0 in_50_6 )  ( merge_apulseG_ai A ) 
 ( merge_aor Y )  ;
   - preshift_to_shift.d[0] ( shft_aadd__key_al1_50_6 D )  ( pre_amerge_ainv__Rd1 Y )  ;
   - preshift_to_shift.d[1] ( shft_aadd__key_al1_51_6 D )  ( pre_amerge_ainv__Rd2 Y )  ;
   - preshift_to_shift.d[2] ( shft_aadd__key_al1_52_6 D )  ( pre_amerge_ainv__Rd3 Y )  ;
   - preshift_to_shift.d[3] ( shft_aadd__key_al1_53_6 D )  ( pre_amerge_ainv__Rd4 Y )  ;
   - preshift_to_shift.d[4] ( shft_aadd__key_al1_54_6 D )  ( pre_amerge_ainv__Rd5 Y )  ;
   - preshift_to_shift.d[5] ( shft_aadd__key_al1_55_6 D )  ( pre_amerge_ainv__Rd6 Y )  ;
   - preshift_to_shift.d[6] ( shft_aadd__key_al1_56_6 D )  ( pre_amerge_ainv__Rd7 Y )  ;
   - preshift_to_shift.d[7] ( shft_aadd__key_al1_57_6 D )  ( pre_amerge_ainv__Rd8 Y )  ;
   - preshift_to_shift.r ( shft_aadd__key_ainv__l1 A )  ( pre_amerge_adelay3_acx7 out )  ;
   - K.a ( PIN K.a )  ( shft_aadd__key_apulseG_ai A )  ( shft_aadd__key_adelay1_acx0 in_50_6 ) 
 ( shft_aadd__key_acelem_acx0 out )  ( pre_amerge_anor__Ra B )  ;
   - K.d[0] ( PIN K.d[0] )  ( shft_aadd__key_al2_50_6 D )  ;
   - K.d[1] ( PIN K.d[1] )  ( shft_aadd__key_al2_51_6 D )  ;
   - K.d[2] ( PIN K.d[2] )  ( shft_aadd__key_al2_52_6 D )  ;
   - K.d[3] ( PIN K.d[3] )  ( shft_aadd__key_al2_53_6 D )  ;
   - K.d[4] ( PIN K.d[4] )  ( shft_aadd__key_al2_54_6 D )  ;
   - K.d[5] ( PIN K.d[5] )  ( shft_aadd__key_al2_55_6 D )  ;
   - K.d[6] ( PIN K.d[6] )  ( shft_aadd__key_al2_56_6 D )  ;
   - K.d[7] ( PIN K.d[7] )  ( shft_aadd__key_al2_57_6 D )  ;
   - K.r ( PIN K.r )  ( shft_aadd__key_ainv__l2 A )  ;
   - shift_to_postshift.d[0] ( shft_amerge_ainv__Rd1 Y )  ( post_asplit_al_50_6 D )  ;
   - shift_to_postshift.d[1] ( shft_amerge_ainv__Rd2 Y )  ( post_asplit_al_51_6 D )  ;
   - shift_to_postshift.d[2] ( shft_amerge_ainv__Rd3 Y )  ( post_asplit_al_52_6 D )  ;
   - shift_to_postshift.d[3] ( shft_amerge_ainv__Rd4 Y )  ( post_asplit_al_53_6 D )  ;
   - shift_to_postshift.d[4] ( shft_amerge_ainv__Rd5 Y )  ( post_asplit_al_54_6 D )  ;
   - shift_to_postshift.d[5] ( shft_amerge_ainv__Rd6 Y )  ( post_asplit_al_55_6 D )  ;
   - shift_to_postshift.d[6] ( shft_amerge_ainv__Rd7 Y )  ( post_asplit_al_56_6 D )  ;
   - shift_to_postshift.d[7] ( shft_amerge_ainv__Rd8 Y )  ( post_asplit_al_57_6 D )  ;
   - shift_to_postshift.r ( shft_amerge_adelay3_acx7 out )  ( post_asplit_ainv__l A )  ;
   - shift_to_postshift.a ( shft_amerge_anor__Ra B )  ( post_asplit_apulseG_ai A )  ( post_asplit_adelay1_acx0 in_50_6 ) 
 ( post_asplit_acelem_acx0 out )  ( post_acp1_anor__2 B )  ;
   - ctrl_lower_to_preshift.d[0] ( pre_acp1_al_50_6 D )  ( cp1_al_50_6 Q )  ( post_acp1_al_50_6 D )  ;
   - ctrl_lower_to_preshift.r ( pre_acp1_ainv__3 A )  ( cp1_adelay1_acx7 out )  ( post_acp1_ainv__3 A )  ;
   - ctrl_lower_to_preshift.a ( pre_acp1_apulseG_ai A )  ( pre_acp1_adelay1_acx0 in_50_6 )  ( pre_acp1_acelem_acx0 out ) 
 ( cp1_anor__2 B )  ;
   - P_to_check_lower.a ( check__lower_acp_apulseG_ai A )  ( check__lower_acp_adelay1_acx0 in_50_6 )  ( check__lower_acp_acelem_acx0 out ) 
 ( copy__P__comparisons_anor__3 B )  ;
   - ctrl_lower.d[0] ( check__lower_aand_alatch Q )  ( ctrl__lower__copy_al_50_6 D )  ;
   - ctrl_lower.r ( check__lower_aand_aelem__c_adelay_acx7 out )  ( ctrl__lower__copy_ainv__3 A )  ;
   - ctrl_lower.a ( check__lower_aand_aelem__c_an1 B )  ( ctrl__lower__copy_apulseG_ai A )  ( ctrl__lower__copy_adelay1_acx0 in_50_6 ) 
 ( ctrl__lower__copy_acelem_acx0 out )  ;
   - ctrl_lower_to_sink.r ( sink__ctrl__lower_ai A )  ( case__split_aelem__c_aandR1 Y )  ;
   - ctrl_lower_to_sink.a ( sink__ctrl__lower_an Y )  ( case__split_aelem__c_an1 A )  ;
   - ctrl_lower_to_case_split.a ( copy__ctrl__shift__splits_anor__3 B )  ( ctrl__lower__copy_anor__3 B )  ( case__split_apulseG_ai A ) 
 ( case__split_aelem__c_adelay_acx0 in_50_6 )  ( case__split_aelem__c_ac1_acx1 out )  ;
   - postshift_to_merge.d[0] ( merge_amux_50_6 A )  ( post_amerge_ainv__Rd1 Y )  ;
   - postshift_to_merge.d[1] ( merge_amux_51_6 A )  ( post_amerge_ainv__Rd2 Y )  ;
   - postshift_to_merge.d[2] ( merge_amux_52_6 A )  ( post_amerge_ainv__Rd3 Y )  ;
   - postshift_to_merge.d[3] ( merge_amux_53_6 A )  ( post_amerge_ainv__Rd4 Y )  ;
   - postshift_to_merge.d[4] ( merge_amux_54_6 A )  ( post_amerge_ainv__Rd5 Y )  ;
   - postshift_to_merge.d[5] ( merge_amux_55_6 A )  ( post_amerge_ainv__Rd6 Y )  ;
   - postshift_to_merge.d[6] ( merge_amux_56_6 A )  ( post_amerge_ainv__Rd7 Y )  ;
   - postshift_to_merge.d[7] ( merge_amux_57_6 A )  ( post_amerge_ainv__Rd8 Y )  ;
   - postshift_to_merge.r ( merge_ainv__L1 A )  ( post_amerge_adelay3_acx7 out )  ;
   - postshift_to_merge.a ( merge_acelem1_acx0 out )  ( merge_aor A )  ( post_amerge_anor__Ra B )  ;
   - C.d[0] ( PIN C.d[0] )  ( merge_ainv__Rd1 Y )  ;
   - C.d[1] ( PIN C.d[1] )  ( merge_ainv__Rd2 Y )  ;
   - C.d[2] ( PIN C.d[2] )  ( merge_ainv__Rd3 Y )  ;
   - C.d[3] ( PIN C.d[3] )  ( merge_ainv__Rd4 Y )  ;
   - C.d[4] ( PIN C.d[4] )  ( merge_ainv__Rd5 Y )  ;
   - C.d[5] ( PIN C.d[5] )  ( merge_ainv__Rd6 Y )  ;
   - C.d[6] ( PIN C.d[6] )  ( merge_ainv__Rd7 Y )  ;
   - C.d[7] ( PIN C.d[7] )  ( merge_ainv__Rd8 Y )  ;
   - C.r ( PIN C.r )  ( merge_adelay3_acx7 out )  ;
   - C.a ( PIN C.a )  ( merge_anor__Ra B )  ;
   - ctrl_lower_to_or.d[0] ( ctrl__lower__copy_al_50_6 Q )  ( case__split_adata__latch D )  ( or_aor B )  ;
   - ctrl_lower_to_or.r ( ctrl__lower__copy_adelay1_acx7 out )  ( case__split_aelem__c_aa1 B )  ( or_aelem__c_aa2 B )  ;
   - ctrl_lower_to_sink.d[0] ( cp1_al_50_6 D )  ( case__split_adata__latch Q )  ;
   - ctrl_lower_to_shifts.r ( cp1_ainv__3 A )  ( case__split_aelem__c_aandR2 Y )  ;
   - ctrl_lower_to_shifts.a ( cp1_apulseG_ai A )  ( cp1_adelay1_acx0 in_50_6 )  ( cp1_acelem_acx0 out ) 
 ( case__split_aelem__c_an1 B )  ;
   - ctrl_lower_to_postshift.a ( cp1_anor__3 B )  ( post_acp1_apulseG_ai A )  ( post_acp1_adelay1_acx0 in_50_6 ) 
 ( post_acp1_acelem_acx0 out )  ;
   - check_caps.to65comp.d[0] ( check__caps_acmp65_al1_50_6 D )  ( check__caps_acmp91_al1_50_6 D )  ( check__caps_acp_al_50_6 Q )  ;
   - check_caps.to65comp.d[1] ( check__caps_acmp65_al1_51_6 D )  ( check__caps_acmp91_al1_51_6 D )  ( check__caps_acp_al_51_6 Q )  ;
   - check_caps.to65comp.d[2] ( check__caps_acmp65_al1_52_6 D )  ( check__caps_acmp91_al1_52_6 D )  ( check__caps_acp_al_52_6 Q )  ;
   - check_caps.to65comp.d[3] ( check__caps_acmp65_al1_53_6 D )  ( check__caps_acmp91_al1_53_6 D )  ( check__caps_acp_al_53_6 Q )  ;
   - check_caps.to65comp.d[4] ( check__caps_acmp65_al1_54_6 D )  ( check__caps_acmp91_al1_54_6 D )  ( check__caps_acp_al_54_6 Q )  ;
   - check_caps.to65comp.d[5] ( check__caps_acmp65_al1_55_6 D )  ( check__caps_acmp91_al1_55_6 D )  ( check__caps_acp_al_55_6 Q )  ;
   - check_caps.to65comp.d[6] ( check__caps_acmp65_al1_56_6 D )  ( check__caps_acmp91_al1_56_6 D )  ( check__caps_acp_al_56_6 Q )  ;
   - check_caps.to65comp.d[7] ( check__caps_acmp65_al1_57_6 D )  ( check__caps_acmp91_al1_57_6 D )  ( check__caps_acp_al_57_6 Q )  ;
   - check_caps.to65comp.r ( check__caps_acmp65_ainv__l1 A )  ( check__caps_acmp91_ainv__l1 A )  ( check__caps_acp_adelay1_acx7 out )  ;
   - check_caps.neg65.a ( check__caps_acmp65_apulseG_ai A )  ( check__caps_acmp65_adelay1_acx0 in_50_6 )  ( check__caps_acmp65_acelem_acx0 out ) 
 ( check__caps_asrcNeg65_anor B )  ( check__caps_acp_anor__2 B )  ;
   - check_caps.neg65.d[0] ( check__caps_acmp65_al2_50_6 D )  ( check__caps_asrcNeg65_aset0 Y )  ;
   - check_caps.neg65.d[1] ( check__caps_acmp65_al2_51_6 D )  ( check__caps_asrcNeg65_aset1 Y )  ;
   - check_caps.neg65.d[2] ( check__caps_acmp65_al2_52_6 D )  ( check__caps_asrcNeg65_aset2 Y )  ;
   - check_caps.neg65.d[3] ( check__caps_acmp65_al2_53_6 D )  ( check__caps_asrcNeg65_aset3 Y )  ;
   - check_caps.neg65.d[4] ( check__caps_acmp65_al2_54_6 D )  ( check__caps_asrcNeg65_aset4 Y )  ;
   - check_caps.neg65.d[5] ( check__caps_acmp65_al2_55_6 D )  ( check__caps_asrcNeg65_aset5 Y )  ;
   - check_caps.neg65.d[6] ( check__caps_acmp65_al2_56_6 D )  ( check__caps_asrcNeg65_aset6 Y )  ;
   - check_caps.neg65.d[7] ( check__caps_acmp65_al2_57_6 D )  ( check__caps_asrcNeg65_aset7 Y )  ;
   - check_caps.neg65.r ( check__caps_acmp65_ainv__l2 A )  ( check__caps_asrcNeg65_anor Y )  ;
   - check_caps.afterSub65.d[0] ( check__caps_acmp65_aadd_57_6_acx3 out )  ( check__caps_ainv_ain A )  ;
   - check_caps.afterSub65.r ( check__caps_acmp65_adelay3_acx7 out )  ( check__caps_ainv_aelem__c_aa1 B )  ;
   - check_caps.afterSub65.a ( check__caps_acmp65_anor B )  ( check__caps_ainv_apulseG_ai A )  ( check__caps_ainv_aelem__c_adelay_acx0 in_50_6 ) 
 ( check__caps_ainv_aelem__c_ac1_acx1 out )  ;
   - check_caps.neg91.d[0] ( check__caps_asrcNeg91_asetGND0 Y )  ( check__caps_acmp91_al2_50_6 D )  ;
   - check_caps.neg91.d[1] ( check__caps_asrcNeg91_asetGND1 Y )  ( check__caps_acmp91_al2_51_6 D )  ;
   - check_caps.neg91.d[2] ( check__caps_asrcNeg91_asetGND2 Y )  ( check__caps_acmp91_al2_52_6 D )  ;
   - check_caps.neg91.d[3] ( check__caps_asrcNeg91_asetGND3 Y )  ( check__caps_acmp91_al2_53_6 D )  ;
   - check_caps.neg91.d[4] ( check__caps_asrcNeg91_asetGND4 Y )  ( check__caps_acmp91_al2_54_6 D )  ;
   - check_caps.neg91.d[5] ( check__caps_asrcNeg91_asetGND5 Y )  ( check__caps_acmp91_al2_55_6 D )  ;
   - check_caps.neg91.d[6] ( check__caps_asrcNeg91_asetGND6 Y )  ( check__caps_acmp91_al2_56_6 D )  ;
   - check_caps.neg91.d[7] ( check__caps_asrcNeg91_asetGND7 Y )  ( check__caps_acmp91_al2_57_6 D )  ;
   - check_caps.neg91.r ( check__caps_asrcNeg91_anor Y )  ( check__caps_acmp91_ainv__l2 A )  ;
   - check_caps.neg91.a ( check__caps_asrcNeg91_anor B )  ( check__caps_acmp91_apulseG_ai A )  ( check__caps_acmp91_adelay1_acx0 in_50_6 ) 
 ( check__caps_acmp91_acelem_acx0 out )  ( check__caps_acp_anor__3 B )  ;
   - check_caps.invSub65.d[0] ( check__caps_aand_aand A )  ( check__caps_ainv_alatch Q )  ;
   - check_caps.invSub65.r ( check__caps_aand_aelem__c_aa1 B )  ( check__caps_ainv_aelem__c_adelay_acx7 out )  ;
   - check_caps.invSub65.a ( check__caps_aand_apulseG_ai A )  ( check__caps_aand_aelem__c_adelay_acx0 in_50_6 )  ( check__caps_aand_aelem__c_ac1_acx1 out ) 
 ( check__caps_acmp91_anor B )  ( check__caps_ainv_aelem__c_an1 B )  ;
   - check_caps.afterSub91.d[0] ( check__caps_aand_aand B )  ( check__caps_acmp91_aadd_57_6_acx3 out )  ;
   - check_caps.afterSub91.r ( check__caps_aand_aelem__c_aa2 B )  ( check__caps_acmp91_adelay3_acx7 out )  ;
   - check_caps.cmp65.tmp_Rr1 ( check__caps_acmp65_adelay2_acx0 in_50_6 )  ( check__caps_acmp65_adelay1_acx7 out )  ;
   - check_caps.cmp65.tmp_Rr2 ( check__caps_acmp65_adelay2_acx7 out )  ( check__caps_acmp65_adelay3_acx0 in_50_6 )  ;
   - check_caps.cmp65.tmp_Ra ( check__caps_acmp65_ainv__r A )  ( check__caps_acmp65_anor Y )  ;
   - check_caps.cmp65.inv_r.Y ( check__caps_acmp65_ainv__r Y )  ( check__caps_acmp65_acelem_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp[1] ( check__caps_acmp65_ainv__l2 Y )  ( check__caps_acmp65_aor__l2 B )  ;
   - check_caps.cmp65.pulse ( check__caps_acmp65_apulseG_aand Y )  ( check__caps_acmp65_al1_50_6 CLK )  ( check__caps_acmp65_al1_51_6 CLK ) 
 ( check__caps_acmp65_al1_52_6 CLK )  ( check__caps_acmp65_al1_53_6 CLK )  ( check__caps_acmp65_al1_54_6 CLK )  ( check__caps_acmp65_al1_55_6 CLK ) 
 ( check__caps_acmp65_al1_56_6 CLK )  ( check__caps_acmp65_al1_57_6 CLK )  ( check__caps_acmp65_al2_50_6 CLK )  ( check__caps_acmp65_al2_51_6 CLK ) 
 ( check__caps_acmp65_al2_52_6 CLK )  ( check__caps_acmp65_al2_53_6 CLK )  ( check__caps_acmp65_al2_54_6 CLK )  ( check__caps_acmp65_al2_55_6 CLK ) 
 ( check__caps_acmp65_al2_56_6 CLK )  ( check__caps_acmp65_al2_57_6 CLK )  ;
   - check_caps.cmp65.in1[0] ( check__caps_acmp65_aadd_50_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_50_6 Q )  ;
   - check_caps.cmp65.in2[0] ( check__caps_acmp65_aadd_50_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_50_6 Q )  ;
   - check_caps.cmp65.cin0 ( check__caps_acmp65_aadd_50_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_52_6 )  ( check__caps_acmp65_atoGND Y )  ;
   - check_caps.cmp65.cout[0] ( check__caps_acmp65_aadd_50_6_acx1 out )  ( check__caps_acmp65_aadd_51_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[0] ( check__caps_acmp65_aadd_50_6_acx3 out )  ;
   - check_caps.cmp65.in1[1] ( check__caps_acmp65_aadd_51_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_51_6 Q )  ;
   - check_caps.cmp65.in2[1] ( check__caps_acmp65_aadd_51_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_51_6 Q )  ;
   - check_caps.cmp65.cout[1] ( check__caps_acmp65_aadd_51_6_acx1 out )  ( check__caps_acmp65_aadd_52_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[1] ( check__caps_acmp65_aadd_51_6_acx3 out )  ;
   - check_caps.cmp65.in1[2] ( check__caps_acmp65_aadd_52_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_52_6 Q )  ;
   - check_caps.cmp65.in2[2] ( check__caps_acmp65_aadd_52_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_52_6 Q )  ;
   - check_caps.cmp65.cout[2] ( check__caps_acmp65_aadd_52_6_acx1 out )  ( check__caps_acmp65_aadd_53_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[2] ( check__caps_acmp65_aadd_52_6_acx3 out )  ;
   - check_caps.cmp65.in1[3] ( check__caps_acmp65_aadd_53_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_53_6 Q )  ;
   - check_caps.cmp65.in2[3] ( check__caps_acmp65_aadd_53_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_53_6 Q )  ;
   - check_caps.cmp65.cout[3] ( check__caps_acmp65_aadd_53_6_acx1 out )  ( check__caps_acmp65_aadd_54_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[3] ( check__caps_acmp65_aadd_53_6_acx3 out )  ;
   - check_caps.cmp65.in1[4] ( check__caps_acmp65_aadd_54_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_54_6 Q )  ;
   - check_caps.cmp65.in2[4] ( check__caps_acmp65_aadd_54_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_54_6 Q )  ;
   - check_caps.cmp65.cout[4] ( check__caps_acmp65_aadd_54_6_acx1 out )  ( check__caps_acmp65_aadd_55_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[4] ( check__caps_acmp65_aadd_54_6_acx3 out )  ;
   - check_caps.cmp65.in1[5] ( check__caps_acmp65_aadd_55_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_55_6 Q )  ;
   - check_caps.cmp65.in2[5] ( check__caps_acmp65_aadd_55_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_55_6 Q )  ;
   - check_caps.cmp65.cout[5] ( check__caps_acmp65_aadd_55_6_acx1 out )  ( check__caps_acmp65_aadd_56_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[5] ( check__caps_acmp65_aadd_55_6_acx3 out )  ;
   - check_caps.cmp65.in1[6] ( check__caps_acmp65_aadd_56_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_56_6 Q )  ;
   - check_caps.cmp65.in2[6] ( check__caps_acmp65_aadd_56_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_56_6 Q )  ;
   - check_caps.cmp65.cout[6] ( check__caps_acmp65_aadd_56_6_acx1 out )  ( check__caps_acmp65_aadd_57_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[6] ( check__caps_acmp65_aadd_56_6_acx3 out )  ;
   - check_caps.cmp65.in1[7] ( check__caps_acmp65_aadd_57_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_57_6 Q )  ;
   - check_caps.cmp65.in2[7] ( check__caps_acmp65_aadd_57_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_57_6 Q )  ;
   - check_caps.cmp65.cout[7] ( check__caps_acmp65_aadd_57_6_acx1 out )  ;
   - check_caps.cmp65.tmp[0] ( check__caps_acmp65_ainv__l1 Y )  ( check__caps_acmp65_aor__l1 B )  ;
   - check_caps.cmp65.or_l1.Y ( check__caps_acmp65_aor__l1 Y )  ( check__caps_acmp65_acelem_acx0 in_50_6 )  ;
   - check_caps.cmp65.or_l2.Y ( check__caps_acmp65_aor__l2 Y )  ( check__caps_acmp65_acelem_acx0 in_51_6 )  ;
   - check_caps.cmp65.delay2.cx5.out ( check__caps_acmp65_adelay2_acx6 in_50_6 )  ( check__caps_acmp65_adelay2_acx5 out )  ;
   - check_caps.cmp65.delay2.cx6.out ( check__caps_acmp65_adelay2_acx6 out )  ( check__caps_acmp65_adelay2_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx0.out ( check__caps_acmp65_adelay2_acx0 out )  ( check__caps_acmp65_adelay2_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx1.out ( check__caps_acmp65_adelay2_acx2 in_50_6 )  ( check__caps_acmp65_adelay2_acx1 out )  ;
   - check_caps.cmp65.delay2.cx2.out ( check__caps_acmp65_adelay2_acx2 out )  ( check__caps_acmp65_adelay2_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx3.out ( check__caps_acmp65_adelay2_acx4 in_50_6 )  ( check__caps_acmp65_adelay2_acx3 out )  ;
   - check_caps.cmp65.delay2.cx4.out ( check__caps_acmp65_adelay2_acx4 out )  ( check__caps_acmp65_adelay2_acx5 in_50_6 )  ;
   - check_caps.cmp65.pulseG.i7.Y ( check__caps_acmp65_apulseG_ai8 A )  ( check__caps_acmp65_apulseG_ai7 Y )  ;
   - check_caps.cmp65.pulseG.i8.Y ( check__caps_acmp65_apulseG_ai8 Y )  ( check__caps_acmp65_apulseG_ai9 A )  ;
   - check_caps.cmp65.pulseG.sig_inv ( check__caps_acmp65_apulseG_ai Y )  ( check__caps_acmp65_apulseG_anor B )  ;
   - check_caps.cmp65.pulseG.sgn ( check__caps_acmp65_apulseG_aand A )  ( check__caps_acmp65_apulseG_anor Y )  ( check__caps_acmp65_apulseG_ai1 A )  ;
   - check_caps.cmp65.pulseG.i9.Y ( check__caps_acmp65_apulseG_aand B )  ( check__caps_acmp65_apulseG_ai9 Y )  ;
   - check_caps.cmp65.pulseG.i3.Y ( check__caps_acmp65_apulseG_ai4 A )  ( check__caps_acmp65_apulseG_ai3 Y )  ;
   - check_caps.cmp65.pulseG.i4.Y ( check__caps_acmp65_apulseG_ai4 Y )  ( check__caps_acmp65_apulseG_ai5 A )  ;
   - check_caps.cmp65.pulseG.i6.Y ( check__caps_acmp65_apulseG_ai7 A )  ( check__caps_acmp65_apulseG_ai6 Y )  ;
   - check_caps.cmp65.pulseG.i5.Y ( check__caps_acmp65_apulseG_ai6 A )  ( check__caps_acmp65_apulseG_ai5 Y )  ;
   - check_caps.cmp65.pulseG.i2.Y ( check__caps_acmp65_apulseG_ai3 A )  ( check__caps_acmp65_apulseG_ai2 Y )  ;
   - check_caps.cmp65.pulseG.i1.Y ( check__caps_acmp65_apulseG_ai2 A )  ( check__caps_acmp65_apulseG_ai1 Y )  ;
   - check_caps.cmp65.add[0]._YC ( check__caps_acmp65_aadd_50_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_50_6_acx0 out )  ( check__caps_acmp65_aadd_50_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[0]._YS ( check__caps_acmp65_aadd_50_6_acx2 out )  ( check__caps_acmp65_aadd_50_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[1]._YC ( check__caps_acmp65_aadd_51_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_51_6_acx0 out )  ( check__caps_acmp65_aadd_51_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[1]._YS ( check__caps_acmp65_aadd_51_6_acx2 out )  ( check__caps_acmp65_aadd_51_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[2]._YC ( check__caps_acmp65_aadd_52_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_52_6_acx0 out )  ( check__caps_acmp65_aadd_52_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[2]._YS ( check__caps_acmp65_aadd_52_6_acx2 out )  ( check__caps_acmp65_aadd_52_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[3]._YC ( check__caps_acmp65_aadd_53_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_53_6_acx0 out )  ( check__caps_acmp65_aadd_53_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[3]._YS ( check__caps_acmp65_aadd_53_6_acx2 out )  ( check__caps_acmp65_aadd_53_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[4]._YC ( check__caps_acmp65_aadd_54_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_54_6_acx0 out )  ( check__caps_acmp65_aadd_54_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[4]._YS ( check__caps_acmp65_aadd_54_6_acx2 out )  ( check__caps_acmp65_aadd_54_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[5]._YC ( check__caps_acmp65_aadd_55_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_55_6_acx0 out )  ( check__caps_acmp65_aadd_55_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[5]._YS ( check__caps_acmp65_aadd_55_6_acx2 out )  ( check__caps_acmp65_aadd_55_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[6]._YC ( check__caps_acmp65_aadd_56_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_56_6_acx0 out )  ( check__caps_acmp65_aadd_56_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[6]._YS ( check__caps_acmp65_aadd_56_6_acx2 out )  ( check__caps_acmp65_aadd_56_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[7]._YC ( check__caps_acmp65_aadd_57_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_57_6_acx0 out )  ( check__caps_acmp65_aadd_57_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[7]._YS ( check__caps_acmp65_aadd_57_6_acx2 out )  ( check__caps_acmp65_aadd_57_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx5.out ( check__caps_acmp65_adelay3_acx6 in_50_6 )  ( check__caps_acmp65_adelay3_acx5 out )  ;
   - check_caps.cmp65.delay3.cx6.out ( check__caps_acmp65_adelay3_acx6 out )  ( check__caps_acmp65_adelay3_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx0.out ( check__caps_acmp65_adelay3_acx0 out )  ( check__caps_acmp65_adelay3_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx1.out ( check__caps_acmp65_adelay3_acx2 in_50_6 )  ( check__caps_acmp65_adelay3_acx1 out )  ;
   - check_caps.cmp65.delay3.cx2.out ( check__caps_acmp65_adelay3_acx2 out )  ( check__caps_acmp65_adelay3_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx3.out ( check__caps_acmp65_adelay3_acx4 in_50_6 )  ( check__caps_acmp65_adelay3_acx3 out )  ;
   - check_caps.cmp65.delay3.cx4.out ( check__caps_acmp65_adelay3_acx4 out )  ( check__caps_acmp65_adelay3_acx5 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx5.out ( check__caps_acmp65_adelay1_acx6 in_50_6 )  ( check__caps_acmp65_adelay1_acx5 out )  ;
   - check_caps.cmp65.delay1.cx6.out ( check__caps_acmp65_adelay1_acx6 out )  ( check__caps_acmp65_adelay1_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx0.out ( check__caps_acmp65_adelay1_acx0 out )  ( check__caps_acmp65_adelay1_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx1.out ( check__caps_acmp65_adelay1_acx2 in_50_6 )  ( check__caps_acmp65_adelay1_acx1 out )  ;
   - check_caps.cmp65.delay1.cx2.out ( check__caps_acmp65_adelay1_acx2 out )  ( check__caps_acmp65_adelay1_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx3.out ( check__caps_acmp65_adelay1_acx4 in_50_6 )  ( check__caps_acmp65_adelay1_acx3 out )  ;
   - check_caps.cmp65.delay1.cx4.out ( check__caps_acmp65_adelay1_acx4 out )  ( check__caps_acmp65_adelay1_acx5 in_50_6 )  ;
   - check_caps.and.pulse ( check__caps_aand_alatch CLK )  ( check__caps_aand_apulseG_aand Y )  ;
   - check_caps.and.Rd ( check__caps_aand_alatch D )  ( check__caps_aand_aand Y )  ;
   - check_caps.and.pulseG.i7.Y ( check__caps_aand_apulseG_ai8 A )  ( check__caps_aand_apulseG_ai7 Y )  ;
   - check_caps.and.pulseG.i8.Y ( check__caps_aand_apulseG_ai8 Y )  ( check__caps_aand_apulseG_ai9 A )  ;
   - check_caps.and.pulseG.sig_inv ( check__caps_aand_apulseG_ai Y )  ( check__caps_aand_apulseG_anor B )  ;
   - check_caps.and.pulseG.sgn ( check__caps_aand_apulseG_aand A )  ( check__caps_aand_apulseG_anor Y )  ( check__caps_aand_apulseG_ai1 A )  ;
   - check_caps.and.pulseG.i9.Y ( check__caps_aand_apulseG_aand B )  ( check__caps_aand_apulseG_ai9 Y )  ;
   - check_caps.and.pulseG.i3.Y ( check__caps_aand_apulseG_ai4 A )  ( check__caps_aand_apulseG_ai3 Y )  ;
   - check_caps.and.pulseG.i4.Y ( check__caps_aand_apulseG_ai4 Y )  ( check__caps_aand_apulseG_ai5 A )  ;
   - check_caps.and.pulseG.i6.Y ( check__caps_aand_apulseG_ai7 A )  ( check__caps_aand_apulseG_ai6 Y )  ;
   - check_caps.and.pulseG.i5.Y ( check__caps_aand_apulseG_ai6 A )  ( check__caps_aand_apulseG_ai5 Y )  ;
   - check_caps.and.pulseG.i2.Y ( check__caps_aand_apulseG_ai3 A )  ( check__caps_aand_apulseG_ai2 Y )  ;
   - check_caps.and.pulseG.i1.Y ( check__caps_aand_apulseG_ai2 A )  ( check__caps_aand_apulseG_ai1 Y )  ;
   - check_caps.and.elem_c._Reset ( check__caps_aand_aelem__c_aa1 A )  ( check__caps_aand_aelem__c_ai1 Y )  ( check__caps_aand_aelem__c_aa2 A )  ;
   - check_caps.and.elem_c.a1.Y ( check__caps_aand_aelem__c_aa1 Y )  ( check__caps_aand_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_caps.and.elem_c.n1.Y ( check__caps_aand_aelem__c_an1 Y )  ( check__caps_aand_aelem__c_ac1_acx0 in_52_6 )  ;
   - check_caps.and.elem_c.a2.Y ( check__caps_aand_aelem__c_ac1_acx0 in_51_6 )  ( check__caps_aand_aelem__c_aa2 Y )  ;
   - check_caps.and.elem_c.delay.cx5.out ( check__caps_aand_aelem__c_adelay_acx6 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx5 out )  ;
   - check_caps.and.elem_c.delay.cx6.out ( check__caps_aand_aelem__c_adelay_acx6 out )  ( check__caps_aand_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx0.out ( check__caps_aand_aelem__c_adelay_acx0 out )  ( check__caps_aand_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx1.out ( check__caps_aand_aelem__c_adelay_acx2 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx1 out )  ;
   - check_caps.and.elem_c.delay.cx2.out ( check__caps_aand_aelem__c_adelay_acx2 out )  ( check__caps_aand_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx3.out ( check__caps_aand_aelem__c_adelay_acx4 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx3 out )  ;
   - check_caps.and.elem_c.delay.cx4.out ( check__caps_aand_aelem__c_adelay_acx4 out )  ( check__caps_aand_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_caps.and.elem_c.c1.cx0.out ( check__caps_aand_aelem__c_ac1_acx0 out )  ( check__caps_aand_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_caps.cmp91.tmp_Rr1 ( check__caps_acmp91_adelay2_acx0 in_50_6 )  ( check__caps_acmp91_adelay1_acx7 out )  ;
   - check_caps.cmp91.tmp_Rr2 ( check__caps_acmp91_adelay2_acx7 out )  ( check__caps_acmp91_adelay3_acx0 in_50_6 )  ;
   - check_caps.cmp91.tmp_Ra ( check__caps_acmp91_ainv__r A )  ( check__caps_acmp91_anor Y )  ;
   - check_caps.cmp91.inv_r.Y ( check__caps_acmp91_ainv__r Y )  ( check__caps_acmp91_acelem_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp[1] ( check__caps_acmp91_ainv__l2 Y )  ( check__caps_acmp91_aor__l2 B )  ;
   - check_caps.cmp91.pulse ( check__caps_acmp91_apulseG_aand Y )  ( check__caps_acmp91_al1_50_6 CLK )  ( check__caps_acmp91_al1_51_6 CLK ) 
 ( check__caps_acmp91_al1_52_6 CLK )  ( check__caps_acmp91_al1_53_6 CLK )  ( check__caps_acmp91_al1_54_6 CLK )  ( check__caps_acmp91_al1_55_6 CLK ) 
 ( check__caps_acmp91_al1_56_6 CLK )  ( check__caps_acmp91_al1_57_6 CLK )  ( check__caps_acmp91_al2_50_6 CLK )  ( check__caps_acmp91_al2_51_6 CLK ) 
 ( check__caps_acmp91_al2_52_6 CLK )  ( check__caps_acmp91_al2_53_6 CLK )  ( check__caps_acmp91_al2_54_6 CLK )  ( check__caps_acmp91_al2_55_6 CLK ) 
 ( check__caps_acmp91_al2_56_6 CLK )  ( check__caps_acmp91_al2_57_6 CLK )  ;
   - check_caps.cmp91.in1[0] ( check__caps_acmp91_aadd_50_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_50_6 Q )  ;
   - check_caps.cmp91.in2[0] ( check__caps_acmp91_aadd_50_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_50_6 Q )  ;
   - check_caps.cmp91.cin0 ( check__caps_acmp91_aadd_50_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_52_6 )  ( check__caps_acmp91_atoGND Y )  ;
   - check_caps.cmp91.cout[0] ( check__caps_acmp91_aadd_50_6_acx1 out )  ( check__caps_acmp91_aadd_51_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[0] ( check__caps_acmp91_aadd_50_6_acx3 out )  ;
   - check_caps.cmp91.in1[1] ( check__caps_acmp91_aadd_51_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_51_6 Q )  ;
   - check_caps.cmp91.in2[1] ( check__caps_acmp91_aadd_51_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_51_6 Q )  ;
   - check_caps.cmp91.cout[1] ( check__caps_acmp91_aadd_51_6_acx1 out )  ( check__caps_acmp91_aadd_52_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[1] ( check__caps_acmp91_aadd_51_6_acx3 out )  ;
   - check_caps.cmp91.in1[2] ( check__caps_acmp91_aadd_52_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_52_6 Q )  ;
   - check_caps.cmp91.in2[2] ( check__caps_acmp91_aadd_52_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_52_6 Q )  ;
   - check_caps.cmp91.cout[2] ( check__caps_acmp91_aadd_52_6_acx1 out )  ( check__caps_acmp91_aadd_53_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[2] ( check__caps_acmp91_aadd_52_6_acx3 out )  ;
   - check_caps.cmp91.in1[3] ( check__caps_acmp91_aadd_53_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_53_6 Q )  ;
   - check_caps.cmp91.in2[3] ( check__caps_acmp91_aadd_53_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_53_6 Q )  ;
   - check_caps.cmp91.cout[3] ( check__caps_acmp91_aadd_53_6_acx1 out )  ( check__caps_acmp91_aadd_54_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[3] ( check__caps_acmp91_aadd_53_6_acx3 out )  ;
   - check_caps.cmp91.in1[4] ( check__caps_acmp91_aadd_54_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_54_6 Q )  ;
   - check_caps.cmp91.in2[4] ( check__caps_acmp91_aadd_54_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_54_6 Q )  ;
   - check_caps.cmp91.cout[4] ( check__caps_acmp91_aadd_54_6_acx1 out )  ( check__caps_acmp91_aadd_55_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[4] ( check__caps_acmp91_aadd_54_6_acx3 out )  ;
   - check_caps.cmp91.in1[5] ( check__caps_acmp91_aadd_55_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_55_6 Q )  ;
   - check_caps.cmp91.in2[5] ( check__caps_acmp91_aadd_55_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_55_6 Q )  ;
   - check_caps.cmp91.cout[5] ( check__caps_acmp91_aadd_55_6_acx1 out )  ( check__caps_acmp91_aadd_56_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[5] ( check__caps_acmp91_aadd_55_6_acx3 out )  ;
   - check_caps.cmp91.in1[6] ( check__caps_acmp91_aadd_56_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_56_6 Q )  ;
   - check_caps.cmp91.in2[6] ( check__caps_acmp91_aadd_56_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_56_6 Q )  ;
   - check_caps.cmp91.cout[6] ( check__caps_acmp91_aadd_56_6_acx1 out )  ( check__caps_acmp91_aadd_57_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[6] ( check__caps_acmp91_aadd_56_6_acx3 out )  ;
   - check_caps.cmp91.in1[7] ( check__caps_acmp91_aadd_57_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_57_6 Q )  ;
   - check_caps.cmp91.in2[7] ( check__caps_acmp91_aadd_57_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_57_6 Q )  ;
   - check_caps.cmp91.cout[7] ( check__caps_acmp91_aadd_57_6_acx1 out )  ;
   - check_caps.cmp91.tmp[0] ( check__caps_acmp91_ainv__l1 Y )  ( check__caps_acmp91_aor__l1 B )  ;
   - check_caps.cmp91.or_l1.Y ( check__caps_acmp91_aor__l1 Y )  ( check__caps_acmp91_acelem_acx0 in_50_6 )  ;
   - check_caps.cmp91.or_l2.Y ( check__caps_acmp91_aor__l2 Y )  ( check__caps_acmp91_acelem_acx0 in_51_6 )  ;
   - check_caps.cmp91.delay2.cx5.out ( check__caps_acmp91_adelay2_acx6 in_50_6 )  ( check__caps_acmp91_adelay2_acx5 out )  ;
   - check_caps.cmp91.delay2.cx6.out ( check__caps_acmp91_adelay2_acx6 out )  ( check__caps_acmp91_adelay2_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx0.out ( check__caps_acmp91_adelay2_acx0 out )  ( check__caps_acmp91_adelay2_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx1.out ( check__caps_acmp91_adelay2_acx2 in_50_6 )  ( check__caps_acmp91_adelay2_acx1 out )  ;
   - check_caps.cmp91.delay2.cx2.out ( check__caps_acmp91_adelay2_acx2 out )  ( check__caps_acmp91_adelay2_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx3.out ( check__caps_acmp91_adelay2_acx4 in_50_6 )  ( check__caps_acmp91_adelay2_acx3 out )  ;
   - check_caps.cmp91.delay2.cx4.out ( check__caps_acmp91_adelay2_acx4 out )  ( check__caps_acmp91_adelay2_acx5 in_50_6 )  ;
   - check_caps.cmp91.pulseG.i7.Y ( check__caps_acmp91_apulseG_ai8 A )  ( check__caps_acmp91_apulseG_ai7 Y )  ;
   - check_caps.cmp91.pulseG.i8.Y ( check__caps_acmp91_apulseG_ai8 Y )  ( check__caps_acmp91_apulseG_ai9 A )  ;
   - check_caps.cmp91.pulseG.sig_inv ( check__caps_acmp91_apulseG_ai Y )  ( check__caps_acmp91_apulseG_anor B )  ;
   - check_caps.cmp91.pulseG.sgn ( check__caps_acmp91_apulseG_aand A )  ( check__caps_acmp91_apulseG_anor Y )  ( check__caps_acmp91_apulseG_ai1 A )  ;
   - check_caps.cmp91.pulseG.i9.Y ( check__caps_acmp91_apulseG_aand B )  ( check__caps_acmp91_apulseG_ai9 Y )  ;
   - check_caps.cmp91.pulseG.i3.Y ( check__caps_acmp91_apulseG_ai4 A )  ( check__caps_acmp91_apulseG_ai3 Y )  ;
   - check_caps.cmp91.pulseG.i4.Y ( check__caps_acmp91_apulseG_ai4 Y )  ( check__caps_acmp91_apulseG_ai5 A )  ;
   - check_caps.cmp91.pulseG.i6.Y ( check__caps_acmp91_apulseG_ai7 A )  ( check__caps_acmp91_apulseG_ai6 Y )  ;
   - check_caps.cmp91.pulseG.i5.Y ( check__caps_acmp91_apulseG_ai6 A )  ( check__caps_acmp91_apulseG_ai5 Y )  ;
   - check_caps.cmp91.pulseG.i2.Y ( check__caps_acmp91_apulseG_ai3 A )  ( check__caps_acmp91_apulseG_ai2 Y )  ;
   - check_caps.cmp91.pulseG.i1.Y ( check__caps_acmp91_apulseG_ai2 A )  ( check__caps_acmp91_apulseG_ai1 Y )  ;
   - check_caps.cmp91.add[0]._YC ( check__caps_acmp91_aadd_50_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_50_6_acx0 out )  ( check__caps_acmp91_aadd_50_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[0]._YS ( check__caps_acmp91_aadd_50_6_acx2 out )  ( check__caps_acmp91_aadd_50_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[1]._YC ( check__caps_acmp91_aadd_51_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_51_6_acx0 out )  ( check__caps_acmp91_aadd_51_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[1]._YS ( check__caps_acmp91_aadd_51_6_acx2 out )  ( check__caps_acmp91_aadd_51_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[2]._YC ( check__caps_acmp91_aadd_52_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_52_6_acx0 out )  ( check__caps_acmp91_aadd_52_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[2]._YS ( check__caps_acmp91_aadd_52_6_acx2 out )  ( check__caps_acmp91_aadd_52_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[3]._YC ( check__caps_acmp91_aadd_53_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_53_6_acx0 out )  ( check__caps_acmp91_aadd_53_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[3]._YS ( check__caps_acmp91_aadd_53_6_acx2 out )  ( check__caps_acmp91_aadd_53_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[4]._YC ( check__caps_acmp91_aadd_54_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_54_6_acx0 out )  ( check__caps_acmp91_aadd_54_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[4]._YS ( check__caps_acmp91_aadd_54_6_acx2 out )  ( check__caps_acmp91_aadd_54_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[5]._YC ( check__caps_acmp91_aadd_55_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_55_6_acx0 out )  ( check__caps_acmp91_aadd_55_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[5]._YS ( check__caps_acmp91_aadd_55_6_acx2 out )  ( check__caps_acmp91_aadd_55_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[6]._YC ( check__caps_acmp91_aadd_56_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_56_6_acx0 out )  ( check__caps_acmp91_aadd_56_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[6]._YS ( check__caps_acmp91_aadd_56_6_acx2 out )  ( check__caps_acmp91_aadd_56_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[7]._YC ( check__caps_acmp91_aadd_57_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_57_6_acx0 out )  ( check__caps_acmp91_aadd_57_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[7]._YS ( check__caps_acmp91_aadd_57_6_acx2 out )  ( check__caps_acmp91_aadd_57_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx5.out ( check__caps_acmp91_adelay3_acx6 in_50_6 )  ( check__caps_acmp91_adelay3_acx5 out )  ;
   - check_caps.cmp91.delay3.cx6.out ( check__caps_acmp91_adelay3_acx6 out )  ( check__caps_acmp91_adelay3_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx0.out ( check__caps_acmp91_adelay3_acx0 out )  ( check__caps_acmp91_adelay3_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx1.out ( check__caps_acmp91_adelay3_acx2 in_50_6 )  ( check__caps_acmp91_adelay3_acx1 out )  ;
   - check_caps.cmp91.delay3.cx2.out ( check__caps_acmp91_adelay3_acx2 out )  ( check__caps_acmp91_adelay3_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx3.out ( check__caps_acmp91_adelay3_acx4 in_50_6 )  ( check__caps_acmp91_adelay3_acx3 out )  ;
   - check_caps.cmp91.delay3.cx4.out ( check__caps_acmp91_adelay3_acx4 out )  ( check__caps_acmp91_adelay3_acx5 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx5.out ( check__caps_acmp91_adelay1_acx6 in_50_6 )  ( check__caps_acmp91_adelay1_acx5 out )  ;
   - check_caps.cmp91.delay1.cx6.out ( check__caps_acmp91_adelay1_acx6 out )  ( check__caps_acmp91_adelay1_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx0.out ( check__caps_acmp91_adelay1_acx0 out )  ( check__caps_acmp91_adelay1_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx1.out ( check__caps_acmp91_adelay1_acx2 in_50_6 )  ( check__caps_acmp91_adelay1_acx1 out )  ;
   - check_caps.cmp91.delay1.cx2.out ( check__caps_acmp91_adelay1_acx2 out )  ( check__caps_acmp91_adelay1_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx3.out ( check__caps_acmp91_adelay1_acx4 in_50_6 )  ( check__caps_acmp91_adelay1_acx3 out )  ;
   - check_caps.cmp91.delay1.cx4.out ( check__caps_acmp91_adelay1_acx4 out )  ( check__caps_acmp91_adelay1_acx5 in_50_6 )  ;
   - check_caps.inv.pulse ( check__caps_ainv_alatch CLK )  ( check__caps_ainv_apulseG_aand Y )  ;
   - check_caps.inv.Rd ( check__caps_ainv_alatch D )  ( check__caps_ainv_ain Y )  ;
   - check_caps.inv.pulseG.i7.Y ( check__caps_ainv_apulseG_ai8 A )  ( check__caps_ainv_apulseG_ai7 Y )  ;
   - check_caps.inv.pulseG.i8.Y ( check__caps_ainv_apulseG_ai8 Y )  ( check__caps_ainv_apulseG_ai9 A )  ;
   - check_caps.inv.pulseG.sig_inv ( check__caps_ainv_apulseG_ai Y )  ( check__caps_ainv_apulseG_anor B )  ;
   - check_caps.inv.pulseG.sgn ( check__caps_ainv_apulseG_aand A )  ( check__caps_ainv_apulseG_anor Y )  ( check__caps_ainv_apulseG_ai1 A )  ;
   - check_caps.inv.pulseG.i9.Y ( check__caps_ainv_apulseG_aand B )  ( check__caps_ainv_apulseG_ai9 Y )  ;
   - check_caps.inv.pulseG.i3.Y ( check__caps_ainv_apulseG_ai4 A )  ( check__caps_ainv_apulseG_ai3 Y )  ;
   - check_caps.inv.pulseG.i4.Y ( check__caps_ainv_apulseG_ai4 Y )  ( check__caps_ainv_apulseG_ai5 A )  ;
   - check_caps.inv.pulseG.i6.Y ( check__caps_ainv_apulseG_ai7 A )  ( check__caps_ainv_apulseG_ai6 Y )  ;
   - check_caps.inv.pulseG.i5.Y ( check__caps_ainv_apulseG_ai6 A )  ( check__caps_ainv_apulseG_ai5 Y )  ;
   - check_caps.inv.pulseG.i2.Y ( check__caps_ainv_apulseG_ai3 A )  ( check__caps_ainv_apulseG_ai2 Y )  ;
   - check_caps.inv.pulseG.i1.Y ( check__caps_ainv_apulseG_ai2 A )  ( check__caps_ainv_apulseG_ai1 Y )  ;
   - check_caps.inv.elem_c._Reset ( check__caps_ainv_aelem__c_aa1 A )  ( check__caps_ainv_aelem__c_ai1 Y )  ;
   - check_caps.inv.elem_c.a1.Y ( check__caps_ainv_aelem__c_aa1 Y )  ( check__caps_ainv_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_caps.inv.elem_c.n1.Y ( check__caps_ainv_aelem__c_an1 Y )  ( check__caps_ainv_aelem__c_ac1_acx0 in_51_6 )  ;
   - check_caps.inv.elem_c.delay.cx5.out ( check__caps_ainv_aelem__c_adelay_acx6 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx5 out )  ;
   - check_caps.inv.elem_c.delay.cx6.out ( check__caps_ainv_aelem__c_adelay_acx6 out )  ( check__caps_ainv_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx0.out ( check__caps_ainv_aelem__c_adelay_acx0 out )  ( check__caps_ainv_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx1.out ( check__caps_ainv_aelem__c_adelay_acx2 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx1 out )  ;
   - check_caps.inv.elem_c.delay.cx2.out ( check__caps_ainv_aelem__c_adelay_acx2 out )  ( check__caps_ainv_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx3.out ( check__caps_ainv_aelem__c_adelay_acx4 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx3 out )  ;
   - check_caps.inv.elem_c.delay.cx4.out ( check__caps_ainv_aelem__c_adelay_acx4 out )  ( check__caps_ainv_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_caps.inv.elem_c.c1.cx0.out ( check__caps_ainv_aelem__c_ac1_acx0 out )  ( check__caps_ainv_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_caps.cp.pulse ( check__caps_acp_apulseG_aand Y )  ( check__caps_acp_al_50_6 CLK )  ( check__caps_acp_al_51_6 CLK ) 
 ( check__caps_acp_al_52_6 CLK )  ( check__caps_acp_al_53_6 CLK )  ( check__caps_acp_al_54_6 CLK )  ( check__caps_acp_al_55_6 CLK ) 
 ( check__caps_acp_al_56_6 CLK )  ( check__caps_acp_al_57_6 CLK )  ;
   - check_caps.cp.tmp[0] ( check__caps_acp_aor__1 B )  ( check__caps_acp_ainv__3 Y )  ;
   - check_caps.cp.or_1.Y ( check__caps_acp_aor__1 Y )  ( check__caps_acp_acelem_acx0 in_50_6 )  ;
   - check_caps.cp.tmp[1] ( check__caps_acp_ainv__1 A )  ( check__caps_acp_anor__2 Y )  ;
   - check_caps.cp.inv_1.Y ( check__caps_acp_ainv__1 Y )  ( check__caps_acp_acelem_acx0 in_51_6 )  ;
   - check_caps.cp.tmp[2] ( check__caps_acp_ainv__2 A )  ( check__caps_acp_anor__3 Y )  ;
   - check_caps.cp.inv_2.Y ( check__caps_acp_ainv__2 Y )  ( check__caps_acp_acelem_acx0 in_52_6 )  ;
   - check_caps.cp.pulseG.i7.Y ( check__caps_acp_apulseG_ai8 A )  ( check__caps_acp_apulseG_ai7 Y )  ;
   - check_caps.cp.pulseG.i8.Y ( check__caps_acp_apulseG_ai8 Y )  ( check__caps_acp_apulseG_ai9 A )  ;
   - check_caps.cp.pulseG.sig_inv ( check__caps_acp_apulseG_ai Y )  ( check__caps_acp_apulseG_anor B )  ;
   - check_caps.cp.pulseG.sgn ( check__caps_acp_apulseG_aand A )  ( check__caps_acp_apulseG_anor Y )  ( check__caps_acp_apulseG_ai1 A )  ;
   - check_caps.cp.pulseG.i9.Y ( check__caps_acp_apulseG_aand B )  ( check__caps_acp_apulseG_ai9 Y )  ;
   - check_caps.cp.pulseG.i3.Y ( check__caps_acp_apulseG_ai4 A )  ( check__caps_acp_apulseG_ai3 Y )  ;
   - check_caps.cp.pulseG.i4.Y ( check__caps_acp_apulseG_ai4 Y )  ( check__caps_acp_apulseG_ai5 A )  ;
   - check_caps.cp.pulseG.i6.Y ( check__caps_acp_apulseG_ai7 A )  ( check__caps_acp_apulseG_ai6 Y )  ;
   - check_caps.cp.pulseG.i5.Y ( check__caps_acp_apulseG_ai6 A )  ( check__caps_acp_apulseG_ai5 Y )  ;
   - check_caps.cp.pulseG.i2.Y ( check__caps_acp_apulseG_ai3 A )  ( check__caps_acp_apulseG_ai2 Y )  ;
   - check_caps.cp.pulseG.i1.Y ( check__caps_acp_apulseG_ai2 A )  ( check__caps_acp_apulseG_ai1 Y )  ;
   - check_caps.cp.delay1.cx5.out ( check__caps_acp_adelay1_acx6 in_50_6 )  ( check__caps_acp_adelay1_acx5 out )  ;
   - check_caps.cp.delay1.cx6.out ( check__caps_acp_adelay1_acx6 out )  ( check__caps_acp_adelay1_acx7 in_50_6 )  ;
   - check_caps.cp.delay1.cx0.out ( check__caps_acp_adelay1_acx0 out )  ( check__caps_acp_adelay1_acx1 in_50_6 )  ;
   - check_caps.cp.delay1.cx1.out ( check__caps_acp_adelay1_acx2 in_50_6 )  ( check__caps_acp_adelay1_acx1 out )  ;
   - check_caps.cp.delay1.cx2.out ( check__caps_acp_adelay1_acx2 out )  ( check__caps_acp_adelay1_acx3 in_50_6 )  ;
   - check_caps.cp.delay1.cx3.out ( check__caps_acp_adelay1_acx4 in_50_6 )  ( check__caps_acp_adelay1_acx3 out )  ;
   - check_caps.cp.delay1.cx4.out ( check__caps_acp_adelay1_acx4 out )  ( check__caps_acp_adelay1_acx5 in_50_6 )  ;
   - shift_split.tmpRr ( shift__split_adelay2_acx0 in_50_6 )  ( shift__split_adelay1_acx7 out )  ;
   - shift_split.outRequest ( shift__split_adelay2_acx7 out )  ( shift__split_aand2 A )  ( shift__split_aand1 A )  ;
   - shift_split.pulse ( shift__split_apulseG_aand Y )  ( shift__split_acontrolLatch CLK )  ( shift__split_al_50_6 CLK ) 
 ( shift__split_al_51_6 CLK )  ( shift__split_al_52_6 CLK )  ( shift__split_al_53_6 CLK )  ( shift__split_al_54_6 CLK ) 
 ( shift__split_al_55_6 CLK )  ( shift__split_al_56_6 CLK )  ( shift__split_al_57_6 CLK )  ;
   - shift_split.tmp ( shift__split_ainv__r A )  ( shift__split_anor__R Y )  ;
   - shift_split.inv_r.Y ( shift__split_ainv__r Y )  ( shift__split_acelem_acx0 in_52_6 )  ;
   - shift_split.LrTemp ( shift__split_ainv__l Y )  ( shift__split_aor1 B )  ;
   - shift_split.or1.Y ( shift__split_aor1 Y )  ( shift__split_acelem_acx0 in_50_6 )  ;
   - shift_split.controlOut ( shift__split_ainv__ctr A )  ( shift__split_acontrolLatch Q )  ( shift__split_aand1 B )  ;
   - shift_split.ctrlOut_inv ( shift__split_ainv__ctr Y )  ( shift__split_aand2 B )  ;
   - shift_split.RaTemp ( shift__split_anor__R B )  ( shift__split_aor Y )  ;
   - shift_split.CrTemp ( shift__split_aor2 B )  ( shift__split_ainv__c Y )  ;
   - shift_split.or2.Y ( shift__split_aor2 Y )  ( shift__split_acelem_acx0 in_51_6 )  ;
   - shift_split.delay2.cx5.out ( shift__split_adelay2_acx6 in_50_6 )  ( shift__split_adelay2_acx5 out )  ;
   - shift_split.delay2.cx6.out ( shift__split_adelay2_acx6 out )  ( shift__split_adelay2_acx7 in_50_6 )  ;
   - shift_split.delay2.cx0.out ( shift__split_adelay2_acx0 out )  ( shift__split_adelay2_acx1 in_50_6 )  ;
   - shift_split.delay2.cx1.out ( shift__split_adelay2_acx2 in_50_6 )  ( shift__split_adelay2_acx1 out )  ;
   - shift_split.delay2.cx2.out ( shift__split_adelay2_acx2 out )  ( shift__split_adelay2_acx3 in_50_6 )  ;
   - shift_split.delay2.cx3.out ( shift__split_adelay2_acx4 in_50_6 )  ( shift__split_adelay2_acx3 out )  ;
   - shift_split.delay2.cx4.out ( shift__split_adelay2_acx4 out )  ( shift__split_adelay2_acx5 in_50_6 )  ;
   - shift_split.pulseG.i7.Y ( shift__split_apulseG_ai8 A )  ( shift__split_apulseG_ai7 Y )  ;
   - shift_split.pulseG.i8.Y ( shift__split_apulseG_ai8 Y )  ( shift__split_apulseG_ai9 A )  ;
   - shift_split.pulseG.sig_inv ( shift__split_apulseG_ai Y )  ( shift__split_apulseG_anor B )  ;
   - shift_split.pulseG.sgn ( shift__split_apulseG_aand A )  ( shift__split_apulseG_anor Y )  ( shift__split_apulseG_ai1 A )  ;
   - shift_split.pulseG.i9.Y ( shift__split_apulseG_aand B )  ( shift__split_apulseG_ai9 Y )  ;
   - shift_split.pulseG.i3.Y ( shift__split_apulseG_ai4 A )  ( shift__split_apulseG_ai3 Y )  ;
   - shift_split.pulseG.i4.Y ( shift__split_apulseG_ai4 Y )  ( shift__split_apulseG_ai5 A )  ;
   - shift_split.pulseG.i6.Y ( shift__split_apulseG_ai7 A )  ( shift__split_apulseG_ai6 Y )  ;
   - shift_split.pulseG.i5.Y ( shift__split_apulseG_ai6 A )  ( shift__split_apulseG_ai5 Y )  ;
   - shift_split.pulseG.i2.Y ( shift__split_apulseG_ai3 A )  ( shift__split_apulseG_ai2 Y )  ;
   - shift_split.pulseG.i1.Y ( shift__split_apulseG_ai2 A )  ( shift__split_apulseG_ai1 Y )  ;
   - shift_split.delay1.cx5.out ( shift__split_adelay1_acx6 in_50_6 )  ( shift__split_adelay1_acx5 out )  ;
   - shift_split.delay1.cx6.out ( shift__split_adelay1_acx6 out )  ( shift__split_adelay1_acx7 in_50_6 )  ;
   - shift_split.delay1.cx0.out ( shift__split_adelay1_acx0 out )  ( shift__split_adelay1_acx1 in_50_6 )  ;
   - shift_split.delay1.cx1.out ( shift__split_adelay1_acx2 in_50_6 )  ( shift__split_adelay1_acx1 out )  ;
   - shift_split.delay1.cx2.out ( shift__split_adelay1_acx2 out )  ( shift__split_adelay1_acx3 in_50_6 )  ;
   - shift_split.delay1.cx3.out ( shift__split_adelay1_acx4 in_50_6 )  ( shift__split_adelay1_acx3 out )  ;
   - shift_split.delay1.cx4.out ( shift__split_adelay1_acx4 out )  ( shift__split_adelay1_acx5 in_50_6 )  ;
   - copy_P.pulse ( copy__P_apulseG_aand Y )  ( copy__P_al_50_6 CLK )  ( copy__P_al_51_6 CLK ) 
 ( copy__P_al_52_6 CLK )  ( copy__P_al_53_6 CLK )  ( copy__P_al_54_6 CLK )  ( copy__P_al_55_6 CLK ) 
 ( copy__P_al_56_6 CLK )  ( copy__P_al_57_6 CLK )  ;
   - copy_P.tmp[0] ( copy__P_aor__1 B )  ( copy__P_ainv__3 Y )  ;
   - copy_P.or_1.Y ( copy__P_aor__1 Y )  ( copy__P_acelem_acx0 in_50_6 )  ;
   - copy_P.tmp[1] ( copy__P_ainv__1 A )  ( copy__P_anor__2 Y )  ;
   - copy_P.inv_1.Y ( copy__P_ainv__1 Y )  ( copy__P_acelem_acx0 in_51_6 )  ;
   - copy_P.tmp[2] ( copy__P_ainv__2 A )  ( copy__P_anor__3 Y )  ;
   - copy_P.inv_2.Y ( copy__P_ainv__2 Y )  ( copy__P_acelem_acx0 in_52_6 )  ;
   - copy_P.pulseG.i7.Y ( copy__P_apulseG_ai8 A )  ( copy__P_apulseG_ai7 Y )  ;
   - copy_P.pulseG.i8.Y ( copy__P_apulseG_ai8 Y )  ( copy__P_apulseG_ai9 A )  ;
   - copy_P.pulseG.sig_inv ( copy__P_apulseG_ai Y )  ( copy__P_apulseG_anor B )  ;
   - copy_P.pulseG.sgn ( copy__P_apulseG_aand A )  ( copy__P_apulseG_anor Y )  ( copy__P_apulseG_ai1 A )  ;
   - copy_P.pulseG.i9.Y ( copy__P_apulseG_aand B )  ( copy__P_apulseG_ai9 Y )  ;
   - copy_P.pulseG.i3.Y ( copy__P_apulseG_ai4 A )  ( copy__P_apulseG_ai3 Y )  ;
   - copy_P.pulseG.i4.Y ( copy__P_apulseG_ai4 Y )  ( copy__P_apulseG_ai5 A )  ;
   - copy_P.pulseG.i6.Y ( copy__P_apulseG_ai7 A )  ( copy__P_apulseG_ai6 Y )  ;
   - copy_P.pulseG.i5.Y ( copy__P_apulseG_ai6 A )  ( copy__P_apulseG_ai5 Y )  ;
   - copy_P.pulseG.i2.Y ( copy__P_apulseG_ai3 A )  ( copy__P_apulseG_ai2 Y )  ;
   - copy_P.pulseG.i1.Y ( copy__P_apulseG_ai2 A )  ( copy__P_apulseG_ai1 Y )  ;
   - copy_P.delay1.cx5.out ( copy__P_adelay1_acx6 in_50_6 )  ( copy__P_adelay1_acx5 out )  ;
   - copy_P.delay1.cx6.out ( copy__P_adelay1_acx6 out )  ( copy__P_adelay1_acx7 in_50_6 )  ;
   - copy_P.delay1.cx0.out ( copy__P_adelay1_acx0 out )  ( copy__P_adelay1_acx1 in_50_6 )  ;
   - copy_P.delay1.cx1.out ( copy__P_adelay1_acx2 in_50_6 )  ( copy__P_adelay1_acx1 out )  ;
   - copy_P.delay1.cx2.out ( copy__P_adelay1_acx2 out )  ( copy__P_adelay1_acx3 in_50_6 )  ;
   - copy_P.delay1.cx3.out ( copy__P_adelay1_acx4 in_50_6 )  ( copy__P_adelay1_acx3 out )  ;
   - copy_P.delay1.cx4.out ( copy__P_adelay1_acx4 out )  ( copy__P_adelay1_acx5 in_50_6 )  ;
   - copy_ctrl_shift.pulse ( copy__ctrl__shift_apulseG_aand Y )  ( copy__ctrl__shift_al_50_6 CLK )  ;
   - copy_ctrl_shift.tmp[0] ( copy__ctrl__shift_aor__1 B )  ( copy__ctrl__shift_ainv__3 Y )  ;
   - copy_ctrl_shift.or_1.Y ( copy__ctrl__shift_aor__1 Y )  ( copy__ctrl__shift_acelem_acx0 in_50_6 )  ;
   - copy_ctrl_shift.tmp[1] ( copy__ctrl__shift_ainv__1 A )  ( copy__ctrl__shift_anor__2 Y )  ;
   - copy_ctrl_shift.inv_1.Y ( copy__ctrl__shift_ainv__1 Y )  ( copy__ctrl__shift_acelem_acx0 in_51_6 )  ;
   - copy_ctrl_shift.tmp[2] ( copy__ctrl__shift_ainv__2 A )  ( copy__ctrl__shift_anor__3 Y )  ;
   - copy_ctrl_shift.inv_2.Y ( copy__ctrl__shift_ainv__2 Y )  ( copy__ctrl__shift_acelem_acx0 in_52_6 )  ;
   - copy_ctrl_shift.pulseG.i7.Y ( copy__ctrl__shift_apulseG_ai8 A )  ( copy__ctrl__shift_apulseG_ai7 Y )  ;
   - copy_ctrl_shift.pulseG.i8.Y ( copy__ctrl__shift_apulseG_ai8 Y )  ( copy__ctrl__shift_apulseG_ai9 A )  ;
   - copy_ctrl_shift.pulseG.sig_inv ( copy__ctrl__shift_apulseG_ai Y )  ( copy__ctrl__shift_apulseG_anor B )  ;
   - copy_ctrl_shift.pulseG.sgn ( copy__ctrl__shift_apulseG_aand A )  ( copy__ctrl__shift_apulseG_anor Y )  ( copy__ctrl__shift_apulseG_ai1 A )  ;
   - copy_ctrl_shift.pulseG.i9.Y ( copy__ctrl__shift_apulseG_aand B )  ( copy__ctrl__shift_apulseG_ai9 Y )  ;
   - copy_ctrl_shift.pulseG.i3.Y ( copy__ctrl__shift_apulseG_ai4 A )  ( copy__ctrl__shift_apulseG_ai3 Y )  ;
   - copy_ctrl_shift.pulseG.i4.Y ( copy__ctrl__shift_apulseG_ai4 Y )  ( copy__ctrl__shift_apulseG_ai5 A )  ;
   - copy_ctrl_shift.pulseG.i6.Y ( copy__ctrl__shift_apulseG_ai7 A )  ( copy__ctrl__shift_apulseG_ai6 Y )  ;
   - copy_ctrl_shift.pulseG.i5.Y ( copy__ctrl__shift_apulseG_ai6 A )  ( copy__ctrl__shift_apulseG_ai5 Y )  ;
   - copy_ctrl_shift.pulseG.i2.Y ( copy__ctrl__shift_apulseG_ai3 A )  ( copy__ctrl__shift_apulseG_ai2 Y )  ;
   - copy_ctrl_shift.pulseG.i1.Y ( copy__ctrl__shift_apulseG_ai2 A )  ( copy__ctrl__shift_apulseG_ai1 Y )  ;
   - copy_ctrl_shift.delay1.cx5.out ( copy__ctrl__shift_adelay1_acx6 in_50_6 )  ( copy__ctrl__shift_adelay1_acx5 out )  ;
   - copy_ctrl_shift.delay1.cx6.out ( copy__ctrl__shift_adelay1_acx6 out )  ( copy__ctrl__shift_adelay1_acx7 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx0.out ( copy__ctrl__shift_adelay1_acx0 out )  ( copy__ctrl__shift_adelay1_acx1 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx1.out ( copy__ctrl__shift_adelay1_acx2 in_50_6 )  ( copy__ctrl__shift_adelay1_acx1 out )  ;
   - copy_ctrl_shift.delay1.cx2.out ( copy__ctrl__shift_adelay1_acx2 out )  ( copy__ctrl__shift_adelay1_acx3 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx3.out ( copy__ctrl__shift_adelay1_acx4 in_50_6 )  ( copy__ctrl__shift_adelay1_acx3 out )  ;
   - copy_ctrl_shift.delay1.cx4.out ( copy__ctrl__shift_adelay1_acx4 out )  ( copy__ctrl__shift_adelay1_acx5 in_50_6 )  ;
   - shft.compOut.d[0] ( shft_acomps_al_50_6 D )  ( shft_acomp_aadd_57_6_acx3 out )  ;
   - shft.compOut.r ( shft_acomps_ainv__3 A )  ( shft_acomp_adelay3_acx7 out )  ;
   - shft.compOut.a ( shft_acomps_apulseG_ai A )  ( shft_acomps_adelay1_acx0 in_50_6 )  ( shft_acomps_acelem_acx0 out ) 
 ( shft_acomp_anor B )  ;
   - shft.comp1.d[0] ( shft_acomps_al_50_6 Q )  ( shft_amerge_amux_50_6 S )  ( shft_amerge_amux_51_6 S ) 
 ( shft_amerge_amux_52_6 S )  ( shft_amerge_amux_53_6 S )  ( shft_amerge_amux_54_6 S )  ( shft_amerge_amux_55_6 S ) 
 ( shft_amerge_amux_56_6 S )  ( shft_amerge_amux_57_6 S )  ( shft_amerge_ainv1__Cd A )  ( shft_amerge_aand1 A ) 
 ( shft_asplit_acontrolLatch D )  ;
   - shft.comp1.r ( shft_acomps_adelay1_acx7 out )  ( shft_amerge_adelay1_acx0 in_50_6 )  ( shft_asplit_ainv__c A )  ;
   - shft.comp1.a ( shft_acomps_anor__2 B )  ( shft_asplit_apulseG_ai A )  ( shft_asplit_adelay1_acx0 in_50_6 ) 
 ( shft_asplit_acelem_acx0 out )  ( shft_asums_anor__3 B )  ;
   - shft.comp2.a ( shft_acomps_anor__3 B )  ( shft_amerge_adelay2_acx0 in_50_6 )  ( shft_amerge_apulseG_ai A ) 
 ( shft_amerge_aor Y )  ;
   - shft.Sum.d[0] ( shft_aadd__key_aadd_50_6_acx3 out )  ( shft_asums_al_50_6 D )  ;
   - shft.Sum.d[1] ( shft_aadd__key_aadd_51_6_acx3 out )  ( shft_asums_al_51_6 D )  ;
   - shft.Sum.d[2] ( shft_aadd__key_aadd_52_6_acx3 out )  ( shft_asums_al_52_6 D )  ;
   - shft.Sum.d[3] ( shft_aadd__key_aadd_53_6_acx3 out )  ( shft_asums_al_53_6 D )  ;
   - shft.Sum.d[4] ( shft_aadd__key_aadd_54_6_acx3 out )  ( shft_asums_al_54_6 D )  ;
   - shft.Sum.d[5] ( shft_aadd__key_aadd_55_6_acx3 out )  ( shft_asums_al_55_6 D )  ;
   - shft.Sum.d[6] ( shft_aadd__key_aadd_56_6_acx3 out )  ( shft_asums_al_56_6 D )  ;
   - shft.Sum.d[7] ( shft_aadd__key_aadd_57_6_acx3 out )  ( shft_asums_al_57_6 D )  ;
   - shft.Sum.r ( shft_aadd__key_adelay2_acx7 out )  ( shft_asums_ainv__3 A )  ;
   - shft.Sum.a ( shft_aadd__key_anor B )  ( shft_asums_apulseG_ai A )  ( shft_asums_adelay1_acx0 in_50_6 ) 
 ( shft_asums_acelem_acx0 out )  ;
   - shft.subIn.d[0] ( shft_amerge_amux_50_6 A )  ( shft_asplit_al_50_6 Q )  ( shft_asub_al1_50_6 D )  ;
   - shft.subIn.d[1] ( shft_amerge_amux_51_6 A )  ( shft_asplit_al_51_6 Q )  ( shft_asub_al1_51_6 D )  ;
   - shft.subIn.d[2] ( shft_amerge_amux_52_6 A )  ( shft_asplit_al_52_6 Q )  ( shft_asub_al1_52_6 D )  ;
   - shft.subIn.d[3] ( shft_amerge_amux_53_6 A )  ( shft_asplit_al_53_6 Q )  ( shft_asub_al1_53_6 D )  ;
   - shft.subIn.d[4] ( shft_amerge_amux_54_6 A )  ( shft_asplit_al_54_6 Q )  ( shft_asub_al1_54_6 D )  ;
   - shft.subIn.d[5] ( shft_amerge_amux_55_6 A )  ( shft_asplit_al_55_6 Q )  ( shft_asub_al1_55_6 D )  ;
   - shft.subIn.d[6] ( shft_amerge_amux_56_6 A )  ( shft_asplit_al_56_6 Q )  ( shft_asub_al1_56_6 D )  ;
   - shft.subIn.d[7] ( shft_amerge_amux_57_6 A )  ( shft_asplit_al_57_6 Q )  ( shft_asub_al1_57_6 D )  ;
   - shft.toMux.r ( shft_amerge_ainv__L1 A )  ( shft_asplit_aand1 Y )  ;
   - shft.toMux.a ( shft_amerge_acelem1_acx0 out )  ( shft_amerge_aor A )  ( shft_asplit_aor A )  ;
   - shft.subOut.d[0] ( shft_amerge_amux_50_6 B )  ( shft_asub_aadd_50_6_acx3 out )  ;
   - shft.subOut.d[1] ( shft_amerge_amux_51_6 B )  ( shft_asub_aadd_51_6_acx3 out )  ;
   - shft.subOut.d[2] ( shft_amerge_amux_52_6 B )  ( shft_asub_aadd_52_6_acx3 out )  ;
   - shft.subOut.d[3] ( shft_amerge_amux_53_6 B )  ( shft_asub_aadd_53_6_acx3 out )  ;
   - shft.subOut.d[4] ( shft_amerge_amux_54_6 B )  ( shft_asub_aadd_54_6_acx3 out )  ;
   - shft.subOut.d[5] ( shft_amerge_amux_55_6 B )  ( shft_asub_aadd_55_6_acx3 out )  ;
   - shft.subOut.d[6] ( shft_amerge_amux_56_6 B )  ( shft_asub_aadd_56_6_acx3 out )  ;
   - shft.subOut.d[7] ( shft_amerge_amux_57_6 B )  ( shft_asub_aadd_57_6_acx3 out )  ;
   - shft.subOut.r ( shft_amerge_ainv__L2 A )  ( shft_asub_adelay2_acx7 out )  ;
   - shft.subOut.a ( shft_amerge_acelem2_acx0 out )  ( shft_amerge_aor B )  ( shft_asub_anor B )  ;
   - shft.compSum.d[0] ( shft_asplit_al_50_6 D )  ( shft_asums_al_50_6 Q )  ( shft_acomp_al1_50_6 D )  ;
   - shft.compSum.d[1] ( shft_asplit_al_51_6 D )  ( shft_asums_al_51_6 Q )  ( shft_acomp_al1_51_6 D )  ;
   - shft.compSum.d[2] ( shft_asplit_al_52_6 D )  ( shft_asums_al_52_6 Q )  ( shft_acomp_al1_52_6 D )  ;
   - shft.compSum.d[3] ( shft_asplit_al_53_6 D )  ( shft_asums_al_53_6 Q )  ( shft_acomp_al1_53_6 D )  ;
   - shft.compSum.d[4] ( shft_asplit_al_54_6 D )  ( shft_asums_al_54_6 Q )  ( shft_acomp_al1_54_6 D )  ;
   - shft.compSum.d[5] ( shft_asplit_al_55_6 D )  ( shft_asums_al_55_6 Q )  ( shft_acomp_al1_55_6 D )  ;
   - shft.compSum.d[6] ( shft_asplit_al_56_6 D )  ( shft_asums_al_56_6 Q )  ( shft_acomp_al1_56_6 D )  ;
   - shft.compSum.d[7] ( shft_asplit_al_57_6 D )  ( shft_asums_al_57_6 Q )  ( shft_acomp_al1_57_6 D )  ;
   - shft.compSum.r ( shft_asplit_ainv__l A )  ( shft_asums_adelay1_acx7 out )  ( shft_acomp_ainv__l1 A )  ;
   - shft.subIn.r ( shft_asplit_aand2 Y )  ( shft_asub_ainv__l1 A )  ;
   - shft.subIn.a ( shft_asplit_aor B )  ( shft_asub_apulseG_ai A )  ( shft_asub_adelay1_acx0 in_50_6 ) 
 ( shft_asub_acelem_acx0 out )  ( shft_asrc2_anor B )  ;
   - shft.compSum.a ( shft_asums_anor__2 B )  ( shft_acomp_apulseG_ai A )  ( shft_acomp_adelay1_acx0 in_50_6 ) 
 ( shft_acomp_acelem_acx0 out )  ( shft_asrc1_anor B )  ;
   - shft.negSrc1.d[0] ( shft_acomp_al2_50_6 D )  ( shft_asrc1_asetGND0 Y )  ;
   - shft.negSrc1.d[1] ( shft_acomp_al2_51_6 D )  ( shft_asrc1_asetGND1 Y )  ;
   - shft.negSrc1.d[2] ( shft_acomp_al2_52_6 D )  ( shft_asrc1_asetGND2 Y )  ;
   - shft.negSrc1.d[3] ( shft_acomp_al2_53_6 D )  ( shft_asrc1_asetGND3 Y )  ;
   - shft.negSrc1.d[4] ( shft_acomp_al2_54_6 D )  ( shft_asrc1_asetGND4 Y )  ;
   - shft.negSrc1.d[5] ( shft_acomp_al2_55_6 D )  ( shft_asrc1_asetGND5 Y )  ;
   - shft.negSrc1.d[6] ( shft_acomp_al2_56_6 D )  ( shft_asrc1_asetGND6 Y )  ;
   - shft.negSrc1.d[7] ( shft_acomp_al2_57_6 D )  ( shft_asrc1_asetGND7 Y )  ;
   - shft.negSrc1.r ( shft_acomp_ainv__l2 A )  ( shft_asrc1_anor Y )  ;
   - shft.negSrc2.d[0] ( shft_asub_al2_50_6 D )  ( shft_asrc2_asetGND0 Y )  ;
   - shft.negSrc2.d[1] ( shft_asub_al2_51_6 D )  ( shft_asrc2_asetGND1 Y )  ;
   - shft.negSrc2.d[2] ( shft_asub_al2_52_6 D )  ( shft_asrc2_asetGND2 Y )  ;
   - shft.negSrc2.d[3] ( shft_asub_al2_53_6 D )  ( shft_asrc2_asetGND3 Y )  ;
   - shft.negSrc2.d[4] ( shft_asub_al2_54_6 D )  ( shft_asrc2_asetGND4 Y )  ;
   - shft.negSrc2.d[5] ( shft_asub_al2_55_6 D )  ( shft_asrc2_asetGND5 Y )  ;
   - shft.negSrc2.d[6] ( shft_asub_al2_56_6 D )  ( shft_asrc2_asetGND6 Y )  ;
   - shft.negSrc2.d[7] ( shft_asub_al2_57_6 D )  ( shft_asrc2_asetGND7 Y )  ;
   - shft.negSrc2.r ( shft_asub_ainv__l2 A )  ( shft_asrc2_anor Y )  ;
   - shft.comps.pulse ( shft_acomps_apulseG_aand Y )  ( shft_acomps_al_50_6 CLK )  ;
   - shft.comps.tmp[0] ( shft_acomps_aor__1 B )  ( shft_acomps_ainv__3 Y )  ;
   - shft.comps.or_1.Y ( shft_acomps_aor__1 Y )  ( shft_acomps_acelem_acx0 in_50_6 )  ;
   - shft.comps.tmp[1] ( shft_acomps_ainv__1 A )  ( shft_acomps_anor__2 Y )  ;
   - shft.comps.inv_1.Y ( shft_acomps_ainv__1 Y )  ( shft_acomps_acelem_acx0 in_51_6 )  ;
   - shft.comps.tmp[2] ( shft_acomps_ainv__2 A )  ( shft_acomps_anor__3 Y )  ;
   - shft.comps.inv_2.Y ( shft_acomps_ainv__2 Y )  ( shft_acomps_acelem_acx0 in_52_6 )  ;
   - shft.comps.pulseG.i7.Y ( shft_acomps_apulseG_ai8 A )  ( shft_acomps_apulseG_ai7 Y )  ;
   - shft.comps.pulseG.i8.Y ( shft_acomps_apulseG_ai8 Y )  ( shft_acomps_apulseG_ai9 A )  ;
   - shft.comps.pulseG.sig_inv ( shft_acomps_apulseG_ai Y )  ( shft_acomps_apulseG_anor B )  ;
   - shft.comps.pulseG.sgn ( shft_acomps_apulseG_aand A )  ( shft_acomps_apulseG_anor Y )  ( shft_acomps_apulseG_ai1 A )  ;
   - shft.comps.pulseG.i9.Y ( shft_acomps_apulseG_aand B )  ( shft_acomps_apulseG_ai9 Y )  ;
   - shft.comps.pulseG.i3.Y ( shft_acomps_apulseG_ai4 A )  ( shft_acomps_apulseG_ai3 Y )  ;
   - shft.comps.pulseG.i4.Y ( shft_acomps_apulseG_ai4 Y )  ( shft_acomps_apulseG_ai5 A )  ;
   - shft.comps.pulseG.i6.Y ( shft_acomps_apulseG_ai7 A )  ( shft_acomps_apulseG_ai6 Y )  ;
   - shft.comps.pulseG.i5.Y ( shft_acomps_apulseG_ai6 A )  ( shft_acomps_apulseG_ai5 Y )  ;
   - shft.comps.pulseG.i2.Y ( shft_acomps_apulseG_ai3 A )  ( shft_acomps_apulseG_ai2 Y )  ;
   - shft.comps.pulseG.i1.Y ( shft_acomps_apulseG_ai2 A )  ( shft_acomps_apulseG_ai1 Y )  ;
   - shft.comps.delay1.cx5.out ( shft_acomps_adelay1_acx6 in_50_6 )  ( shft_acomps_adelay1_acx5 out )  ;
   - shft.comps.delay1.cx6.out ( shft_acomps_adelay1_acx6 out )  ( shft_acomps_adelay1_acx7 in_50_6 )  ;
   - shft.comps.delay1.cx0.out ( shft_acomps_adelay1_acx0 out )  ( shft_acomps_adelay1_acx1 in_50_6 )  ;
   - shft.comps.delay1.cx1.out ( shft_acomps_adelay1_acx2 in_50_6 )  ( shft_acomps_adelay1_acx1 out )  ;
   - shft.comps.delay1.cx2.out ( shft_acomps_adelay1_acx2 out )  ( shft_acomps_adelay1_acx3 in_50_6 )  ;
   - shft.comps.delay1.cx3.out ( shft_acomps_adelay1_acx4 in_50_6 )  ( shft_acomps_adelay1_acx3 out )  ;
   - shft.comps.delay1.cx4.out ( shft_acomps_adelay1_acx4 out )  ( shft_acomps_adelay1_acx5 in_50_6 )  ;
   - shft.add_key.tmp_Rr ( shft_aadd__key_adelay2_acx0 in_50_6 )  ( shft_aadd__key_adelay1_acx7 out )  ;
   - shft.add_key.tmp_Ra ( shft_aadd__key_ainv__r A )  ( shft_aadd__key_anor Y )  ;
   - shft.add_key.inv_r.Y ( shft_aadd__key_ainv__r Y )  ( shft_aadd__key_acelem_acx0 in_52_6 )  ;
   - shft.add_key.tmp[1] ( shft_aadd__key_ainv__l2 Y )  ( shft_aadd__key_aor__l2 B )  ;
   - shft.add_key.pulse ( shft_aadd__key_apulseG_aand Y )  ( shft_aadd__key_al1_50_6 CLK )  ( shft_aadd__key_al1_51_6 CLK ) 
 ( shft_aadd__key_al1_52_6 CLK )  ( shft_aadd__key_al1_53_6 CLK )  ( shft_aadd__key_al1_54_6 CLK )  ( shft_aadd__key_al1_55_6 CLK ) 
 ( shft_aadd__key_al1_56_6 CLK )  ( shft_aadd__key_al1_57_6 CLK )  ( shft_aadd__key_al2_50_6 CLK )  ( shft_aadd__key_al2_51_6 CLK ) 
 ( shft_aadd__key_al2_52_6 CLK )  ( shft_aadd__key_al2_53_6 CLK )  ( shft_aadd__key_al2_54_6 CLK )  ( shft_aadd__key_al2_55_6 CLK ) 
 ( shft_aadd__key_al2_56_6 CLK )  ( shft_aadd__key_al2_57_6 CLK )  ;
   - shft.add_key.in1[0] ( shft_aadd__key_aadd_50_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_50_6 )  ( shft_aadd__key_al1_50_6 Q )  ;
   - shft.add_key.in2[0] ( shft_aadd__key_aadd_50_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_51_6 )  ( shft_aadd__key_al2_50_6 Q )  ;
   - shft.add_key.cin0 ( shft_aadd__key_aadd_50_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_52_6 )  ( shft_aadd__key_atoGND Y )  ;
   - shft.add_key.cout[0] ( shft_aadd__key_aadd_50_6_acx1 out )  ( shft_aadd__key_aadd_51_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[1] ( shft_aadd__key_aadd_51_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_50_6 )  ( shft_aadd__key_al1_51_6 Q )  ;
   - shft.add_key.in2[1] ( shft_aadd__key_aadd_51_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_51_6 )  ( shft_aadd__key_al2_51_6 Q )  ;
   - shft.add_key.cout[1] ( shft_aadd__key_aadd_51_6_acx1 out )  ( shft_aadd__key_aadd_52_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[2] ( shft_aadd__key_aadd_52_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_50_6 )  ( shft_aadd__key_al1_52_6 Q )  ;
   - shft.add_key.in2[2] ( shft_aadd__key_aadd_52_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_51_6 )  ( shft_aadd__key_al2_52_6 Q )  ;
   - shft.add_key.cout[2] ( shft_aadd__key_aadd_52_6_acx1 out )  ( shft_aadd__key_aadd_53_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[3] ( shft_aadd__key_aadd_53_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_50_6 )  ( shft_aadd__key_al1_53_6 Q )  ;
   - shft.add_key.in2[3] ( shft_aadd__key_aadd_53_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_51_6 )  ( shft_aadd__key_al2_53_6 Q )  ;
   - shft.add_key.cout[3] ( shft_aadd__key_aadd_53_6_acx1 out )  ( shft_aadd__key_aadd_54_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[4] ( shft_aadd__key_aadd_54_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_50_6 )  ( shft_aadd__key_al1_54_6 Q )  ;
   - shft.add_key.in2[4] ( shft_aadd__key_aadd_54_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_51_6 )  ( shft_aadd__key_al2_54_6 Q )  ;
   - shft.add_key.cout[4] ( shft_aadd__key_aadd_54_6_acx1 out )  ( shft_aadd__key_aadd_55_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[5] ( shft_aadd__key_aadd_55_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_50_6 )  ( shft_aadd__key_al1_55_6 Q )  ;
   - shft.add_key.in2[5] ( shft_aadd__key_aadd_55_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_51_6 )  ( shft_aadd__key_al2_55_6 Q )  ;
   - shft.add_key.cout[5] ( shft_aadd__key_aadd_55_6_acx1 out )  ( shft_aadd__key_aadd_56_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[6] ( shft_aadd__key_aadd_56_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_50_6 )  ( shft_aadd__key_al1_56_6 Q )  ;
   - shft.add_key.in2[6] ( shft_aadd__key_aadd_56_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_51_6 )  ( shft_aadd__key_al2_56_6 Q )  ;
   - shft.add_key.cout[6] ( shft_aadd__key_aadd_56_6_acx1 out )  ( shft_aadd__key_aadd_57_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[7] ( shft_aadd__key_aadd_57_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_50_6 )  ( shft_aadd__key_al1_57_6 Q )  ;
   - shft.add_key.in2[7] ( shft_aadd__key_aadd_57_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_51_6 )  ( shft_aadd__key_al2_57_6 Q )  ;
   - shft.add_key.cout[7] ( shft_aadd__key_aadd_57_6_acx1 out )  ;
   - shft.add_key.tmp[0] ( shft_aadd__key_ainv__l1 Y )  ( shft_aadd__key_aor__l1 B )  ;
   - shft.add_key.or_l1.Y ( shft_aadd__key_aor__l1 Y )  ( shft_aadd__key_acelem_acx0 in_50_6 )  ;
   - shft.add_key.or_l2.Y ( shft_aadd__key_aor__l2 Y )  ( shft_aadd__key_acelem_acx0 in_51_6 )  ;
   - shft.add_key.delay2.cx5.out ( shft_aadd__key_adelay2_acx6 in_50_6 )  ( shft_aadd__key_adelay2_acx5 out )  ;
   - shft.add_key.delay2.cx6.out ( shft_aadd__key_adelay2_acx6 out )  ( shft_aadd__key_adelay2_acx7 in_50_6 )  ;
   - shft.add_key.delay2.cx0.out ( shft_aadd__key_adelay2_acx0 out )  ( shft_aadd__key_adelay2_acx1 in_50_6 )  ;
   - shft.add_key.delay2.cx1.out ( shft_aadd__key_adelay2_acx2 in_50_6 )  ( shft_aadd__key_adelay2_acx1 out )  ;
   - shft.add_key.delay2.cx2.out ( shft_aadd__key_adelay2_acx2 out )  ( shft_aadd__key_adelay2_acx3 in_50_6 )  ;
   - shft.add_key.delay2.cx3.out ( shft_aadd__key_adelay2_acx4 in_50_6 )  ( shft_aadd__key_adelay2_acx3 out )  ;
   - shft.add_key.delay2.cx4.out ( shft_aadd__key_adelay2_acx4 out )  ( shft_aadd__key_adelay2_acx5 in_50_6 )  ;
   - shft.add_key.pulseG.i7.Y ( shft_aadd__key_apulseG_ai8 A )  ( shft_aadd__key_apulseG_ai7 Y )  ;
   - shft.add_key.pulseG.i8.Y ( shft_aadd__key_apulseG_ai8 Y )  ( shft_aadd__key_apulseG_ai9 A )  ;
   - shft.add_key.pulseG.sig_inv ( shft_aadd__key_apulseG_ai Y )  ( shft_aadd__key_apulseG_anor B )  ;
   - shft.add_key.pulseG.sgn ( shft_aadd__key_apulseG_aand A )  ( shft_aadd__key_apulseG_anor Y )  ( shft_aadd__key_apulseG_ai1 A )  ;
   - shft.add_key.pulseG.i9.Y ( shft_aadd__key_apulseG_aand B )  ( shft_aadd__key_apulseG_ai9 Y )  ;
   - shft.add_key.pulseG.i3.Y ( shft_aadd__key_apulseG_ai4 A )  ( shft_aadd__key_apulseG_ai3 Y )  ;
   - shft.add_key.pulseG.i4.Y ( shft_aadd__key_apulseG_ai4 Y )  ( shft_aadd__key_apulseG_ai5 A )  ;
   - shft.add_key.pulseG.i6.Y ( shft_aadd__key_apulseG_ai7 A )  ( shft_aadd__key_apulseG_ai6 Y )  ;
   - shft.add_key.pulseG.i5.Y ( shft_aadd__key_apulseG_ai6 A )  ( shft_aadd__key_apulseG_ai5 Y )  ;
   - shft.add_key.pulseG.i2.Y ( shft_aadd__key_apulseG_ai3 A )  ( shft_aadd__key_apulseG_ai2 Y )  ;
   - shft.add_key.pulseG.i1.Y ( shft_aadd__key_apulseG_ai2 A )  ( shft_aadd__key_apulseG_ai1 Y )  ;
   - shft.add_key.add[0]._YC ( shft_aadd__key_aadd_50_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_50_6_acx0 out )  ( shft_aadd__key_aadd_50_6_acx1 in_50_6 )  ;
   - shft.add_key.add[0]._YS ( shft_aadd__key_aadd_50_6_acx2 out )  ( shft_aadd__key_aadd_50_6_acx3 in_50_6 )  ;
   - shft.add_key.add[1]._YC ( shft_aadd__key_aadd_51_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_51_6_acx0 out )  ( shft_aadd__key_aadd_51_6_acx1 in_50_6 )  ;
   - shft.add_key.add[1]._YS ( shft_aadd__key_aadd_51_6_acx2 out )  ( shft_aadd__key_aadd_51_6_acx3 in_50_6 )  ;
   - shft.add_key.add[2]._YC ( shft_aadd__key_aadd_52_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_52_6_acx0 out )  ( shft_aadd__key_aadd_52_6_acx1 in_50_6 )  ;
   - shft.add_key.add[2]._YS ( shft_aadd__key_aadd_52_6_acx2 out )  ( shft_aadd__key_aadd_52_6_acx3 in_50_6 )  ;
   - shft.add_key.add[3]._YC ( shft_aadd__key_aadd_53_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_53_6_acx0 out )  ( shft_aadd__key_aadd_53_6_acx1 in_50_6 )  ;
   - shft.add_key.add[3]._YS ( shft_aadd__key_aadd_53_6_acx2 out )  ( shft_aadd__key_aadd_53_6_acx3 in_50_6 )  ;
   - shft.add_key.add[4]._YC ( shft_aadd__key_aadd_54_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_54_6_acx0 out )  ( shft_aadd__key_aadd_54_6_acx1 in_50_6 )  ;
   - shft.add_key.add[4]._YS ( shft_aadd__key_aadd_54_6_acx2 out )  ( shft_aadd__key_aadd_54_6_acx3 in_50_6 )  ;
   - shft.add_key.add[5]._YC ( shft_aadd__key_aadd_55_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_55_6_acx0 out )  ( shft_aadd__key_aadd_55_6_acx1 in_50_6 )  ;
   - shft.add_key.add[5]._YS ( shft_aadd__key_aadd_55_6_acx2 out )  ( shft_aadd__key_aadd_55_6_acx3 in_50_6 )  ;
   - shft.add_key.add[6]._YC ( shft_aadd__key_aadd_56_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_56_6_acx0 out )  ( shft_aadd__key_aadd_56_6_acx1 in_50_6 )  ;
   - shft.add_key.add[6]._YS ( shft_aadd__key_aadd_56_6_acx2 out )  ( shft_aadd__key_aadd_56_6_acx3 in_50_6 )  ;
   - shft.add_key.add[7]._YC ( shft_aadd__key_aadd_57_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_57_6_acx0 out )  ( shft_aadd__key_aadd_57_6_acx1 in_50_6 )  ;
   - shft.add_key.add[7]._YS ( shft_aadd__key_aadd_57_6_acx2 out )  ( shft_aadd__key_aadd_57_6_acx3 in_50_6 )  ;
   - shft.add_key.delay1.cx5.out ( shft_aadd__key_adelay1_acx6 in_50_6 )  ( shft_aadd__key_adelay1_acx5 out )  ;
   - shft.add_key.delay1.cx6.out ( shft_aadd__key_adelay1_acx6 out )  ( shft_aadd__key_adelay1_acx7 in_50_6 )  ;
   - shft.add_key.delay1.cx0.out ( shft_aadd__key_adelay1_acx0 out )  ( shft_aadd__key_adelay1_acx1 in_50_6 )  ;
   - shft.add_key.delay1.cx1.out ( shft_aadd__key_adelay1_acx2 in_50_6 )  ( shft_aadd__key_adelay1_acx1 out )  ;
   - shft.add_key.delay1.cx2.out ( shft_aadd__key_adelay1_acx2 out )  ( shft_aadd__key_adelay1_acx3 in_50_6 )  ;
   - shft.add_key.delay1.cx3.out ( shft_aadd__key_adelay1_acx4 in_50_6 )  ( shft_aadd__key_adelay1_acx3 out )  ;
   - shft.add_key.delay1.cx4.out ( shft_aadd__key_adelay1_acx4 out )  ( shft_aadd__key_adelay1_acx5 in_50_6 )  ;
   - shft.merge.data[0] ( shft_amerge_amux_50_6 Y )  ( shft_amerge_al_50_6 D )  ;
   - shft.merge.data[1] ( shft_amerge_amux_51_6 Y )  ( shft_amerge_al_51_6 D )  ;
   - shft.merge.data[2] ( shft_amerge_amux_52_6 Y )  ( shft_amerge_al_52_6 D )  ;
   - shft.merge.data[3] ( shft_amerge_amux_53_6 Y )  ( shft_amerge_al_53_6 D )  ;
   - shft.merge.data[4] ( shft_amerge_amux_54_6 Y )  ( shft_amerge_al_54_6 D )  ;
   - shft.merge.data[5] ( shft_amerge_amux_55_6 Y )  ( shft_amerge_al_55_6 D )  ;
   - shft.merge.data[6] ( shft_amerge_amux_56_6 Y )  ( shft_amerge_al_56_6 D )  ;
   - shft.merge.data[7] ( shft_amerge_amux_57_6 Y )  ( shft_amerge_al_57_6 D )  ;
   - shft.merge.tmpRr ( shft_amerge_adelay2_acx7 out )  ( shft_amerge_adelay3_acx0 in_50_6 )  ;
   - shft.merge.pulse ( shft_amerge_apulseG_aand Y )  ( shft_amerge_al_50_6 CLK )  ( shft_amerge_al_51_6 CLK ) 
 ( shft_amerge_al_52_6 CLK )  ( shft_amerge_al_53_6 CLK )  ( shft_amerge_al_54_6 CLK )  ( shft_amerge_al_55_6 CLK ) 
 ( shft_amerge_al_56_6 CLK )  ( shft_amerge_al_57_6 CLK )  ;
   - shft.merge.inv_Rd3.A ( shft_amerge_ainv__Rd3 A )  ( shft_amerge_al_52_6 Q )  ;
   - shft.merge.inv_Rd1.A ( shft_amerge_al_50_6 Q )  ( shft_amerge_ainv__Rd1 A )  ;
   - shft.merge.inv_Rd2.A ( shft_amerge_al_51_6 Q )  ( shft_amerge_ainv__Rd2 A )  ;
   - shft.merge.inv_Rd4.A ( shft_amerge_al_53_6 Q )  ( shft_amerge_ainv__Rd4 A )  ;
   - shft.merge.inv_Rd5.A ( shft_amerge_al_54_6 Q )  ( shft_amerge_ainv__Rd5 A )  ;
   - shft.merge.inv_Rd6.A ( shft_amerge_al_55_6 Q )  ( shft_amerge_ainv__Rd6 A )  ;
   - shft.merge.inv_Rd7.A ( shft_amerge_al_56_6 Q )  ( shft_amerge_ainv__Rd7 A )  ;
   - shft.merge.inv_Rd8.A ( shft_amerge_al_57_6 Q )  ( shft_amerge_ainv__Rd8 A )  ;
   - shft.merge.tmp[0] ( shft_amerge_aor__L1 B )  ( shft_amerge_ainv__L1 Y )  ;
   - shft.merge.or_L1.Y ( shft_amerge_aor__L1 Y )  ( shft_amerge_acelem1_acx0 in_50_6 )  ;
   - shft.merge.tmp[3] ( shft_amerge_aor__Cf B )  ( shft_amerge_ainv__Cf Y )  ;
   - shft.merge.or_Cf.Y ( shft_amerge_aor__Cf Y )  ( shft_amerge_acelem2_acx0 in_51_6 )  ;
   - shft.merge.CdInv ( shft_amerge_aand2 A )  ( shft_amerge_ainv1__Cd Y )  ;
   - shft.merge.Crbuff ( shft_amerge_aand2 B )  ( shft_amerge_adelay1_acx7 out )  ( shft_amerge_aand1 B )  ;
   - shft.merge.tmpCf ( shft_amerge_aand2 Y )  ( shft_amerge_ainv__Cf A )  ;
   - shft.merge.tmp_Ra ( shft_amerge_anor__Ra Y )  ( shft_amerge_ainv__Ra A )  ;
   - shft.merge.tmp[1] ( shft_amerge_ainv__L2 Y )  ( shft_amerge_aor__L2 B )  ;
   - shft.merge.or_L2.Y ( shft_amerge_aor__L2 Y )  ( shft_amerge_acelem2_acx0 in_50_6 )  ;
   - shft.merge.inv_Ra.Y ( shft_amerge_ainv__Ra Y )  ( shft_amerge_acelem1_acx0 in_52_6 )  ( shft_amerge_acelem2_acx0 in_52_6 )  ;
   - shft.merge.tmp[2] ( shft_amerge_aor__Ct B )  ( shft_amerge_ainv__Ct Y )  ;
   - shft.merge.or_Ct.Y ( shft_amerge_aor__Ct Y )  ( shft_amerge_acelem1_acx0 in_51_6 )  ;
   - shft.merge.tmpCt ( shft_amerge_ainv__Ct A )  ( shft_amerge_aand1 Y )  ;
   - shft.merge.delay2.cx5.out ( shft_amerge_adelay2_acx6 in_50_6 )  ( shft_amerge_adelay2_acx5 out )  ;
   - shft.merge.delay2.cx6.out ( shft_amerge_adelay2_acx6 out )  ( shft_amerge_adelay2_acx7 in_50_6 )  ;
   - shft.merge.delay2.cx0.out ( shft_amerge_adelay2_acx0 out )  ( shft_amerge_adelay2_acx1 in_50_6 )  ;
   - shft.merge.delay2.cx1.out ( shft_amerge_adelay2_acx2 in_50_6 )  ( shft_amerge_adelay2_acx1 out )  ;
   - shft.merge.delay2.cx2.out ( shft_amerge_adelay2_acx2 out )  ( shft_amerge_adelay2_acx3 in_50_6 )  ;
   - shft.merge.delay2.cx3.out ( shft_amerge_adelay2_acx4 in_50_6 )  ( shft_amerge_adelay2_acx3 out )  ;
   - shft.merge.delay2.cx4.out ( shft_amerge_adelay2_acx4 out )  ( shft_amerge_adelay2_acx5 in_50_6 )  ;
   - shft.merge.pulseG.i7.Y ( shft_amerge_apulseG_ai8 A )  ( shft_amerge_apulseG_ai7 Y )  ;
   - shft.merge.pulseG.i8.Y ( shft_amerge_apulseG_ai8 Y )  ( shft_amerge_apulseG_ai9 A )  ;
   - shft.merge.pulseG.sig_inv ( shft_amerge_apulseG_ai Y )  ( shft_amerge_apulseG_anor B )  ;
   - shft.merge.pulseG.sgn ( shft_amerge_apulseG_aand A )  ( shft_amerge_apulseG_anor Y )  ( shft_amerge_apulseG_ai1 A )  ;
   - shft.merge.pulseG.i9.Y ( shft_amerge_apulseG_aand B )  ( shft_amerge_apulseG_ai9 Y )  ;
   - shft.merge.pulseG.i3.Y ( shft_amerge_apulseG_ai4 A )  ( shft_amerge_apulseG_ai3 Y )  ;
   - shft.merge.pulseG.i4.Y ( shft_amerge_apulseG_ai4 Y )  ( shft_amerge_apulseG_ai5 A )  ;
   - shft.merge.pulseG.i6.Y ( shft_amerge_apulseG_ai7 A )  ( shft_amerge_apulseG_ai6 Y )  ;
   - shft.merge.pulseG.i5.Y ( shft_amerge_apulseG_ai6 A )  ( shft_amerge_apulseG_ai5 Y )  ;
   - shft.merge.pulseG.i2.Y ( shft_amerge_apulseG_ai3 A )  ( shft_amerge_apulseG_ai2 Y )  ;
   - shft.merge.pulseG.i1.Y ( shft_amerge_apulseG_ai2 A )  ( shft_amerge_apulseG_ai1 Y )  ;
   - shft.merge.delay3.cx5.out ( shft_amerge_adelay3_acx6 in_50_6 )  ( shft_amerge_adelay3_acx5 out )  ;
   - shft.merge.delay3.cx6.out ( shft_amerge_adelay3_acx6 out )  ( shft_amerge_adelay3_acx7 in_50_6 )  ;
   - shft.merge.delay3.cx0.out ( shft_amerge_adelay3_acx0 out )  ( shft_amerge_adelay3_acx1 in_50_6 )  ;
   - shft.merge.delay3.cx1.out ( shft_amerge_adelay3_acx2 in_50_6 )  ( shft_amerge_adelay3_acx1 out )  ;
   - shft.merge.delay3.cx2.out ( shft_amerge_adelay3_acx2 out )  ( shft_amerge_adelay3_acx3 in_50_6 )  ;
   - shft.merge.delay3.cx3.out ( shft_amerge_adelay3_acx4 in_50_6 )  ( shft_amerge_adelay3_acx3 out )  ;
   - shft.merge.delay3.cx4.out ( shft_amerge_adelay3_acx4 out )  ( shft_amerge_adelay3_acx5 in_50_6 )  ;
   - shft.merge.delay1.cx5.out ( shft_amerge_adelay1_acx6 in_50_6 )  ( shft_amerge_adelay1_acx5 out )  ;
   - shft.merge.delay1.cx6.out ( shft_amerge_adelay1_acx6 out )  ( shft_amerge_adelay1_acx7 in_50_6 )  ;
   - shft.merge.delay1.cx0.out ( shft_amerge_adelay1_acx0 out )  ( shft_amerge_adelay1_acx1 in_50_6 )  ;
   - shft.merge.delay1.cx1.out ( shft_amerge_adelay1_acx2 in_50_6 )  ( shft_amerge_adelay1_acx1 out )  ;
   - shft.merge.delay1.cx2.out ( shft_amerge_adelay1_acx2 out )  ( shft_amerge_adelay1_acx3 in_50_6 )  ;
   - shft.merge.delay1.cx3.out ( shft_amerge_adelay1_acx4 in_50_6 )  ( shft_amerge_adelay1_acx3 out )  ;
   - shft.merge.delay1.cx4.out ( shft_amerge_adelay1_acx4 out )  ( shft_amerge_adelay1_acx5 in_50_6 )  ;
   - shft.split.tmpRr ( shft_asplit_adelay2_acx0 in_50_6 )  ( shft_asplit_adelay1_acx7 out )  ;
   - shft.split.outRequest ( shft_asplit_adelay2_acx7 out )  ( shft_asplit_aand2 A )  ( shft_asplit_aand1 A )  ;
   - shft.split.pulse ( shft_asplit_apulseG_aand Y )  ( shft_asplit_acontrolLatch CLK )  ( shft_asplit_al_50_6 CLK ) 
 ( shft_asplit_al_51_6 CLK )  ( shft_asplit_al_52_6 CLK )  ( shft_asplit_al_53_6 CLK )  ( shft_asplit_al_54_6 CLK ) 
 ( shft_asplit_al_55_6 CLK )  ( shft_asplit_al_56_6 CLK )  ( shft_asplit_al_57_6 CLK )  ;
   - shft.split.tmp ( shft_asplit_ainv__r A )  ( shft_asplit_anor__R Y )  ;
   - shft.split.inv_r.Y ( shft_asplit_ainv__r Y )  ( shft_asplit_acelem_acx0 in_52_6 )  ;
   - shft.split.LrTemp ( shft_asplit_ainv__l Y )  ( shft_asplit_aor1 B )  ;
   - shft.split.or1.Y ( shft_asplit_aor1 Y )  ( shft_asplit_acelem_acx0 in_50_6 )  ;
   - shft.split.controlOut ( shft_asplit_ainv__ctr A )  ( shft_asplit_acontrolLatch Q )  ( shft_asplit_aand1 B )  ;
   - shft.split.ctrlOut_inv ( shft_asplit_ainv__ctr Y )  ( shft_asplit_aand2 B )  ;
   - shft.split.RaTemp ( shft_asplit_anor__R B )  ( shft_asplit_aor Y )  ;
   - shft.split.CrTemp ( shft_asplit_aor2 B )  ( shft_asplit_ainv__c Y )  ;
   - shft.split.or2.Y ( shft_asplit_aor2 Y )  ( shft_asplit_acelem_acx0 in_51_6 )  ;
   - shft.split.delay2.cx5.out ( shft_asplit_adelay2_acx6 in_50_6 )  ( shft_asplit_adelay2_acx5 out )  ;
   - shft.split.delay2.cx6.out ( shft_asplit_adelay2_acx6 out )  ( shft_asplit_adelay2_acx7 in_50_6 )  ;
   - shft.split.delay2.cx0.out ( shft_asplit_adelay2_acx0 out )  ( shft_asplit_adelay2_acx1 in_50_6 )  ;
   - shft.split.delay2.cx1.out ( shft_asplit_adelay2_acx2 in_50_6 )  ( shft_asplit_adelay2_acx1 out )  ;
   - shft.split.delay2.cx2.out ( shft_asplit_adelay2_acx2 out )  ( shft_asplit_adelay2_acx3 in_50_6 )  ;
   - shft.split.delay2.cx3.out ( shft_asplit_adelay2_acx4 in_50_6 )  ( shft_asplit_adelay2_acx3 out )  ;
   - shft.split.delay2.cx4.out ( shft_asplit_adelay2_acx4 out )  ( shft_asplit_adelay2_acx5 in_50_6 )  ;
   - shft.split.pulseG.i7.Y ( shft_asplit_apulseG_ai8 A )  ( shft_asplit_apulseG_ai7 Y )  ;
   - shft.split.pulseG.i8.Y ( shft_asplit_apulseG_ai8 Y )  ( shft_asplit_apulseG_ai9 A )  ;
   - shft.split.pulseG.sig_inv ( shft_asplit_apulseG_ai Y )  ( shft_asplit_apulseG_anor B )  ;
   - shft.split.pulseG.sgn ( shft_asplit_apulseG_aand A )  ( shft_asplit_apulseG_anor Y )  ( shft_asplit_apulseG_ai1 A )  ;
   - shft.split.pulseG.i9.Y ( shft_asplit_apulseG_aand B )  ( shft_asplit_apulseG_ai9 Y )  ;
   - shft.split.pulseG.i3.Y ( shft_asplit_apulseG_ai4 A )  ( shft_asplit_apulseG_ai3 Y )  ;
   - shft.split.pulseG.i4.Y ( shft_asplit_apulseG_ai4 Y )  ( shft_asplit_apulseG_ai5 A )  ;
   - shft.split.pulseG.i6.Y ( shft_asplit_apulseG_ai7 A )  ( shft_asplit_apulseG_ai6 Y )  ;
   - shft.split.pulseG.i5.Y ( shft_asplit_apulseG_ai6 A )  ( shft_asplit_apulseG_ai5 Y )  ;
   - shft.split.pulseG.i2.Y ( shft_asplit_apulseG_ai3 A )  ( shft_asplit_apulseG_ai2 Y )  ;
   - shft.split.pulseG.i1.Y ( shft_asplit_apulseG_ai2 A )  ( shft_asplit_apulseG_ai1 Y )  ;
   - shft.split.delay1.cx5.out ( shft_asplit_adelay1_acx6 in_50_6 )  ( shft_asplit_adelay1_acx5 out )  ;
   - shft.split.delay1.cx6.out ( shft_asplit_adelay1_acx6 out )  ( shft_asplit_adelay1_acx7 in_50_6 )  ;
   - shft.split.delay1.cx0.out ( shft_asplit_adelay1_acx0 out )  ( shft_asplit_adelay1_acx1 in_50_6 )  ;
   - shft.split.delay1.cx1.out ( shft_asplit_adelay1_acx2 in_50_6 )  ( shft_asplit_adelay1_acx1 out )  ;
   - shft.split.delay1.cx2.out ( shft_asplit_adelay1_acx2 out )  ( shft_asplit_adelay1_acx3 in_50_6 )  ;
   - shft.split.delay1.cx3.out ( shft_asplit_adelay1_acx4 in_50_6 )  ( shft_asplit_adelay1_acx3 out )  ;
   - shft.split.delay1.cx4.out ( shft_asplit_adelay1_acx4 out )  ( shft_asplit_adelay1_acx5 in_50_6 )  ;
   - shft.sums.pulse ( shft_asums_apulseG_aand Y )  ( shft_asums_al_50_6 CLK )  ( shft_asums_al_51_6 CLK ) 
 ( shft_asums_al_52_6 CLK )  ( shft_asums_al_53_6 CLK )  ( shft_asums_al_54_6 CLK )  ( shft_asums_al_55_6 CLK ) 
 ( shft_asums_al_56_6 CLK )  ( shft_asums_al_57_6 CLK )  ;
   - shft.sums.tmp[0] ( shft_asums_aor__1 B )  ( shft_asums_ainv__3 Y )  ;
   - shft.sums.or_1.Y ( shft_asums_aor__1 Y )  ( shft_asums_acelem_acx0 in_50_6 )  ;
   - shft.sums.tmp[1] ( shft_asums_ainv__1 A )  ( shft_asums_anor__2 Y )  ;
   - shft.sums.inv_1.Y ( shft_asums_ainv__1 Y )  ( shft_asums_acelem_acx0 in_51_6 )  ;
   - shft.sums.tmp[2] ( shft_asums_ainv__2 A )  ( shft_asums_anor__3 Y )  ;
   - shft.sums.inv_2.Y ( shft_asums_ainv__2 Y )  ( shft_asums_acelem_acx0 in_52_6 )  ;
   - shft.sums.pulseG.i7.Y ( shft_asums_apulseG_ai8 A )  ( shft_asums_apulseG_ai7 Y )  ;
   - shft.sums.pulseG.i8.Y ( shft_asums_apulseG_ai8 Y )  ( shft_asums_apulseG_ai9 A )  ;
   - shft.sums.pulseG.sig_inv ( shft_asums_apulseG_ai Y )  ( shft_asums_apulseG_anor B )  ;
   - shft.sums.pulseG.sgn ( shft_asums_apulseG_aand A )  ( shft_asums_apulseG_anor Y )  ( shft_asums_apulseG_ai1 A )  ;
   - shft.sums.pulseG.i9.Y ( shft_asums_apulseG_aand B )  ( shft_asums_apulseG_ai9 Y )  ;
   - shft.sums.pulseG.i3.Y ( shft_asums_apulseG_ai4 A )  ( shft_asums_apulseG_ai3 Y )  ;
   - shft.sums.pulseG.i4.Y ( shft_asums_apulseG_ai4 Y )  ( shft_asums_apulseG_ai5 A )  ;
   - shft.sums.pulseG.i6.Y ( shft_asums_apulseG_ai7 A )  ( shft_asums_apulseG_ai6 Y )  ;
   - shft.sums.pulseG.i5.Y ( shft_asums_apulseG_ai6 A )  ( shft_asums_apulseG_ai5 Y )  ;
   - shft.sums.pulseG.i2.Y ( shft_asums_apulseG_ai3 A )  ( shft_asums_apulseG_ai2 Y )  ;
   - shft.sums.pulseG.i1.Y ( shft_asums_apulseG_ai2 A )  ( shft_asums_apulseG_ai1 Y )  ;
   - shft.sums.delay1.cx5.out ( shft_asums_adelay1_acx6 in_50_6 )  ( shft_asums_adelay1_acx5 out )  ;
   - shft.sums.delay1.cx6.out ( shft_asums_adelay1_acx6 out )  ( shft_asums_adelay1_acx7 in_50_6 )  ;
   - shft.sums.delay1.cx0.out ( shft_asums_adelay1_acx0 out )  ( shft_asums_adelay1_acx1 in_50_6 )  ;
   - shft.sums.delay1.cx1.out ( shft_asums_adelay1_acx2 in_50_6 )  ( shft_asums_adelay1_acx1 out )  ;
   - shft.sums.delay1.cx2.out ( shft_asums_adelay1_acx2 out )  ( shft_asums_adelay1_acx3 in_50_6 )  ;
   - shft.sums.delay1.cx3.out ( shft_asums_adelay1_acx4 in_50_6 )  ( shft_asums_adelay1_acx3 out )  ;
   - shft.sums.delay1.cx4.out ( shft_asums_adelay1_acx4 out )  ( shft_asums_adelay1_acx5 in_50_6 )  ;
   - shft.comp.tmp_Rr1 ( shft_acomp_adelay2_acx0 in_50_6 )  ( shft_acomp_adelay1_acx7 out )  ;
   - shft.comp.tmp_Rr2 ( shft_acomp_adelay2_acx7 out )  ( shft_acomp_adelay3_acx0 in_50_6 )  ;
   - shft.comp.tmp_Ra ( shft_acomp_ainv__r A )  ( shft_acomp_anor Y )  ;
   - shft.comp.inv_r.Y ( shft_acomp_ainv__r Y )  ( shft_acomp_acelem_acx0 in_52_6 )  ;
   - shft.comp.tmp[1] ( shft_acomp_ainv__l2 Y )  ( shft_acomp_aor__l2 B )  ;
   - shft.comp.pulse ( shft_acomp_apulseG_aand Y )  ( shft_acomp_al1_50_6 CLK )  ( shft_acomp_al1_51_6 CLK ) 
 ( shft_acomp_al1_52_6 CLK )  ( shft_acomp_al1_53_6 CLK )  ( shft_acomp_al1_54_6 CLK )  ( shft_acomp_al1_55_6 CLK ) 
 ( shft_acomp_al1_56_6 CLK )  ( shft_acomp_al1_57_6 CLK )  ( shft_acomp_al2_50_6 CLK )  ( shft_acomp_al2_51_6 CLK ) 
 ( shft_acomp_al2_52_6 CLK )  ( shft_acomp_al2_53_6 CLK )  ( shft_acomp_al2_54_6 CLK )  ( shft_acomp_al2_55_6 CLK ) 
 ( shft_acomp_al2_56_6 CLK )  ( shft_acomp_al2_57_6 CLK )  ;
   - shft.comp.in1[0] ( shft_acomp_aadd_50_6_acx2 in_50_6 )  ( shft_acomp_aadd_50_6_acx0 in_50_6 )  ( shft_acomp_al1_50_6 Q )  ;
   - shft.comp.in2[0] ( shft_acomp_aadd_50_6_acx2 in_51_6 )  ( shft_acomp_aadd_50_6_acx0 in_51_6 )  ( shft_acomp_al2_50_6 Q )  ;
   - shft.comp.cin0 ( shft_acomp_aadd_50_6_acx2 in_52_6 )  ( shft_acomp_aadd_50_6_acx0 in_52_6 )  ( shft_acomp_atoGND Y )  ;
   - shft.comp.cout[0] ( shft_acomp_aadd_50_6_acx1 out )  ( shft_acomp_aadd_51_6_acx2 in_52_6 )  ( shft_acomp_aadd_51_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[0] ( shft_acomp_aadd_50_6_acx3 out )  ;
   - shft.comp.in1[1] ( shft_acomp_aadd_51_6_acx2 in_50_6 )  ( shft_acomp_aadd_51_6_acx0 in_50_6 )  ( shft_acomp_al1_51_6 Q )  ;
   - shft.comp.in2[1] ( shft_acomp_aadd_51_6_acx2 in_51_6 )  ( shft_acomp_aadd_51_6_acx0 in_51_6 )  ( shft_acomp_al2_51_6 Q )  ;
   - shft.comp.cout[1] ( shft_acomp_aadd_51_6_acx1 out )  ( shft_acomp_aadd_52_6_acx2 in_52_6 )  ( shft_acomp_aadd_52_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[1] ( shft_acomp_aadd_51_6_acx3 out )  ;
   - shft.comp.in1[2] ( shft_acomp_aadd_52_6_acx2 in_50_6 )  ( shft_acomp_aadd_52_6_acx0 in_50_6 )  ( shft_acomp_al1_52_6 Q )  ;
   - shft.comp.in2[2] ( shft_acomp_aadd_52_6_acx2 in_51_6 )  ( shft_acomp_aadd_52_6_acx0 in_51_6 )  ( shft_acomp_al2_52_6 Q )  ;
   - shft.comp.cout[2] ( shft_acomp_aadd_52_6_acx1 out )  ( shft_acomp_aadd_53_6_acx2 in_52_6 )  ( shft_acomp_aadd_53_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[2] ( shft_acomp_aadd_52_6_acx3 out )  ;
   - shft.comp.in1[3] ( shft_acomp_aadd_53_6_acx2 in_50_6 )  ( shft_acomp_aadd_53_6_acx0 in_50_6 )  ( shft_acomp_al1_53_6 Q )  ;
   - shft.comp.in2[3] ( shft_acomp_aadd_53_6_acx2 in_51_6 )  ( shft_acomp_aadd_53_6_acx0 in_51_6 )  ( shft_acomp_al2_53_6 Q )  ;
   - shft.comp.cout[3] ( shft_acomp_aadd_53_6_acx1 out )  ( shft_acomp_aadd_54_6_acx2 in_52_6 )  ( shft_acomp_aadd_54_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[3] ( shft_acomp_aadd_53_6_acx3 out )  ;
   - shft.comp.in1[4] ( shft_acomp_aadd_54_6_acx2 in_50_6 )  ( shft_acomp_aadd_54_6_acx0 in_50_6 )  ( shft_acomp_al1_54_6 Q )  ;
   - shft.comp.in2[4] ( shft_acomp_aadd_54_6_acx2 in_51_6 )  ( shft_acomp_aadd_54_6_acx0 in_51_6 )  ( shft_acomp_al2_54_6 Q )  ;
   - shft.comp.cout[4] ( shft_acomp_aadd_54_6_acx1 out )  ( shft_acomp_aadd_55_6_acx2 in_52_6 )  ( shft_acomp_aadd_55_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[4] ( shft_acomp_aadd_54_6_acx3 out )  ;
   - shft.comp.in1[5] ( shft_acomp_aadd_55_6_acx2 in_50_6 )  ( shft_acomp_aadd_55_6_acx0 in_50_6 )  ( shft_acomp_al1_55_6 Q )  ;
   - shft.comp.in2[5] ( shft_acomp_aadd_55_6_acx2 in_51_6 )  ( shft_acomp_aadd_55_6_acx0 in_51_6 )  ( shft_acomp_al2_55_6 Q )  ;
   - shft.comp.cout[5] ( shft_acomp_aadd_55_6_acx1 out )  ( shft_acomp_aadd_56_6_acx2 in_52_6 )  ( shft_acomp_aadd_56_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[5] ( shft_acomp_aadd_55_6_acx3 out )  ;
   - shft.comp.in1[6] ( shft_acomp_aadd_56_6_acx2 in_50_6 )  ( shft_acomp_aadd_56_6_acx0 in_50_6 )  ( shft_acomp_al1_56_6 Q )  ;
   - shft.comp.in2[6] ( shft_acomp_aadd_56_6_acx2 in_51_6 )  ( shft_acomp_aadd_56_6_acx0 in_51_6 )  ( shft_acomp_al2_56_6 Q )  ;
   - shft.comp.cout[6] ( shft_acomp_aadd_56_6_acx1 out )  ( shft_acomp_aadd_57_6_acx2 in_52_6 )  ( shft_acomp_aadd_57_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[6] ( shft_acomp_aadd_56_6_acx3 out )  ;
   - shft.comp.in1[7] ( shft_acomp_aadd_57_6_acx2 in_50_6 )  ( shft_acomp_aadd_57_6_acx0 in_50_6 )  ( shft_acomp_al1_57_6 Q )  ;
   - shft.comp.in2[7] ( shft_acomp_aadd_57_6_acx2 in_51_6 )  ( shft_acomp_aadd_57_6_acx0 in_51_6 )  ( shft_acomp_al2_57_6 Q )  ;
   - shft.comp.cout[7] ( shft_acomp_aadd_57_6_acx1 out )  ;
   - shft.comp.tmp[0] ( shft_acomp_ainv__l1 Y )  ( shft_acomp_aor__l1 B )  ;
   - shft.comp.or_l1.Y ( shft_acomp_aor__l1 Y )  ( shft_acomp_acelem_acx0 in_50_6 )  ;
   - shft.comp.or_l2.Y ( shft_acomp_aor__l2 Y )  ( shft_acomp_acelem_acx0 in_51_6 )  ;
   - shft.comp.delay2.cx5.out ( shft_acomp_adelay2_acx6 in_50_6 )  ( shft_acomp_adelay2_acx5 out )  ;
   - shft.comp.delay2.cx6.out ( shft_acomp_adelay2_acx6 out )  ( shft_acomp_adelay2_acx7 in_50_6 )  ;
   - shft.comp.delay2.cx0.out ( shft_acomp_adelay2_acx0 out )  ( shft_acomp_adelay2_acx1 in_50_6 )  ;
   - shft.comp.delay2.cx1.out ( shft_acomp_adelay2_acx2 in_50_6 )  ( shft_acomp_adelay2_acx1 out )  ;
   - shft.comp.delay2.cx2.out ( shft_acomp_adelay2_acx2 out )  ( shft_acomp_adelay2_acx3 in_50_6 )  ;
   - shft.comp.delay2.cx3.out ( shft_acomp_adelay2_acx4 in_50_6 )  ( shft_acomp_adelay2_acx3 out )  ;
   - shft.comp.delay2.cx4.out ( shft_acomp_adelay2_acx4 out )  ( shft_acomp_adelay2_acx5 in_50_6 )  ;
   - shft.comp.pulseG.i7.Y ( shft_acomp_apulseG_ai8 A )  ( shft_acomp_apulseG_ai7 Y )  ;
   - shft.comp.pulseG.i8.Y ( shft_acomp_apulseG_ai8 Y )  ( shft_acomp_apulseG_ai9 A )  ;
   - shft.comp.pulseG.sig_inv ( shft_acomp_apulseG_ai Y )  ( shft_acomp_apulseG_anor B )  ;
   - shft.comp.pulseG.sgn ( shft_acomp_apulseG_aand A )  ( shft_acomp_apulseG_anor Y )  ( shft_acomp_apulseG_ai1 A )  ;
   - shft.comp.pulseG.i9.Y ( shft_acomp_apulseG_aand B )  ( shft_acomp_apulseG_ai9 Y )  ;
   - shft.comp.pulseG.i3.Y ( shft_acomp_apulseG_ai4 A )  ( shft_acomp_apulseG_ai3 Y )  ;
   - shft.comp.pulseG.i4.Y ( shft_acomp_apulseG_ai4 Y )  ( shft_acomp_apulseG_ai5 A )  ;
   - shft.comp.pulseG.i6.Y ( shft_acomp_apulseG_ai7 A )  ( shft_acomp_apulseG_ai6 Y )  ;
   - shft.comp.pulseG.i5.Y ( shft_acomp_apulseG_ai6 A )  ( shft_acomp_apulseG_ai5 Y )  ;
   - shft.comp.pulseG.i2.Y ( shft_acomp_apulseG_ai3 A )  ( shft_acomp_apulseG_ai2 Y )  ;
   - shft.comp.pulseG.i1.Y ( shft_acomp_apulseG_ai2 A )  ( shft_acomp_apulseG_ai1 Y )  ;
   - shft.comp.add[0]._YC ( shft_acomp_aadd_50_6_acx2 in_53_6 )  ( shft_acomp_aadd_50_6_acx0 out )  ( shft_acomp_aadd_50_6_acx1 in_50_6 )  ;
   - shft.comp.add[0]._YS ( shft_acomp_aadd_50_6_acx2 out )  ( shft_acomp_aadd_50_6_acx3 in_50_6 )  ;
   - shft.comp.add[1]._YC ( shft_acomp_aadd_51_6_acx2 in_53_6 )  ( shft_acomp_aadd_51_6_acx0 out )  ( shft_acomp_aadd_51_6_acx1 in_50_6 )  ;
   - shft.comp.add[1]._YS ( shft_acomp_aadd_51_6_acx2 out )  ( shft_acomp_aadd_51_6_acx3 in_50_6 )  ;
   - shft.comp.add[2]._YC ( shft_acomp_aadd_52_6_acx2 in_53_6 )  ( shft_acomp_aadd_52_6_acx0 out )  ( shft_acomp_aadd_52_6_acx1 in_50_6 )  ;
   - shft.comp.add[2]._YS ( shft_acomp_aadd_52_6_acx2 out )  ( shft_acomp_aadd_52_6_acx3 in_50_6 )  ;
   - shft.comp.add[3]._YC ( shft_acomp_aadd_53_6_acx2 in_53_6 )  ( shft_acomp_aadd_53_6_acx0 out )  ( shft_acomp_aadd_53_6_acx1 in_50_6 )  ;
   - shft.comp.add[3]._YS ( shft_acomp_aadd_53_6_acx2 out )  ( shft_acomp_aadd_53_6_acx3 in_50_6 )  ;
   - shft.comp.add[4]._YC ( shft_acomp_aadd_54_6_acx2 in_53_6 )  ( shft_acomp_aadd_54_6_acx0 out )  ( shft_acomp_aadd_54_6_acx1 in_50_6 )  ;
   - shft.comp.add[4]._YS ( shft_acomp_aadd_54_6_acx2 out )  ( shft_acomp_aadd_54_6_acx3 in_50_6 )  ;
   - shft.comp.add[5]._YC ( shft_acomp_aadd_55_6_acx2 in_53_6 )  ( shft_acomp_aadd_55_6_acx0 out )  ( shft_acomp_aadd_55_6_acx1 in_50_6 )  ;
   - shft.comp.add[5]._YS ( shft_acomp_aadd_55_6_acx2 out )  ( shft_acomp_aadd_55_6_acx3 in_50_6 )  ;
   - shft.comp.add[6]._YC ( shft_acomp_aadd_56_6_acx2 in_53_6 )  ( shft_acomp_aadd_56_6_acx0 out )  ( shft_acomp_aadd_56_6_acx1 in_50_6 )  ;
   - shft.comp.add[6]._YS ( shft_acomp_aadd_56_6_acx2 out )  ( shft_acomp_aadd_56_6_acx3 in_50_6 )  ;
   - shft.comp.add[7]._YC ( shft_acomp_aadd_57_6_acx2 in_53_6 )  ( shft_acomp_aadd_57_6_acx0 out )  ( shft_acomp_aadd_57_6_acx1 in_50_6 )  ;
   - shft.comp.add[7]._YS ( shft_acomp_aadd_57_6_acx2 out )  ( shft_acomp_aadd_57_6_acx3 in_50_6 )  ;
   - shft.comp.delay3.cx5.out ( shft_acomp_adelay3_acx6 in_50_6 )  ( shft_acomp_adelay3_acx5 out )  ;
   - shft.comp.delay3.cx6.out ( shft_acomp_adelay3_acx6 out )  ( shft_acomp_adelay3_acx7 in_50_6 )  ;
   - shft.comp.delay3.cx0.out ( shft_acomp_adelay3_acx0 out )  ( shft_acomp_adelay3_acx1 in_50_6 )  ;
   - shft.comp.delay3.cx1.out ( shft_acomp_adelay3_acx2 in_50_6 )  ( shft_acomp_adelay3_acx1 out )  ;
   - shft.comp.delay3.cx2.out ( shft_acomp_adelay3_acx2 out )  ( shft_acomp_adelay3_acx3 in_50_6 )  ;
   - shft.comp.delay3.cx3.out ( shft_acomp_adelay3_acx4 in_50_6 )  ( shft_acomp_adelay3_acx3 out )  ;
   - shft.comp.delay3.cx4.out ( shft_acomp_adelay3_acx4 out )  ( shft_acomp_adelay3_acx5 in_50_6 )  ;
   - shft.comp.delay1.cx5.out ( shft_acomp_adelay1_acx6 in_50_6 )  ( shft_acomp_adelay1_acx5 out )  ;
   - shft.comp.delay1.cx6.out ( shft_acomp_adelay1_acx6 out )  ( shft_acomp_adelay1_acx7 in_50_6 )  ;
   - shft.comp.delay1.cx0.out ( shft_acomp_adelay1_acx0 out )  ( shft_acomp_adelay1_acx1 in_50_6 )  ;
   - shft.comp.delay1.cx1.out ( shft_acomp_adelay1_acx2 in_50_6 )  ( shft_acomp_adelay1_acx1 out )  ;
   - shft.comp.delay1.cx2.out ( shft_acomp_adelay1_acx2 out )  ( shft_acomp_adelay1_acx3 in_50_6 )  ;
   - shft.comp.delay1.cx3.out ( shft_acomp_adelay1_acx4 in_50_6 )  ( shft_acomp_adelay1_acx3 out )  ;
   - shft.comp.delay1.cx4.out ( shft_acomp_adelay1_acx4 out )  ( shft_acomp_adelay1_acx5 in_50_6 )  ;
   - shft.sub.tmp_Rr ( shft_asub_adelay2_acx0 in_50_6 )  ( shft_asub_adelay1_acx7 out )  ;
   - shft.sub.tmp_Ra ( shft_asub_ainv__r A )  ( shft_asub_anor Y )  ;
   - shft.sub.inv_r.Y ( shft_asub_ainv__r Y )  ( shft_asub_acelem_acx0 in_52_6 )  ;
   - shft.sub.tmp[1] ( shft_asub_ainv__l2 Y )  ( shft_asub_aor__l2 B )  ;
   - shft.sub.pulse ( shft_asub_apulseG_aand Y )  ( shft_asub_al1_50_6 CLK )  ( shft_asub_al1_51_6 CLK ) 
 ( shft_asub_al1_52_6 CLK )  ( shft_asub_al1_53_6 CLK )  ( shft_asub_al1_54_6 CLK )  ( shft_asub_al1_55_6 CLK ) 
 ( shft_asub_al1_56_6 CLK )  ( shft_asub_al1_57_6 CLK )  ( shft_asub_al2_50_6 CLK )  ( shft_asub_al2_51_6 CLK ) 
 ( shft_asub_al2_52_6 CLK )  ( shft_asub_al2_53_6 CLK )  ( shft_asub_al2_54_6 CLK )  ( shft_asub_al2_55_6 CLK ) 
 ( shft_asub_al2_56_6 CLK )  ( shft_asub_al2_57_6 CLK )  ;
   - shft.sub.in1[0] ( shft_asub_aadd_50_6_acx2 in_50_6 )  ( shft_asub_aadd_50_6_acx0 in_50_6 )  ( shft_asub_al1_50_6 Q )  ;
   - shft.sub.in2[0] ( shft_asub_aadd_50_6_acx2 in_51_6 )  ( shft_asub_aadd_50_6_acx0 in_51_6 )  ( shft_asub_al2_50_6 Q )  ;
   - shft.sub.cin0 ( shft_asub_aadd_50_6_acx2 in_52_6 )  ( shft_asub_aadd_50_6_acx0 in_52_6 )  ( shft_asub_atoGND Y )  ;
   - shft.sub.cout[0] ( shft_asub_aadd_50_6_acx1 out )  ( shft_asub_aadd_51_6_acx2 in_52_6 )  ( shft_asub_aadd_51_6_acx0 in_52_6 )  ;
   - shft.sub.in1[1] ( shft_asub_aadd_51_6_acx2 in_50_6 )  ( shft_asub_aadd_51_6_acx0 in_50_6 )  ( shft_asub_al1_51_6 Q )  ;
   - shft.sub.in2[1] ( shft_asub_aadd_51_6_acx2 in_51_6 )  ( shft_asub_aadd_51_6_acx0 in_51_6 )  ( shft_asub_al2_51_6 Q )  ;
   - shft.sub.cout[1] ( shft_asub_aadd_51_6_acx1 out )  ( shft_asub_aadd_52_6_acx2 in_52_6 )  ( shft_asub_aadd_52_6_acx0 in_52_6 )  ;
   - shft.sub.in1[2] ( shft_asub_aadd_52_6_acx2 in_50_6 )  ( shft_asub_aadd_52_6_acx0 in_50_6 )  ( shft_asub_al1_52_6 Q )  ;
   - shft.sub.in2[2] ( shft_asub_aadd_52_6_acx2 in_51_6 )  ( shft_asub_aadd_52_6_acx0 in_51_6 )  ( shft_asub_al2_52_6 Q )  ;
   - shft.sub.cout[2] ( shft_asub_aadd_52_6_acx1 out )  ( shft_asub_aadd_53_6_acx2 in_52_6 )  ( shft_asub_aadd_53_6_acx0 in_52_6 )  ;
   - shft.sub.in1[3] ( shft_asub_aadd_53_6_acx2 in_50_6 )  ( shft_asub_aadd_53_6_acx0 in_50_6 )  ( shft_asub_al1_53_6 Q )  ;
   - shft.sub.in2[3] ( shft_asub_aadd_53_6_acx2 in_51_6 )  ( shft_asub_aadd_53_6_acx0 in_51_6 )  ( shft_asub_al2_53_6 Q )  ;
   - shft.sub.cout[3] ( shft_asub_aadd_53_6_acx1 out )  ( shft_asub_aadd_54_6_acx2 in_52_6 )  ( shft_asub_aadd_54_6_acx0 in_52_6 )  ;
   - shft.sub.in1[4] ( shft_asub_aadd_54_6_acx2 in_50_6 )  ( shft_asub_aadd_54_6_acx0 in_50_6 )  ( shft_asub_al1_54_6 Q )  ;
   - shft.sub.in2[4] ( shft_asub_aadd_54_6_acx2 in_51_6 )  ( shft_asub_aadd_54_6_acx0 in_51_6 )  ( shft_asub_al2_54_6 Q )  ;
   - shft.sub.cout[4] ( shft_asub_aadd_54_6_acx1 out )  ( shft_asub_aadd_55_6_acx2 in_52_6 )  ( shft_asub_aadd_55_6_acx0 in_52_6 )  ;
   - shft.sub.in1[5] ( shft_asub_aadd_55_6_acx2 in_50_6 )  ( shft_asub_aadd_55_6_acx0 in_50_6 )  ( shft_asub_al1_55_6 Q )  ;
   - shft.sub.in2[5] ( shft_asub_aadd_55_6_acx2 in_51_6 )  ( shft_asub_aadd_55_6_acx0 in_51_6 )  ( shft_asub_al2_55_6 Q )  ;
   - shft.sub.cout[5] ( shft_asub_aadd_55_6_acx1 out )  ( shft_asub_aadd_56_6_acx2 in_52_6 )  ( shft_asub_aadd_56_6_acx0 in_52_6 )  ;
   - shft.sub.in1[6] ( shft_asub_aadd_56_6_acx2 in_50_6 )  ( shft_asub_aadd_56_6_acx0 in_50_6 )  ( shft_asub_al1_56_6 Q )  ;
   - shft.sub.in2[6] ( shft_asub_aadd_56_6_acx2 in_51_6 )  ( shft_asub_aadd_56_6_acx0 in_51_6 )  ( shft_asub_al2_56_6 Q )  ;
   - shft.sub.cout[6] ( shft_asub_aadd_56_6_acx1 out )  ( shft_asub_aadd_57_6_acx2 in_52_6 )  ( shft_asub_aadd_57_6_acx0 in_52_6 )  ;
   - shft.sub.in1[7] ( shft_asub_aadd_57_6_acx2 in_50_6 )  ( shft_asub_aadd_57_6_acx0 in_50_6 )  ( shft_asub_al1_57_6 Q )  ;
   - shft.sub.in2[7] ( shft_asub_aadd_57_6_acx2 in_51_6 )  ( shft_asub_aadd_57_6_acx0 in_51_6 )  ( shft_asub_al2_57_6 Q )  ;
   - shft.sub.cout[7] ( shft_asub_aadd_57_6_acx1 out )  ;
   - shft.sub.tmp[0] ( shft_asub_ainv__l1 Y )  ( shft_asub_aor__l1 B )  ;
   - shft.sub.or_l1.Y ( shft_asub_aor__l1 Y )  ( shft_asub_acelem_acx0 in_50_6 )  ;
   - shft.sub.or_l2.Y ( shft_asub_aor__l2 Y )  ( shft_asub_acelem_acx0 in_51_6 )  ;
   - shft.sub.delay2.cx5.out ( shft_asub_adelay2_acx6 in_50_6 )  ( shft_asub_adelay2_acx5 out )  ;
   - shft.sub.delay2.cx6.out ( shft_asub_adelay2_acx6 out )  ( shft_asub_adelay2_acx7 in_50_6 )  ;
   - shft.sub.delay2.cx0.out ( shft_asub_adelay2_acx0 out )  ( shft_asub_adelay2_acx1 in_50_6 )  ;
   - shft.sub.delay2.cx1.out ( shft_asub_adelay2_acx2 in_50_6 )  ( shft_asub_adelay2_acx1 out )  ;
   - shft.sub.delay2.cx2.out ( shft_asub_adelay2_acx2 out )  ( shft_asub_adelay2_acx3 in_50_6 )  ;
   - shft.sub.delay2.cx3.out ( shft_asub_adelay2_acx4 in_50_6 )  ( shft_asub_adelay2_acx3 out )  ;
   - shft.sub.delay2.cx4.out ( shft_asub_adelay2_acx4 out )  ( shft_asub_adelay2_acx5 in_50_6 )  ;
   - shft.sub.pulseG.i7.Y ( shft_asub_apulseG_ai8 A )  ( shft_asub_apulseG_ai7 Y )  ;
   - shft.sub.pulseG.i8.Y ( shft_asub_apulseG_ai8 Y )  ( shft_asub_apulseG_ai9 A )  ;
   - shft.sub.pulseG.sig_inv ( shft_asub_apulseG_ai Y )  ( shft_asub_apulseG_anor B )  ;
   - shft.sub.pulseG.sgn ( shft_asub_apulseG_aand A )  ( shft_asub_apulseG_anor Y )  ( shft_asub_apulseG_ai1 A )  ;
   - shft.sub.pulseG.i9.Y ( shft_asub_apulseG_aand B )  ( shft_asub_apulseG_ai9 Y )  ;
   - shft.sub.pulseG.i3.Y ( shft_asub_apulseG_ai4 A )  ( shft_asub_apulseG_ai3 Y )  ;
   - shft.sub.pulseG.i4.Y ( shft_asub_apulseG_ai4 Y )  ( shft_asub_apulseG_ai5 A )  ;
   - shft.sub.pulseG.i6.Y ( shft_asub_apulseG_ai7 A )  ( shft_asub_apulseG_ai6 Y )  ;
   - shft.sub.pulseG.i5.Y ( shft_asub_apulseG_ai6 A )  ( shft_asub_apulseG_ai5 Y )  ;
   - shft.sub.pulseG.i2.Y ( shft_asub_apulseG_ai3 A )  ( shft_asub_apulseG_ai2 Y )  ;
   - shft.sub.pulseG.i1.Y ( shft_asub_apulseG_ai2 A )  ( shft_asub_apulseG_ai1 Y )  ;
   - shft.sub.add[0]._YC ( shft_asub_aadd_50_6_acx2 in_53_6 )  ( shft_asub_aadd_50_6_acx0 out )  ( shft_asub_aadd_50_6_acx1 in_50_6 )  ;
   - shft.sub.add[0]._YS ( shft_asub_aadd_50_6_acx2 out )  ( shft_asub_aadd_50_6_acx3 in_50_6 )  ;
   - shft.sub.add[1]._YC ( shft_asub_aadd_51_6_acx2 in_53_6 )  ( shft_asub_aadd_51_6_acx0 out )  ( shft_asub_aadd_51_6_acx1 in_50_6 )  ;
   - shft.sub.add[1]._YS ( shft_asub_aadd_51_6_acx2 out )  ( shft_asub_aadd_51_6_acx3 in_50_6 )  ;
   - shft.sub.add[2]._YC ( shft_asub_aadd_52_6_acx2 in_53_6 )  ( shft_asub_aadd_52_6_acx0 out )  ( shft_asub_aadd_52_6_acx1 in_50_6 )  ;
   - shft.sub.add[2]._YS ( shft_asub_aadd_52_6_acx2 out )  ( shft_asub_aadd_52_6_acx3 in_50_6 )  ;
   - shft.sub.add[3]._YC ( shft_asub_aadd_53_6_acx2 in_53_6 )  ( shft_asub_aadd_53_6_acx0 out )  ( shft_asub_aadd_53_6_acx1 in_50_6 )  ;
   - shft.sub.add[3]._YS ( shft_asub_aadd_53_6_acx2 out )  ( shft_asub_aadd_53_6_acx3 in_50_6 )  ;
   - shft.sub.add[4]._YC ( shft_asub_aadd_54_6_acx2 in_53_6 )  ( shft_asub_aadd_54_6_acx0 out )  ( shft_asub_aadd_54_6_acx1 in_50_6 )  ;
   - shft.sub.add[4]._YS ( shft_asub_aadd_54_6_acx2 out )  ( shft_asub_aadd_54_6_acx3 in_50_6 )  ;
   - shft.sub.add[5]._YC ( shft_asub_aadd_55_6_acx2 in_53_6 )  ( shft_asub_aadd_55_6_acx0 out )  ( shft_asub_aadd_55_6_acx1 in_50_6 )  ;
   - shft.sub.add[5]._YS ( shft_asub_aadd_55_6_acx2 out )  ( shft_asub_aadd_55_6_acx3 in_50_6 )  ;
   - shft.sub.add[6]._YC ( shft_asub_aadd_56_6_acx2 in_53_6 )  ( shft_asub_aadd_56_6_acx0 out )  ( shft_asub_aadd_56_6_acx1 in_50_6 )  ;
   - shft.sub.add[6]._YS ( shft_asub_aadd_56_6_acx2 out )  ( shft_asub_aadd_56_6_acx3 in_50_6 )  ;
   - shft.sub.add[7]._YC ( shft_asub_aadd_57_6_acx2 in_53_6 )  ( shft_asub_aadd_57_6_acx0 out )  ( shft_asub_aadd_57_6_acx1 in_50_6 )  ;
   - shft.sub.add[7]._YS ( shft_asub_aadd_57_6_acx2 out )  ( shft_asub_aadd_57_6_acx3 in_50_6 )  ;
   - shft.sub.delay1.cx5.out ( shft_asub_adelay1_acx6 in_50_6 )  ( shft_asub_adelay1_acx5 out )  ;
   - shft.sub.delay1.cx6.out ( shft_asub_adelay1_acx6 out )  ( shft_asub_adelay1_acx7 in_50_6 )  ;
   - shft.sub.delay1.cx0.out ( shft_asub_adelay1_acx0 out )  ( shft_asub_adelay1_acx1 in_50_6 )  ;
   - shft.sub.delay1.cx1.out ( shft_asub_adelay1_acx2 in_50_6 )  ( shft_asub_adelay1_acx1 out )  ;
   - shft.sub.delay1.cx2.out ( shft_asub_adelay1_acx2 out )  ( shft_asub_adelay1_acx3 in_50_6 )  ;
   - shft.sub.delay1.cx3.out ( shft_asub_adelay1_acx4 in_50_6 )  ( shft_asub_adelay1_acx3 out )  ;
   - shft.sub.delay1.cx4.out ( shft_asub_adelay1_acx4 out )  ( shft_asub_adelay1_acx5 in_50_6 )  ;
   - pre.split65.d[0] ( pre_aadderLeft_al1_50_6 D )  ( pre_asplit_al_50_6 Q )  ( pre_aadderRight_al1_50_6 D )  ;
   - pre.split65.d[1] ( pre_aadderLeft_al1_51_6 D )  ( pre_asplit_al_51_6 Q )  ( pre_aadderRight_al1_51_6 D )  ;
   - pre.split65.d[2] ( pre_aadderLeft_al1_52_6 D )  ( pre_asplit_al_52_6 Q )  ( pre_aadderRight_al1_52_6 D )  ;
   - pre.split65.d[3] ( pre_aadderLeft_al1_53_6 D )  ( pre_asplit_al_53_6 Q )  ( pre_aadderRight_al1_53_6 D )  ;
   - pre.split65.d[4] ( pre_aadderLeft_al1_54_6 D )  ( pre_asplit_al_54_6 Q )  ( pre_aadderRight_al1_54_6 D )  ;
   - pre.split65.d[5] ( pre_aadderLeft_al1_55_6 D )  ( pre_asplit_al_55_6 Q )  ( pre_aadderRight_al1_55_6 D )  ;
   - pre.split65.d[6] ( pre_aadderLeft_al1_56_6 D )  ( pre_asplit_al_56_6 Q )  ( pre_aadderRight_al1_56_6 D )  ;
   - pre.split65.d[7] ( pre_aadderLeft_al1_57_6 D )  ( pre_asplit_al_57_6 Q )  ( pre_aadderRight_al1_57_6 D )  ;
   - pre.split65.r ( pre_aadderLeft_ainv__l1 A )  ( pre_asplit_aand2 Y )  ;
   - pre.split65.a ( pre_aadderLeft_apulseG_ai A )  ( pre_aadderLeft_adelay1_acx0 in_50_6 )  ( pre_aadderLeft_acelem_acx0 out ) 
 ( pre_asplit_aor B )  ( pre_asrc65_anor B )  ;
   - pre.srcOut65.d[0] ( pre_aadderLeft_al2_50_6 D )  ( pre_asrc65_aset0 Y )  ;
   - pre.srcOut65.d[1] ( pre_aadderLeft_al2_51_6 D )  ( pre_asrc65_aset1 Y )  ;
   - pre.srcOut65.d[2] ( pre_aadderLeft_al2_52_6 D )  ( pre_asrc65_aset2 Y )  ;
   - pre.srcOut65.d[3] ( pre_aadderLeft_al2_53_6 D )  ( pre_asrc65_aset3 Y )  ;
   - pre.srcOut65.d[4] ( pre_aadderLeft_al2_54_6 D )  ( pre_asrc65_aset4 Y )  ;
   - pre.srcOut65.d[5] ( pre_aadderLeft_al2_55_6 D )  ( pre_asrc65_aset5 Y )  ;
   - pre.srcOut65.d[6] ( pre_aadderLeft_al2_56_6 D )  ( pre_asrc65_aset6 Y )  ;
   - pre.srcOut65.d[7] ( pre_aadderLeft_al2_57_6 D )  ( pre_asrc65_aset7 Y )  ;
   - pre.srcOut65.r ( pre_aadderLeft_ainv__l2 A )  ( pre_asrc65_anor Y )  ;
   - pre.addOut65.d[0] ( pre_aadderLeft_aadd_50_6_acx3 out )  ( pre_amerge_amux_50_6 B )  ;
   - pre.addOut65.d[1] ( pre_aadderLeft_aadd_51_6_acx3 out )  ( pre_amerge_amux_51_6 B )  ;
   - pre.addOut65.d[2] ( pre_aadderLeft_aadd_52_6_acx3 out )  ( pre_amerge_amux_52_6 B )  ;
   - pre.addOut65.d[3] ( pre_aadderLeft_aadd_53_6_acx3 out )  ( pre_amerge_amux_53_6 B )  ;
   - pre.addOut65.d[4] ( pre_aadderLeft_aadd_54_6_acx3 out )  ( pre_amerge_amux_54_6 B )  ;
   - pre.addOut65.d[5] ( pre_aadderLeft_aadd_55_6_acx3 out )  ( pre_amerge_amux_55_6 B )  ;
   - pre.addOut65.d[6] ( pre_aadderLeft_aadd_56_6_acx3 out )  ( pre_amerge_amux_56_6 B )  ;
   - pre.addOut65.d[7] ( pre_aadderLeft_aadd_57_6_acx3 out )  ( pre_amerge_amux_57_6 B )  ;
   - pre.addOut65.r ( pre_aadderLeft_adelay2_acx7 out )  ( pre_amerge_ainv__L2 A )  ;
   - pre.addOut65.a ( pre_aadderLeft_anor B )  ( pre_amerge_acelem2_acx0 out )  ( pre_amerge_aor B )  ;
   - pre.addOut97.d[0] ( pre_amerge_amux_50_6 A )  ( pre_aadderRight_aadd_50_6_acx3 out )  ;
   - pre.addOut97.d[1] ( pre_amerge_amux_51_6 A )  ( pre_aadderRight_aadd_51_6_acx3 out )  ;
   - pre.addOut97.d[2] ( pre_amerge_amux_52_6 A )  ( pre_aadderRight_aadd_52_6_acx3 out )  ;
   - pre.addOut97.d[3] ( pre_amerge_amux_53_6 A )  ( pre_aadderRight_aadd_53_6_acx3 out )  ;
   - pre.addOut97.d[4] ( pre_amerge_amux_54_6 A )  ( pre_aadderRight_aadd_54_6_acx3 out )  ;
   - pre.addOut97.d[5] ( pre_amerge_amux_55_6 A )  ( pre_aadderRight_aadd_55_6_acx3 out )  ;
   - pre.addOut97.d[6] ( pre_amerge_amux_56_6 A )  ( pre_aadderRight_aadd_56_6_acx3 out )  ;
   - pre.addOut97.d[7] ( pre_amerge_amux_57_6 A )  ( pre_aadderRight_aadd_57_6_acx3 out )  ;
   - pre.addOut97.r ( pre_amerge_ainv__L1 A )  ( pre_aadderRight_adelay2_acx7 out )  ;
   - pre.addOut97.a ( pre_amerge_acelem1_acx0 out )  ( pre_amerge_aor A )  ( pre_aadderRight_anor B )  ;
   - pre.compMerge.d[0] ( pre_amerge_amux_50_6 S )  ( pre_amerge_amux_51_6 S )  ( pre_amerge_amux_52_6 S ) 
 ( pre_amerge_amux_53_6 S )  ( pre_amerge_amux_54_6 S )  ( pre_amerge_amux_55_6 S )  ( pre_amerge_amux_56_6 S ) 
 ( pre_amerge_amux_57_6 S )  ( pre_amerge_ainv1__Cd A )  ( pre_amerge_aand1 A )  ( pre_asplit_acontrolLatch D ) 
 ( pre_acp1_al_50_6 Q )  ;
   - pre.compMerge.r ( pre_amerge_adelay1_acx0 in_50_6 )  ( pre_asplit_ainv__c A )  ( pre_acp1_adelay1_acx7 out )  ;
   - pre.compMerge.a ( pre_amerge_adelay2_acx0 in_50_6 )  ( pre_amerge_apulseG_ai A )  ( pre_amerge_aor Y ) 
 ( pre_acp1_anor__3 B )  ;
   - pre.split97.r ( pre_asplit_aand1 Y )  ( pre_aadderRight_ainv__l1 A )  ;
   - pre.split97.a ( pre_asplit_aor A )  ( pre_asrc97_anor B )  ( pre_aadderRight_apulseG_ai A ) 
 ( pre_aadderRight_adelay1_acx0 in_50_6 )  ( pre_aadderRight_acelem_acx0 out )  ;
   - pre.srcOut97.d[0] ( pre_asrc97_asetGND0 Y )  ( pre_aadderRight_al2_50_6 D )  ;
   - pre.srcOut97.d[1] ( pre_asrc97_asetGND1 Y )  ( pre_aadderRight_al2_51_6 D )  ;
   - pre.srcOut97.d[2] ( pre_asrc97_asetGND2 Y )  ( pre_aadderRight_al2_52_6 D )  ;
   - pre.srcOut97.d[3] ( pre_asrc97_asetGND3 Y )  ( pre_aadderRight_al2_53_6 D )  ;
   - pre.srcOut97.d[4] ( pre_asrc97_asetGND4 Y )  ( pre_aadderRight_al2_54_6 D )  ;
   - pre.srcOut97.d[5] ( pre_asrc97_asetGND5 Y )  ( pre_aadderRight_al2_55_6 D )  ;
   - pre.srcOut97.d[6] ( pre_asrc97_asetGND6 Y )  ( pre_aadderRight_al2_56_6 D )  ;
   - pre.srcOut97.d[7] ( pre_asrc97_asetGND7 Y )  ( pre_aadderRight_al2_57_6 D )  ;
   - pre.srcOut97.r ( pre_asrc97_anor Y )  ( pre_aadderRight_ainv__l2 A )  ;
   - pre.adderLeft.tmp_Rr ( pre_aadderLeft_adelay2_acx0 in_50_6 )  ( pre_aadderLeft_adelay1_acx7 out )  ;
   - pre.adderLeft.tmp_Ra ( pre_aadderLeft_ainv__r A )  ( pre_aadderLeft_anor Y )  ;
   - pre.adderLeft.inv_r.Y ( pre_aadderLeft_ainv__r Y )  ( pre_aadderLeft_acelem_acx0 in_52_6 )  ;
   - pre.adderLeft.tmp[1] ( pre_aadderLeft_ainv__l2 Y )  ( pre_aadderLeft_aor__l2 B )  ;
   - pre.adderLeft.pulse ( pre_aadderLeft_apulseG_aand Y )  ( pre_aadderLeft_al1_50_6 CLK )  ( pre_aadderLeft_al1_51_6 CLK ) 
 ( pre_aadderLeft_al1_52_6 CLK )  ( pre_aadderLeft_al1_53_6 CLK )  ( pre_aadderLeft_al1_54_6 CLK )  ( pre_aadderLeft_al1_55_6 CLK ) 
 ( pre_aadderLeft_al1_56_6 CLK )  ( pre_aadderLeft_al1_57_6 CLK )  ( pre_aadderLeft_al2_50_6 CLK )  ( pre_aadderLeft_al2_51_6 CLK ) 
 ( pre_aadderLeft_al2_52_6 CLK )  ( pre_aadderLeft_al2_53_6 CLK )  ( pre_aadderLeft_al2_54_6 CLK )  ( pre_aadderLeft_al2_55_6 CLK ) 
 ( pre_aadderLeft_al2_56_6 CLK )  ( pre_aadderLeft_al2_57_6 CLK )  ;
   - pre.adderLeft.in1[0] ( pre_aadderLeft_aadd_50_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_50_6 Q )  ;
   - pre.adderLeft.in2[0] ( pre_aadderLeft_aadd_50_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_50_6 Q )  ;
   - pre.adderLeft.cin0 ( pre_aadderLeft_aadd_50_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_52_6 )  ( pre_aadderLeft_atoGND Y )  ;
   - pre.adderLeft.cout[0] ( pre_aadderLeft_aadd_50_6_acx1 out )  ( pre_aadderLeft_aadd_51_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[1] ( pre_aadderLeft_aadd_51_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_51_6 Q )  ;
   - pre.adderLeft.in2[1] ( pre_aadderLeft_aadd_51_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_51_6 Q )  ;
   - pre.adderLeft.cout[1] ( pre_aadderLeft_aadd_51_6_acx1 out )  ( pre_aadderLeft_aadd_52_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[2] ( pre_aadderLeft_aadd_52_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_52_6 Q )  ;
   - pre.adderLeft.in2[2] ( pre_aadderLeft_aadd_52_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_52_6 Q )  ;
   - pre.adderLeft.cout[2] ( pre_aadderLeft_aadd_52_6_acx1 out )  ( pre_aadderLeft_aadd_53_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[3] ( pre_aadderLeft_aadd_53_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_53_6 Q )  ;
   - pre.adderLeft.in2[3] ( pre_aadderLeft_aadd_53_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_53_6 Q )  ;
   - pre.adderLeft.cout[3] ( pre_aadderLeft_aadd_53_6_acx1 out )  ( pre_aadderLeft_aadd_54_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[4] ( pre_aadderLeft_aadd_54_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_54_6 Q )  ;
   - pre.adderLeft.in2[4] ( pre_aadderLeft_aadd_54_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_54_6 Q )  ;
   - pre.adderLeft.cout[4] ( pre_aadderLeft_aadd_54_6_acx1 out )  ( pre_aadderLeft_aadd_55_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[5] ( pre_aadderLeft_aadd_55_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_55_6 Q )  ;
   - pre.adderLeft.in2[5] ( pre_aadderLeft_aadd_55_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_55_6 Q )  ;
   - pre.adderLeft.cout[5] ( pre_aadderLeft_aadd_55_6_acx1 out )  ( pre_aadderLeft_aadd_56_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[6] ( pre_aadderLeft_aadd_56_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_56_6 Q )  ;
   - pre.adderLeft.in2[6] ( pre_aadderLeft_aadd_56_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_56_6 Q )  ;
   - pre.adderLeft.cout[6] ( pre_aadderLeft_aadd_56_6_acx1 out )  ( pre_aadderLeft_aadd_57_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[7] ( pre_aadderLeft_aadd_57_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_57_6 Q )  ;
   - pre.adderLeft.in2[7] ( pre_aadderLeft_aadd_57_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_57_6 Q )  ;
   - pre.adderLeft.cout[7] ( pre_aadderLeft_aadd_57_6_acx1 out )  ;
   - pre.adderLeft.tmp[0] ( pre_aadderLeft_ainv__l1 Y )  ( pre_aadderLeft_aor__l1 B )  ;
   - pre.adderLeft.or_l1.Y ( pre_aadderLeft_aor__l1 Y )  ( pre_aadderLeft_acelem_acx0 in_50_6 )  ;
   - pre.adderLeft.or_l2.Y ( pre_aadderLeft_aor__l2 Y )  ( pre_aadderLeft_acelem_acx0 in_51_6 )  ;
   - pre.adderLeft.delay2.cx5.out ( pre_aadderLeft_adelay2_acx6 in_50_6 )  ( pre_aadderLeft_adelay2_acx5 out )  ;
   - pre.adderLeft.delay2.cx6.out ( pre_aadderLeft_adelay2_acx6 out )  ( pre_aadderLeft_adelay2_acx7 in_50_6 )  ;
   - pre.adderLeft.delay2.cx0.out ( pre_aadderLeft_adelay2_acx0 out )  ( pre_aadderLeft_adelay2_acx1 in_50_6 )  ;
   - pre.adderLeft.delay2.cx1.out ( pre_aadderLeft_adelay2_acx2 in_50_6 )  ( pre_aadderLeft_adelay2_acx1 out )  ;
   - pre.adderLeft.delay2.cx2.out ( pre_aadderLeft_adelay2_acx2 out )  ( pre_aadderLeft_adelay2_acx3 in_50_6 )  ;
   - pre.adderLeft.delay2.cx3.out ( pre_aadderLeft_adelay2_acx4 in_50_6 )  ( pre_aadderLeft_adelay2_acx3 out )  ;
   - pre.adderLeft.delay2.cx4.out ( pre_aadderLeft_adelay2_acx4 out )  ( pre_aadderLeft_adelay2_acx5 in_50_6 )  ;
   - pre.adderLeft.pulseG.i7.Y ( pre_aadderLeft_apulseG_ai8 A )  ( pre_aadderLeft_apulseG_ai7 Y )  ;
   - pre.adderLeft.pulseG.i8.Y ( pre_aadderLeft_apulseG_ai8 Y )  ( pre_aadderLeft_apulseG_ai9 A )  ;
   - pre.adderLeft.pulseG.sig_inv ( pre_aadderLeft_apulseG_ai Y )  ( pre_aadderLeft_apulseG_anor B )  ;
   - pre.adderLeft.pulseG.sgn ( pre_aadderLeft_apulseG_aand A )  ( pre_aadderLeft_apulseG_anor Y )  ( pre_aadderLeft_apulseG_ai1 A )  ;
   - pre.adderLeft.pulseG.i9.Y ( pre_aadderLeft_apulseG_aand B )  ( pre_aadderLeft_apulseG_ai9 Y )  ;
   - pre.adderLeft.pulseG.i3.Y ( pre_aadderLeft_apulseG_ai4 A )  ( pre_aadderLeft_apulseG_ai3 Y )  ;
   - pre.adderLeft.pulseG.i4.Y ( pre_aadderLeft_apulseG_ai4 Y )  ( pre_aadderLeft_apulseG_ai5 A )  ;
   - pre.adderLeft.pulseG.i6.Y ( pre_aadderLeft_apulseG_ai7 A )  ( pre_aadderLeft_apulseG_ai6 Y )  ;
   - pre.adderLeft.pulseG.i5.Y ( pre_aadderLeft_apulseG_ai6 A )  ( pre_aadderLeft_apulseG_ai5 Y )  ;
   - pre.adderLeft.pulseG.i2.Y ( pre_aadderLeft_apulseG_ai3 A )  ( pre_aadderLeft_apulseG_ai2 Y )  ;
   - pre.adderLeft.pulseG.i1.Y ( pre_aadderLeft_apulseG_ai2 A )  ( pre_aadderLeft_apulseG_ai1 Y )  ;
   - pre.adderLeft.add[0]._YC ( pre_aadderLeft_aadd_50_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_50_6_acx0 out )  ( pre_aadderLeft_aadd_50_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[0]._YS ( pre_aadderLeft_aadd_50_6_acx2 out )  ( pre_aadderLeft_aadd_50_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[1]._YC ( pre_aadderLeft_aadd_51_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_51_6_acx0 out )  ( pre_aadderLeft_aadd_51_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[1]._YS ( pre_aadderLeft_aadd_51_6_acx2 out )  ( pre_aadderLeft_aadd_51_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[2]._YC ( pre_aadderLeft_aadd_52_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_52_6_acx0 out )  ( pre_aadderLeft_aadd_52_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[2]._YS ( pre_aadderLeft_aadd_52_6_acx2 out )  ( pre_aadderLeft_aadd_52_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[3]._YC ( pre_aadderLeft_aadd_53_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_53_6_acx0 out )  ( pre_aadderLeft_aadd_53_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[3]._YS ( pre_aadderLeft_aadd_53_6_acx2 out )  ( pre_aadderLeft_aadd_53_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[4]._YC ( pre_aadderLeft_aadd_54_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_54_6_acx0 out )  ( pre_aadderLeft_aadd_54_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[4]._YS ( pre_aadderLeft_aadd_54_6_acx2 out )  ( pre_aadderLeft_aadd_54_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[5]._YC ( pre_aadderLeft_aadd_55_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_55_6_acx0 out )  ( pre_aadderLeft_aadd_55_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[5]._YS ( pre_aadderLeft_aadd_55_6_acx2 out )  ( pre_aadderLeft_aadd_55_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[6]._YC ( pre_aadderLeft_aadd_56_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_56_6_acx0 out )  ( pre_aadderLeft_aadd_56_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[6]._YS ( pre_aadderLeft_aadd_56_6_acx2 out )  ( pre_aadderLeft_aadd_56_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[7]._YC ( pre_aadderLeft_aadd_57_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_57_6_acx0 out )  ( pre_aadderLeft_aadd_57_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[7]._YS ( pre_aadderLeft_aadd_57_6_acx2 out )  ( pre_aadderLeft_aadd_57_6_acx3 in_50_6 )  ;
   - pre.adderLeft.delay1.cx5.out ( pre_aadderLeft_adelay1_acx6 in_50_6 )  ( pre_aadderLeft_adelay1_acx5 out )  ;
   - pre.adderLeft.delay1.cx6.out ( pre_aadderLeft_adelay1_acx6 out )  ( pre_aadderLeft_adelay1_acx7 in_50_6 )  ;
   - pre.adderLeft.delay1.cx0.out ( pre_aadderLeft_adelay1_acx0 out )  ( pre_aadderLeft_adelay1_acx1 in_50_6 )  ;
   - pre.adderLeft.delay1.cx1.out ( pre_aadderLeft_adelay1_acx2 in_50_6 )  ( pre_aadderLeft_adelay1_acx1 out )  ;
   - pre.adderLeft.delay1.cx2.out ( pre_aadderLeft_adelay1_acx2 out )  ( pre_aadderLeft_adelay1_acx3 in_50_6 )  ;
   - pre.adderLeft.delay1.cx3.out ( pre_aadderLeft_adelay1_acx4 in_50_6 )  ( pre_aadderLeft_adelay1_acx3 out )  ;
   - pre.adderLeft.delay1.cx4.out ( pre_aadderLeft_adelay1_acx4 out )  ( pre_aadderLeft_adelay1_acx5 in_50_6 )  ;
   - pre.merge.data[0] ( pre_amerge_amux_50_6 Y )  ( pre_amerge_al_50_6 D )  ;
   - pre.merge.data[1] ( pre_amerge_amux_51_6 Y )  ( pre_amerge_al_51_6 D )  ;
   - pre.merge.data[2] ( pre_amerge_amux_52_6 Y )  ( pre_amerge_al_52_6 D )  ;
   - pre.merge.data[3] ( pre_amerge_amux_53_6 Y )  ( pre_amerge_al_53_6 D )  ;
   - pre.merge.data[4] ( pre_amerge_amux_54_6 Y )  ( pre_amerge_al_54_6 D )  ;
   - pre.merge.data[5] ( pre_amerge_amux_55_6 Y )  ( pre_amerge_al_55_6 D )  ;
   - pre.merge.data[6] ( pre_amerge_amux_56_6 Y )  ( pre_amerge_al_56_6 D )  ;
   - pre.merge.data[7] ( pre_amerge_amux_57_6 Y )  ( pre_amerge_al_57_6 D )  ;
   - pre.merge.tmpRr ( pre_amerge_adelay2_acx7 out )  ( pre_amerge_adelay3_acx0 in_50_6 )  ;
   - pre.merge.pulse ( pre_amerge_apulseG_aand Y )  ( pre_amerge_al_50_6 CLK )  ( pre_amerge_al_51_6 CLK ) 
 ( pre_amerge_al_52_6 CLK )  ( pre_amerge_al_53_6 CLK )  ( pre_amerge_al_54_6 CLK )  ( pre_amerge_al_55_6 CLK ) 
 ( pre_amerge_al_56_6 CLK )  ( pre_amerge_al_57_6 CLK )  ;
   - pre.merge.inv_Rd3.A ( pre_amerge_ainv__Rd3 A )  ( pre_amerge_al_52_6 Q )  ;
   - pre.merge.inv_Rd1.A ( pre_amerge_al_50_6 Q )  ( pre_amerge_ainv__Rd1 A )  ;
   - pre.merge.inv_Rd2.A ( pre_amerge_al_51_6 Q )  ( pre_amerge_ainv__Rd2 A )  ;
   - pre.merge.inv_Rd4.A ( pre_amerge_al_53_6 Q )  ( pre_amerge_ainv__Rd4 A )  ;
   - pre.merge.inv_Rd5.A ( pre_amerge_al_54_6 Q )  ( pre_amerge_ainv__Rd5 A )  ;
   - pre.merge.inv_Rd6.A ( pre_amerge_al_55_6 Q )  ( pre_amerge_ainv__Rd6 A )  ;
   - pre.merge.inv_Rd7.A ( pre_amerge_al_56_6 Q )  ( pre_amerge_ainv__Rd7 A )  ;
   - pre.merge.inv_Rd8.A ( pre_amerge_al_57_6 Q )  ( pre_amerge_ainv__Rd8 A )  ;
   - pre.merge.tmp[0] ( pre_amerge_aor__L1 B )  ( pre_amerge_ainv__L1 Y )  ;
   - pre.merge.or_L1.Y ( pre_amerge_aor__L1 Y )  ( pre_amerge_acelem1_acx0 in_50_6 )  ;
   - pre.merge.tmp[3] ( pre_amerge_aor__Cf B )  ( pre_amerge_ainv__Cf Y )  ;
   - pre.merge.or_Cf.Y ( pre_amerge_aor__Cf Y )  ( pre_amerge_acelem2_acx0 in_51_6 )  ;
   - pre.merge.CdInv ( pre_amerge_aand2 A )  ( pre_amerge_ainv1__Cd Y )  ;
   - pre.merge.Crbuff ( pre_amerge_aand2 B )  ( pre_amerge_adelay1_acx7 out )  ( pre_amerge_aand1 B )  ;
   - pre.merge.tmpCf ( pre_amerge_aand2 Y )  ( pre_amerge_ainv__Cf A )  ;
   - pre.merge.tmp_Ra ( pre_amerge_anor__Ra Y )  ( pre_amerge_ainv__Ra A )  ;
   - pre.merge.tmp[1] ( pre_amerge_ainv__L2 Y )  ( pre_amerge_aor__L2 B )  ;
   - pre.merge.or_L2.Y ( pre_amerge_aor__L2 Y )  ( pre_amerge_acelem2_acx0 in_50_6 )  ;
   - pre.merge.inv_Ra.Y ( pre_amerge_ainv__Ra Y )  ( pre_amerge_acelem1_acx0 in_52_6 )  ( pre_amerge_acelem2_acx0 in_52_6 )  ;
   - pre.merge.tmp[2] ( pre_amerge_aor__Ct B )  ( pre_amerge_ainv__Ct Y )  ;
   - pre.merge.or_Ct.Y ( pre_amerge_aor__Ct Y )  ( pre_amerge_acelem1_acx0 in_51_6 )  ;
   - pre.merge.tmpCt ( pre_amerge_ainv__Ct A )  ( pre_amerge_aand1 Y )  ;
   - pre.merge.delay2.cx5.out ( pre_amerge_adelay2_acx6 in_50_6 )  ( pre_amerge_adelay2_acx5 out )  ;
   - pre.merge.delay2.cx6.out ( pre_amerge_adelay2_acx6 out )  ( pre_amerge_adelay2_acx7 in_50_6 )  ;
   - pre.merge.delay2.cx0.out ( pre_amerge_adelay2_acx0 out )  ( pre_amerge_adelay2_acx1 in_50_6 )  ;
   - pre.merge.delay2.cx1.out ( pre_amerge_adelay2_acx2 in_50_6 )  ( pre_amerge_adelay2_acx1 out )  ;
   - pre.merge.delay2.cx2.out ( pre_amerge_adelay2_acx2 out )  ( pre_amerge_adelay2_acx3 in_50_6 )  ;
   - pre.merge.delay2.cx3.out ( pre_amerge_adelay2_acx4 in_50_6 )  ( pre_amerge_adelay2_acx3 out )  ;
   - pre.merge.delay2.cx4.out ( pre_amerge_adelay2_acx4 out )  ( pre_amerge_adelay2_acx5 in_50_6 )  ;
   - pre.merge.pulseG.i7.Y ( pre_amerge_apulseG_ai8 A )  ( pre_amerge_apulseG_ai7 Y )  ;
   - pre.merge.pulseG.i8.Y ( pre_amerge_apulseG_ai8 Y )  ( pre_amerge_apulseG_ai9 A )  ;
   - pre.merge.pulseG.sig_inv ( pre_amerge_apulseG_ai Y )  ( pre_amerge_apulseG_anor B )  ;
   - pre.merge.pulseG.sgn ( pre_amerge_apulseG_aand A )  ( pre_amerge_apulseG_anor Y )  ( pre_amerge_apulseG_ai1 A )  ;
   - pre.merge.pulseG.i9.Y ( pre_amerge_apulseG_aand B )  ( pre_amerge_apulseG_ai9 Y )  ;
   - pre.merge.pulseG.i3.Y ( pre_amerge_apulseG_ai4 A )  ( pre_amerge_apulseG_ai3 Y )  ;
   - pre.merge.pulseG.i4.Y ( pre_amerge_apulseG_ai4 Y )  ( pre_amerge_apulseG_ai5 A )  ;
   - pre.merge.pulseG.i6.Y ( pre_amerge_apulseG_ai7 A )  ( pre_amerge_apulseG_ai6 Y )  ;
   - pre.merge.pulseG.i5.Y ( pre_amerge_apulseG_ai6 A )  ( pre_amerge_apulseG_ai5 Y )  ;
   - pre.merge.pulseG.i2.Y ( pre_amerge_apulseG_ai3 A )  ( pre_amerge_apulseG_ai2 Y )  ;
   - pre.merge.pulseG.i1.Y ( pre_amerge_apulseG_ai2 A )  ( pre_amerge_apulseG_ai1 Y )  ;
   - pre.merge.delay3.cx5.out ( pre_amerge_adelay3_acx6 in_50_6 )  ( pre_amerge_adelay3_acx5 out )  ;
   - pre.merge.delay3.cx6.out ( pre_amerge_adelay3_acx6 out )  ( pre_amerge_adelay3_acx7 in_50_6 )  ;
   - pre.merge.delay3.cx0.out ( pre_amerge_adelay3_acx0 out )  ( pre_amerge_adelay3_acx1 in_50_6 )  ;
   - pre.merge.delay3.cx1.out ( pre_amerge_adelay3_acx2 in_50_6 )  ( pre_amerge_adelay3_acx1 out )  ;
   - pre.merge.delay3.cx2.out ( pre_amerge_adelay3_acx2 out )  ( pre_amerge_adelay3_acx3 in_50_6 )  ;
   - pre.merge.delay3.cx3.out ( pre_amerge_adelay3_acx4 in_50_6 )  ( pre_amerge_adelay3_acx3 out )  ;
   - pre.merge.delay3.cx4.out ( pre_amerge_adelay3_acx4 out )  ( pre_amerge_adelay3_acx5 in_50_6 )  ;
   - pre.merge.delay1.cx5.out ( pre_amerge_adelay1_acx6 in_50_6 )  ( pre_amerge_adelay1_acx5 out )  ;
   - pre.merge.delay1.cx6.out ( pre_amerge_adelay1_acx6 out )  ( pre_amerge_adelay1_acx7 in_50_6 )  ;
   - pre.merge.delay1.cx0.out ( pre_amerge_adelay1_acx0 out )  ( pre_amerge_adelay1_acx1 in_50_6 )  ;
   - pre.merge.delay1.cx1.out ( pre_amerge_adelay1_acx2 in_50_6 )  ( pre_amerge_adelay1_acx1 out )  ;
   - pre.merge.delay1.cx2.out ( pre_amerge_adelay1_acx2 out )  ( pre_amerge_adelay1_acx3 in_50_6 )  ;
   - pre.merge.delay1.cx3.out ( pre_amerge_adelay1_acx4 in_50_6 )  ( pre_amerge_adelay1_acx3 out )  ;
   - pre.merge.delay1.cx4.out ( pre_amerge_adelay1_acx4 out )  ( pre_amerge_adelay1_acx5 in_50_6 )  ;
   - pre.split.tmpRr ( pre_asplit_adelay2_acx0 in_50_6 )  ( pre_asplit_adelay1_acx7 out )  ;
   - pre.split.outRequest ( pre_asplit_adelay2_acx7 out )  ( pre_asplit_aand2 A )  ( pre_asplit_aand1 A )  ;
   - pre.split.pulse ( pre_asplit_apulseG_aand Y )  ( pre_asplit_acontrolLatch CLK )  ( pre_asplit_al_50_6 CLK ) 
 ( pre_asplit_al_51_6 CLK )  ( pre_asplit_al_52_6 CLK )  ( pre_asplit_al_53_6 CLK )  ( pre_asplit_al_54_6 CLK ) 
 ( pre_asplit_al_55_6 CLK )  ( pre_asplit_al_56_6 CLK )  ( pre_asplit_al_57_6 CLK )  ;
   - pre.split.tmp ( pre_asplit_ainv__r A )  ( pre_asplit_anor__R Y )  ;
   - pre.split.inv_r.Y ( pre_asplit_ainv__r Y )  ( pre_asplit_acelem_acx0 in_52_6 )  ;
   - pre.split.LrTemp ( pre_asplit_ainv__l Y )  ( pre_asplit_aor1 B )  ;
   - pre.split.or1.Y ( pre_asplit_aor1 Y )  ( pre_asplit_acelem_acx0 in_50_6 )  ;
   - pre.split.controlOut ( pre_asplit_ainv__ctr A )  ( pre_asplit_acontrolLatch Q )  ( pre_asplit_aand1 B )  ;
   - pre.split.ctrlOut_inv ( pre_asplit_ainv__ctr Y )  ( pre_asplit_aand2 B )  ;
   - pre.split.RaTemp ( pre_asplit_anor__R B )  ( pre_asplit_aor Y )  ;
   - pre.split.CrTemp ( pre_asplit_aor2 B )  ( pre_asplit_ainv__c Y )  ;
   - pre.split.or2.Y ( pre_asplit_aor2 Y )  ( pre_asplit_acelem_acx0 in_51_6 )  ;
   - pre.split.delay2.cx5.out ( pre_asplit_adelay2_acx6 in_50_6 )  ( pre_asplit_adelay2_acx5 out )  ;
   - pre.split.delay2.cx6.out ( pre_asplit_adelay2_acx6 out )  ( pre_asplit_adelay2_acx7 in_50_6 )  ;
   - pre.split.delay2.cx0.out ( pre_asplit_adelay2_acx0 out )  ( pre_asplit_adelay2_acx1 in_50_6 )  ;
   - pre.split.delay2.cx1.out ( pre_asplit_adelay2_acx2 in_50_6 )  ( pre_asplit_adelay2_acx1 out )  ;
   - pre.split.delay2.cx2.out ( pre_asplit_adelay2_acx2 out )  ( pre_asplit_adelay2_acx3 in_50_6 )  ;
   - pre.split.delay2.cx3.out ( pre_asplit_adelay2_acx4 in_50_6 )  ( pre_asplit_adelay2_acx3 out )  ;
   - pre.split.delay2.cx4.out ( pre_asplit_adelay2_acx4 out )  ( pre_asplit_adelay2_acx5 in_50_6 )  ;
   - pre.split.pulseG.i7.Y ( pre_asplit_apulseG_ai8 A )  ( pre_asplit_apulseG_ai7 Y )  ;
   - pre.split.pulseG.i8.Y ( pre_asplit_apulseG_ai8 Y )  ( pre_asplit_apulseG_ai9 A )  ;
   - pre.split.pulseG.sig_inv ( pre_asplit_apulseG_ai Y )  ( pre_asplit_apulseG_anor B )  ;
   - pre.split.pulseG.sgn ( pre_asplit_apulseG_aand A )  ( pre_asplit_apulseG_anor Y )  ( pre_asplit_apulseG_ai1 A )  ;
   - pre.split.pulseG.i9.Y ( pre_asplit_apulseG_aand B )  ( pre_asplit_apulseG_ai9 Y )  ;
   - pre.split.pulseG.i3.Y ( pre_asplit_apulseG_ai4 A )  ( pre_asplit_apulseG_ai3 Y )  ;
   - pre.split.pulseG.i4.Y ( pre_asplit_apulseG_ai4 Y )  ( pre_asplit_apulseG_ai5 A )  ;
   - pre.split.pulseG.i6.Y ( pre_asplit_apulseG_ai7 A )  ( pre_asplit_apulseG_ai6 Y )  ;
   - pre.split.pulseG.i5.Y ( pre_asplit_apulseG_ai6 A )  ( pre_asplit_apulseG_ai5 Y )  ;
   - pre.split.pulseG.i2.Y ( pre_asplit_apulseG_ai3 A )  ( pre_asplit_apulseG_ai2 Y )  ;
   - pre.split.pulseG.i1.Y ( pre_asplit_apulseG_ai2 A )  ( pre_asplit_apulseG_ai1 Y )  ;
   - pre.split.delay1.cx5.out ( pre_asplit_adelay1_acx6 in_50_6 )  ( pre_asplit_adelay1_acx5 out )  ;
   - pre.split.delay1.cx6.out ( pre_asplit_adelay1_acx6 out )  ( pre_asplit_adelay1_acx7 in_50_6 )  ;
   - pre.split.delay1.cx0.out ( pre_asplit_adelay1_acx0 out )  ( pre_asplit_adelay1_acx1 in_50_6 )  ;
   - pre.split.delay1.cx1.out ( pre_asplit_adelay1_acx2 in_50_6 )  ( pre_asplit_adelay1_acx1 out )  ;
   - pre.split.delay1.cx2.out ( pre_asplit_adelay1_acx2 out )  ( pre_asplit_adelay1_acx3 in_50_6 )  ;
   - pre.split.delay1.cx3.out ( pre_asplit_adelay1_acx4 in_50_6 )  ( pre_asplit_adelay1_acx3 out )  ;
   - pre.split.delay1.cx4.out ( pre_asplit_adelay1_acx4 out )  ( pre_asplit_adelay1_acx5 in_50_6 )  ;
   - pre.cp1.pulse ( pre_acp1_apulseG_aand Y )  ( pre_acp1_al_50_6 CLK )  ;
   - pre.cp1.tmp[0] ( pre_acp1_aor__1 B )  ( pre_acp1_ainv__3 Y )  ;
   - pre.cp1.or_1.Y ( pre_acp1_aor__1 Y )  ( pre_acp1_acelem_acx0 in_50_6 )  ;
   - pre.cp1.tmp[1] ( pre_acp1_ainv__1 A )  ( pre_acp1_anor__2 Y )  ;
   - pre.cp1.inv_1.Y ( pre_acp1_ainv__1 Y )  ( pre_acp1_acelem_acx0 in_51_6 )  ;
   - pre.cp1.tmp[2] ( pre_acp1_ainv__2 A )  ( pre_acp1_anor__3 Y )  ;
   - pre.cp1.inv_2.Y ( pre_acp1_ainv__2 Y )  ( pre_acp1_acelem_acx0 in_52_6 )  ;
   - pre.cp1.pulseG.i7.Y ( pre_acp1_apulseG_ai8 A )  ( pre_acp1_apulseG_ai7 Y )  ;
   - pre.cp1.pulseG.i8.Y ( pre_acp1_apulseG_ai8 Y )  ( pre_acp1_apulseG_ai9 A )  ;
   - pre.cp1.pulseG.sig_inv ( pre_acp1_apulseG_ai Y )  ( pre_acp1_apulseG_anor B )  ;
   - pre.cp1.pulseG.sgn ( pre_acp1_apulseG_aand A )  ( pre_acp1_apulseG_anor Y )  ( pre_acp1_apulseG_ai1 A )  ;
   - pre.cp1.pulseG.i9.Y ( pre_acp1_apulseG_aand B )  ( pre_acp1_apulseG_ai9 Y )  ;
   - pre.cp1.pulseG.i3.Y ( pre_acp1_apulseG_ai4 A )  ( pre_acp1_apulseG_ai3 Y )  ;
   - pre.cp1.pulseG.i4.Y ( pre_acp1_apulseG_ai4 Y )  ( pre_acp1_apulseG_ai5 A )  ;
   - pre.cp1.pulseG.i6.Y ( pre_acp1_apulseG_ai7 A )  ( pre_acp1_apulseG_ai6 Y )  ;
   - pre.cp1.pulseG.i5.Y ( pre_acp1_apulseG_ai6 A )  ( pre_acp1_apulseG_ai5 Y )  ;
   - pre.cp1.pulseG.i2.Y ( pre_acp1_apulseG_ai3 A )  ( pre_acp1_apulseG_ai2 Y )  ;
   - pre.cp1.pulseG.i1.Y ( pre_acp1_apulseG_ai2 A )  ( pre_acp1_apulseG_ai1 Y )  ;
   - pre.cp1.delay1.cx5.out ( pre_acp1_adelay1_acx6 in_50_6 )  ( pre_acp1_adelay1_acx5 out )  ;
   - pre.cp1.delay1.cx6.out ( pre_acp1_adelay1_acx6 out )  ( pre_acp1_adelay1_acx7 in_50_6 )  ;
   - pre.cp1.delay1.cx0.out ( pre_acp1_adelay1_acx0 out )  ( pre_acp1_adelay1_acx1 in_50_6 )  ;
   - pre.cp1.delay1.cx1.out ( pre_acp1_adelay1_acx2 in_50_6 )  ( pre_acp1_adelay1_acx1 out )  ;
   - pre.cp1.delay1.cx2.out ( pre_acp1_adelay1_acx2 out )  ( pre_acp1_adelay1_acx3 in_50_6 )  ;
   - pre.cp1.delay1.cx3.out ( pre_acp1_adelay1_acx4 in_50_6 )  ( pre_acp1_adelay1_acx3 out )  ;
   - pre.cp1.delay1.cx4.out ( pre_acp1_adelay1_acx4 out )  ( pre_acp1_adelay1_acx5 in_50_6 )  ;
   - pre.adderRight.tmp_Rr ( pre_aadderRight_adelay2_acx0 in_50_6 )  ( pre_aadderRight_adelay1_acx7 out )  ;
   - pre.adderRight.tmp_Ra ( pre_aadderRight_ainv__r A )  ( pre_aadderRight_anor Y )  ;
   - pre.adderRight.inv_r.Y ( pre_aadderRight_ainv__r Y )  ( pre_aadderRight_acelem_acx0 in_52_6 )  ;
   - pre.adderRight.tmp[1] ( pre_aadderRight_ainv__l2 Y )  ( pre_aadderRight_aor__l2 B )  ;
   - pre.adderRight.pulse ( pre_aadderRight_apulseG_aand Y )  ( pre_aadderRight_al1_50_6 CLK )  ( pre_aadderRight_al1_51_6 CLK ) 
 ( pre_aadderRight_al1_52_6 CLK )  ( pre_aadderRight_al1_53_6 CLK )  ( pre_aadderRight_al1_54_6 CLK )  ( pre_aadderRight_al1_55_6 CLK ) 
 ( pre_aadderRight_al1_56_6 CLK )  ( pre_aadderRight_al1_57_6 CLK )  ( pre_aadderRight_al2_50_6 CLK )  ( pre_aadderRight_al2_51_6 CLK ) 
 ( pre_aadderRight_al2_52_6 CLK )  ( pre_aadderRight_al2_53_6 CLK )  ( pre_aadderRight_al2_54_6 CLK )  ( pre_aadderRight_al2_55_6 CLK ) 
 ( pre_aadderRight_al2_56_6 CLK )  ( pre_aadderRight_al2_57_6 CLK )  ;
   - pre.adderRight.in1[0] ( pre_aadderRight_aadd_50_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_50_6 )  ( pre_aadderRight_al1_50_6 Q )  ;
   - pre.adderRight.in2[0] ( pre_aadderRight_aadd_50_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_51_6 )  ( pre_aadderRight_al2_50_6 Q )  ;
   - pre.adderRight.cin0 ( pre_aadderRight_aadd_50_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_52_6 )  ( pre_aadderRight_atoGND Y )  ;
   - pre.adderRight.cout[0] ( pre_aadderRight_aadd_50_6_acx1 out )  ( pre_aadderRight_aadd_51_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[1] ( pre_aadderRight_aadd_51_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_50_6 )  ( pre_aadderRight_al1_51_6 Q )  ;
   - pre.adderRight.in2[1] ( pre_aadderRight_aadd_51_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_51_6 )  ( pre_aadderRight_al2_51_6 Q )  ;
   - pre.adderRight.cout[1] ( pre_aadderRight_aadd_51_6_acx1 out )  ( pre_aadderRight_aadd_52_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[2] ( pre_aadderRight_aadd_52_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_50_6 )  ( pre_aadderRight_al1_52_6 Q )  ;
   - pre.adderRight.in2[2] ( pre_aadderRight_aadd_52_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_51_6 )  ( pre_aadderRight_al2_52_6 Q )  ;
   - pre.adderRight.cout[2] ( pre_aadderRight_aadd_52_6_acx1 out )  ( pre_aadderRight_aadd_53_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[3] ( pre_aadderRight_aadd_53_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_50_6 )  ( pre_aadderRight_al1_53_6 Q )  ;
   - pre.adderRight.in2[3] ( pre_aadderRight_aadd_53_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_51_6 )  ( pre_aadderRight_al2_53_6 Q )  ;
   - pre.adderRight.cout[3] ( pre_aadderRight_aadd_53_6_acx1 out )  ( pre_aadderRight_aadd_54_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[4] ( pre_aadderRight_aadd_54_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_50_6 )  ( pre_aadderRight_al1_54_6 Q )  ;
   - pre.adderRight.in2[4] ( pre_aadderRight_aadd_54_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_51_6 )  ( pre_aadderRight_al2_54_6 Q )  ;
   - pre.adderRight.cout[4] ( pre_aadderRight_aadd_54_6_acx1 out )  ( pre_aadderRight_aadd_55_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[5] ( pre_aadderRight_aadd_55_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_50_6 )  ( pre_aadderRight_al1_55_6 Q )  ;
   - pre.adderRight.in2[5] ( pre_aadderRight_aadd_55_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_51_6 )  ( pre_aadderRight_al2_55_6 Q )  ;
   - pre.adderRight.cout[5] ( pre_aadderRight_aadd_55_6_acx1 out )  ( pre_aadderRight_aadd_56_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[6] ( pre_aadderRight_aadd_56_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_50_6 )  ( pre_aadderRight_al1_56_6 Q )  ;
   - pre.adderRight.in2[6] ( pre_aadderRight_aadd_56_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_51_6 )  ( pre_aadderRight_al2_56_6 Q )  ;
   - pre.adderRight.cout[6] ( pre_aadderRight_aadd_56_6_acx1 out )  ( pre_aadderRight_aadd_57_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[7] ( pre_aadderRight_aadd_57_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_50_6 )  ( pre_aadderRight_al1_57_6 Q )  ;
   - pre.adderRight.in2[7] ( pre_aadderRight_aadd_57_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_51_6 )  ( pre_aadderRight_al2_57_6 Q )  ;
   - pre.adderRight.cout[7] ( pre_aadderRight_aadd_57_6_acx1 out )  ;
   - pre.adderRight.tmp[0] ( pre_aadderRight_ainv__l1 Y )  ( pre_aadderRight_aor__l1 B )  ;
   - pre.adderRight.or_l1.Y ( pre_aadderRight_aor__l1 Y )  ( pre_aadderRight_acelem_acx0 in_50_6 )  ;
   - pre.adderRight.or_l2.Y ( pre_aadderRight_aor__l2 Y )  ( pre_aadderRight_acelem_acx0 in_51_6 )  ;
   - pre.adderRight.delay2.cx5.out ( pre_aadderRight_adelay2_acx6 in_50_6 )  ( pre_aadderRight_adelay2_acx5 out )  ;
   - pre.adderRight.delay2.cx6.out ( pre_aadderRight_adelay2_acx6 out )  ( pre_aadderRight_adelay2_acx7 in_50_6 )  ;
   - pre.adderRight.delay2.cx0.out ( pre_aadderRight_adelay2_acx0 out )  ( pre_aadderRight_adelay2_acx1 in_50_6 )  ;
   - pre.adderRight.delay2.cx1.out ( pre_aadderRight_adelay2_acx2 in_50_6 )  ( pre_aadderRight_adelay2_acx1 out )  ;
   - pre.adderRight.delay2.cx2.out ( pre_aadderRight_adelay2_acx2 out )  ( pre_aadderRight_adelay2_acx3 in_50_6 )  ;
   - pre.adderRight.delay2.cx3.out ( pre_aadderRight_adelay2_acx4 in_50_6 )  ( pre_aadderRight_adelay2_acx3 out )  ;
   - pre.adderRight.delay2.cx4.out ( pre_aadderRight_adelay2_acx4 out )  ( pre_aadderRight_adelay2_acx5 in_50_6 )  ;
   - pre.adderRight.pulseG.i7.Y ( pre_aadderRight_apulseG_ai8 A )  ( pre_aadderRight_apulseG_ai7 Y )  ;
   - pre.adderRight.pulseG.i8.Y ( pre_aadderRight_apulseG_ai8 Y )  ( pre_aadderRight_apulseG_ai9 A )  ;
   - pre.adderRight.pulseG.sig_inv ( pre_aadderRight_apulseG_ai Y )  ( pre_aadderRight_apulseG_anor B )  ;
   - pre.adderRight.pulseG.sgn ( pre_aadderRight_apulseG_aand A )  ( pre_aadderRight_apulseG_anor Y )  ( pre_aadderRight_apulseG_ai1 A )  ;
   - pre.adderRight.pulseG.i9.Y ( pre_aadderRight_apulseG_aand B )  ( pre_aadderRight_apulseG_ai9 Y )  ;
   - pre.adderRight.pulseG.i3.Y ( pre_aadderRight_apulseG_ai4 A )  ( pre_aadderRight_apulseG_ai3 Y )  ;
   - pre.adderRight.pulseG.i4.Y ( pre_aadderRight_apulseG_ai4 Y )  ( pre_aadderRight_apulseG_ai5 A )  ;
   - pre.adderRight.pulseG.i6.Y ( pre_aadderRight_apulseG_ai7 A )  ( pre_aadderRight_apulseG_ai6 Y )  ;
   - pre.adderRight.pulseG.i5.Y ( pre_aadderRight_apulseG_ai6 A )  ( pre_aadderRight_apulseG_ai5 Y )  ;
   - pre.adderRight.pulseG.i2.Y ( pre_aadderRight_apulseG_ai3 A )  ( pre_aadderRight_apulseG_ai2 Y )  ;
   - pre.adderRight.pulseG.i1.Y ( pre_aadderRight_apulseG_ai2 A )  ( pre_aadderRight_apulseG_ai1 Y )  ;
   - pre.adderRight.add[0]._YC ( pre_aadderRight_aadd_50_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_50_6_acx0 out )  ( pre_aadderRight_aadd_50_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[0]._YS ( pre_aadderRight_aadd_50_6_acx2 out )  ( pre_aadderRight_aadd_50_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[1]._YC ( pre_aadderRight_aadd_51_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_51_6_acx0 out )  ( pre_aadderRight_aadd_51_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[1]._YS ( pre_aadderRight_aadd_51_6_acx2 out )  ( pre_aadderRight_aadd_51_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[2]._YC ( pre_aadderRight_aadd_52_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_52_6_acx0 out )  ( pre_aadderRight_aadd_52_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[2]._YS ( pre_aadderRight_aadd_52_6_acx2 out )  ( pre_aadderRight_aadd_52_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[3]._YC ( pre_aadderRight_aadd_53_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_53_6_acx0 out )  ( pre_aadderRight_aadd_53_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[3]._YS ( pre_aadderRight_aadd_53_6_acx2 out )  ( pre_aadderRight_aadd_53_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[4]._YC ( pre_aadderRight_aadd_54_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_54_6_acx0 out )  ( pre_aadderRight_aadd_54_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[4]._YS ( pre_aadderRight_aadd_54_6_acx2 out )  ( pre_aadderRight_aadd_54_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[5]._YC ( pre_aadderRight_aadd_55_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_55_6_acx0 out )  ( pre_aadderRight_aadd_55_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[5]._YS ( pre_aadderRight_aadd_55_6_acx2 out )  ( pre_aadderRight_aadd_55_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[6]._YC ( pre_aadderRight_aadd_56_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_56_6_acx0 out )  ( pre_aadderRight_aadd_56_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[6]._YS ( pre_aadderRight_aadd_56_6_acx2 out )  ( pre_aadderRight_aadd_56_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[7]._YC ( pre_aadderRight_aadd_57_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_57_6_acx0 out )  ( pre_aadderRight_aadd_57_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[7]._YS ( pre_aadderRight_aadd_57_6_acx2 out )  ( pre_aadderRight_aadd_57_6_acx3 in_50_6 )  ;
   - pre.adderRight.delay1.cx5.out ( pre_aadderRight_adelay1_acx6 in_50_6 )  ( pre_aadderRight_adelay1_acx5 out )  ;
   - pre.adderRight.delay1.cx6.out ( pre_aadderRight_adelay1_acx6 out )  ( pre_aadderRight_adelay1_acx7 in_50_6 )  ;
   - pre.adderRight.delay1.cx0.out ( pre_aadderRight_adelay1_acx0 out )  ( pre_aadderRight_adelay1_acx1 in_50_6 )  ;
   - pre.adderRight.delay1.cx1.out ( pre_aadderRight_adelay1_acx2 in_50_6 )  ( pre_aadderRight_adelay1_acx1 out )  ;
   - pre.adderRight.delay1.cx2.out ( pre_aadderRight_adelay1_acx2 out )  ( pre_aadderRight_adelay1_acx3 in_50_6 )  ;
   - pre.adderRight.delay1.cx3.out ( pre_aadderRight_adelay1_acx4 in_50_6 )  ( pre_aadderRight_adelay1_acx3 out )  ;
   - pre.adderRight.delay1.cx4.out ( pre_aadderRight_adelay1_acx4 out )  ( pre_aadderRight_adelay1_acx5 in_50_6 )  ;
   - check_lower.neg123.d[0] ( check__lower_asrcNeg123_asetGND0 Y )  ( check__lower_acmp123_al2_50_6 D )  ;
   - check_lower.neg123.d[1] ( check__lower_asrcNeg123_asetGND1 Y )  ( check__lower_acmp123_al2_51_6 D )  ;
   - check_lower.neg123.d[2] ( check__lower_asrcNeg123_asetGND2 Y )  ( check__lower_acmp123_al2_52_6 D )  ;
   - check_lower.neg123.d[3] ( check__lower_asrcNeg123_asetGND3 Y )  ( check__lower_acmp123_al2_53_6 D )  ;
   - check_lower.neg123.d[4] ( check__lower_asrcNeg123_asetGND4 Y )  ( check__lower_acmp123_al2_54_6 D )  ;
   - check_lower.neg123.d[5] ( check__lower_asrcNeg123_asetGND5 Y )  ( check__lower_acmp123_al2_55_6 D )  ;
   - check_lower.neg123.d[6] ( check__lower_asrcNeg123_asetGND6 Y )  ( check__lower_acmp123_al2_56_6 D )  ;
   - check_lower.neg123.d[7] ( check__lower_asrcNeg123_asetGND7 Y )  ( check__lower_acmp123_al2_57_6 D )  ;
   - check_lower.neg123.r ( check__lower_asrcNeg123_anor Y )  ( check__lower_acmp123_ainv__l2 A )  ;
   - check_lower.neg123.a ( check__lower_asrcNeg123_anor B )  ( check__lower_acmp123_apulseG_ai A )  ( check__lower_acmp123_adelay1_acx0 in_50_6 ) 
 ( check__lower_acmp123_acelem_acx0 out )  ( check__lower_acp_anor__3 B )  ;
   - check_lower.invSub97.d[0] ( check__lower_aand_aand A )  ( check__lower_ainv_alatch Q )  ;
   - check_lower.invSub97.r ( check__lower_aand_aelem__c_aa1 B )  ( check__lower_ainv_aelem__c_adelay_acx7 out )  ;
   - check_lower.invSub97.a ( check__lower_aand_apulseG_ai A )  ( check__lower_aand_aelem__c_adelay_acx0 in_50_6 )  ( check__lower_aand_aelem__c_ac1_acx1 out ) 
 ( check__lower_acmp123_anor B )  ( check__lower_ainv_aelem__c_an1 B )  ;
   - check_lower.afterSub123.d[0] ( check__lower_aand_aand B )  ( check__lower_acmp123_aadd_57_6_acx3 out )  ;
   - check_lower.afterSub123.r ( check__lower_aand_aelem__c_aa2 B )  ( check__lower_acmp123_adelay3_acx7 out )  ;
   - check_lower.to97comp.d[0] ( check__lower_acmp97_al1_50_6 D )  ( check__lower_acmp123_al1_50_6 D )  ( check__lower_acp_al_50_6 Q )  ;
   - check_lower.to97comp.d[1] ( check__lower_acmp97_al1_51_6 D )  ( check__lower_acmp123_al1_51_6 D )  ( check__lower_acp_al_51_6 Q )  ;
   - check_lower.to97comp.d[2] ( check__lower_acmp97_al1_52_6 D )  ( check__lower_acmp123_al1_52_6 D )  ( check__lower_acp_al_52_6 Q )  ;
   - check_lower.to97comp.d[3] ( check__lower_acmp97_al1_53_6 D )  ( check__lower_acmp123_al1_53_6 D )  ( check__lower_acp_al_53_6 Q )  ;
   - check_lower.to97comp.d[4] ( check__lower_acmp97_al1_54_6 D )  ( check__lower_acmp123_al1_54_6 D )  ( check__lower_acp_al_54_6 Q )  ;
   - check_lower.to97comp.d[5] ( check__lower_acmp97_al1_55_6 D )  ( check__lower_acmp123_al1_55_6 D )  ( check__lower_acp_al_55_6 Q )  ;
   - check_lower.to97comp.d[6] ( check__lower_acmp97_al1_56_6 D )  ( check__lower_acmp123_al1_56_6 D )  ( check__lower_acp_al_56_6 Q )  ;
   - check_lower.to97comp.d[7] ( check__lower_acmp97_al1_57_6 D )  ( check__lower_acmp123_al1_57_6 D )  ( check__lower_acp_al_57_6 Q )  ;
   - check_lower.to97comp.r ( check__lower_acmp97_ainv__l1 A )  ( check__lower_acmp123_ainv__l1 A )  ( check__lower_acp_adelay1_acx7 out )  ;
   - check_lower.neg97.a ( check__lower_acmp97_apulseG_ai A )  ( check__lower_acmp97_adelay1_acx0 in_50_6 )  ( check__lower_acmp97_acelem_acx0 out ) 
 ( check__lower_asrcNeg97_anor B )  ( check__lower_acp_anor__2 B )  ;
   - check_lower.neg97.d[0] ( check__lower_acmp97_al2_50_6 D )  ( check__lower_asrcNeg97_asetGND0 Y )  ;
   - check_lower.neg97.d[1] ( check__lower_acmp97_al2_51_6 D )  ( check__lower_asrcNeg97_asetGND1 Y )  ;
   - check_lower.neg97.d[2] ( check__lower_acmp97_al2_52_6 D )  ( check__lower_asrcNeg97_asetGND2 Y )  ;
   - check_lower.neg97.d[3] ( check__lower_acmp97_al2_53_6 D )  ( check__lower_asrcNeg97_asetGND3 Y )  ;
   - check_lower.neg97.d[4] ( check__lower_acmp97_al2_54_6 D )  ( check__lower_asrcNeg97_asetGND4 Y )  ;
   - check_lower.neg97.d[5] ( check__lower_acmp97_al2_55_6 D )  ( check__lower_asrcNeg97_asetGND5 Y )  ;
   - check_lower.neg97.d[6] ( check__lower_acmp97_al2_56_6 D )  ( check__lower_asrcNeg97_asetGND6 Y )  ;
   - check_lower.neg97.d[7] ( check__lower_acmp97_al2_57_6 D )  ( check__lower_asrcNeg97_asetGND7 Y )  ;
   - check_lower.neg97.r ( check__lower_acmp97_ainv__l2 A )  ( check__lower_asrcNeg97_anor Y )  ;
   - check_lower.afterSub97.d[0] ( check__lower_acmp97_aadd_57_6_acx3 out )  ( check__lower_ainv_ain A )  ;
   - check_lower.afterSub97.r ( check__lower_acmp97_adelay3_acx7 out )  ( check__lower_ainv_aelem__c_aa1 B )  ;
   - check_lower.afterSub97.a ( check__lower_acmp97_anor B )  ( check__lower_ainv_apulseG_ai A )  ( check__lower_ainv_aelem__c_adelay_acx0 in_50_6 ) 
 ( check__lower_ainv_aelem__c_ac1_acx1 out )  ;
   - check_lower.and.pulse ( check__lower_aand_alatch CLK )  ( check__lower_aand_apulseG_aand Y )  ;
   - check_lower.and.Rd ( check__lower_aand_alatch D )  ( check__lower_aand_aand Y )  ;
   - check_lower.and.pulseG.i7.Y ( check__lower_aand_apulseG_ai8 A )  ( check__lower_aand_apulseG_ai7 Y )  ;
   - check_lower.and.pulseG.i8.Y ( check__lower_aand_apulseG_ai8 Y )  ( check__lower_aand_apulseG_ai9 A )  ;
   - check_lower.and.pulseG.sig_inv ( check__lower_aand_apulseG_ai Y )  ( check__lower_aand_apulseG_anor B )  ;
   - check_lower.and.pulseG.sgn ( check__lower_aand_apulseG_aand A )  ( check__lower_aand_apulseG_anor Y )  ( check__lower_aand_apulseG_ai1 A )  ;
   - check_lower.and.pulseG.i9.Y ( check__lower_aand_apulseG_aand B )  ( check__lower_aand_apulseG_ai9 Y )  ;
   - check_lower.and.pulseG.i3.Y ( check__lower_aand_apulseG_ai4 A )  ( check__lower_aand_apulseG_ai3 Y )  ;
   - check_lower.and.pulseG.i4.Y ( check__lower_aand_apulseG_ai4 Y )  ( check__lower_aand_apulseG_ai5 A )  ;
   - check_lower.and.pulseG.i6.Y ( check__lower_aand_apulseG_ai7 A )  ( check__lower_aand_apulseG_ai6 Y )  ;
   - check_lower.and.pulseG.i5.Y ( check__lower_aand_apulseG_ai6 A )  ( check__lower_aand_apulseG_ai5 Y )  ;
   - check_lower.and.pulseG.i2.Y ( check__lower_aand_apulseG_ai3 A )  ( check__lower_aand_apulseG_ai2 Y )  ;
   - check_lower.and.pulseG.i1.Y ( check__lower_aand_apulseG_ai2 A )  ( check__lower_aand_apulseG_ai1 Y )  ;
   - check_lower.and.elem_c._Reset ( check__lower_aand_aelem__c_aa1 A )  ( check__lower_aand_aelem__c_ai1 Y )  ( check__lower_aand_aelem__c_aa2 A )  ;
   - check_lower.and.elem_c.a1.Y ( check__lower_aand_aelem__c_aa1 Y )  ( check__lower_aand_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_lower.and.elem_c.n1.Y ( check__lower_aand_aelem__c_an1 Y )  ( check__lower_aand_aelem__c_ac1_acx0 in_52_6 )  ;
   - check_lower.and.elem_c.a2.Y ( check__lower_aand_aelem__c_ac1_acx0 in_51_6 )  ( check__lower_aand_aelem__c_aa2 Y )  ;
   - check_lower.and.elem_c.delay.cx5.out ( check__lower_aand_aelem__c_adelay_acx6 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx5 out )  ;
   - check_lower.and.elem_c.delay.cx6.out ( check__lower_aand_aelem__c_adelay_acx6 out )  ( check__lower_aand_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx0.out ( check__lower_aand_aelem__c_adelay_acx0 out )  ( check__lower_aand_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx1.out ( check__lower_aand_aelem__c_adelay_acx2 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx1 out )  ;
   - check_lower.and.elem_c.delay.cx2.out ( check__lower_aand_aelem__c_adelay_acx2 out )  ( check__lower_aand_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx3.out ( check__lower_aand_aelem__c_adelay_acx4 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx3 out )  ;
   - check_lower.and.elem_c.delay.cx4.out ( check__lower_aand_aelem__c_adelay_acx4 out )  ( check__lower_aand_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_lower.and.elem_c.c1.cx0.out ( check__lower_aand_aelem__c_ac1_acx0 out )  ( check__lower_aand_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_lower.cmp97.tmp_Rr1 ( check__lower_acmp97_adelay2_acx0 in_50_6 )  ( check__lower_acmp97_adelay1_acx7 out )  ;
   - check_lower.cmp97.tmp_Rr2 ( check__lower_acmp97_adelay2_acx7 out )  ( check__lower_acmp97_adelay3_acx0 in_50_6 )  ;
   - check_lower.cmp97.tmp_Ra ( check__lower_acmp97_ainv__r A )  ( check__lower_acmp97_anor Y )  ;
   - check_lower.cmp97.inv_r.Y ( check__lower_acmp97_ainv__r Y )  ( check__lower_acmp97_acelem_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp[1] ( check__lower_acmp97_ainv__l2 Y )  ( check__lower_acmp97_aor__l2 B )  ;
   - check_lower.cmp97.pulse ( check__lower_acmp97_apulseG_aand Y )  ( check__lower_acmp97_al1_50_6 CLK )  ( check__lower_acmp97_al1_51_6 CLK ) 
 ( check__lower_acmp97_al1_52_6 CLK )  ( check__lower_acmp97_al1_53_6 CLK )  ( check__lower_acmp97_al1_54_6 CLK )  ( check__lower_acmp97_al1_55_6 CLK ) 
 ( check__lower_acmp97_al1_56_6 CLK )  ( check__lower_acmp97_al1_57_6 CLK )  ( check__lower_acmp97_al2_50_6 CLK )  ( check__lower_acmp97_al2_51_6 CLK ) 
 ( check__lower_acmp97_al2_52_6 CLK )  ( check__lower_acmp97_al2_53_6 CLK )  ( check__lower_acmp97_al2_54_6 CLK )  ( check__lower_acmp97_al2_55_6 CLK ) 
 ( check__lower_acmp97_al2_56_6 CLK )  ( check__lower_acmp97_al2_57_6 CLK )  ;
   - check_lower.cmp97.in1[0] ( check__lower_acmp97_aadd_50_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_50_6 Q )  ;
   - check_lower.cmp97.in2[0] ( check__lower_acmp97_aadd_50_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_50_6 Q )  ;
   - check_lower.cmp97.cin0 ( check__lower_acmp97_aadd_50_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_52_6 )  ( check__lower_acmp97_atoGND Y )  ;
   - check_lower.cmp97.cout[0] ( check__lower_acmp97_aadd_50_6_acx1 out )  ( check__lower_acmp97_aadd_51_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[0] ( check__lower_acmp97_aadd_50_6_acx3 out )  ;
   - check_lower.cmp97.in1[1] ( check__lower_acmp97_aadd_51_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_51_6 Q )  ;
   - check_lower.cmp97.in2[1] ( check__lower_acmp97_aadd_51_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_51_6 Q )  ;
   - check_lower.cmp97.cout[1] ( check__lower_acmp97_aadd_51_6_acx1 out )  ( check__lower_acmp97_aadd_52_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[1] ( check__lower_acmp97_aadd_51_6_acx3 out )  ;
   - check_lower.cmp97.in1[2] ( check__lower_acmp97_aadd_52_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_52_6 Q )  ;
   - check_lower.cmp97.in2[2] ( check__lower_acmp97_aadd_52_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_52_6 Q )  ;
   - check_lower.cmp97.cout[2] ( check__lower_acmp97_aadd_52_6_acx1 out )  ( check__lower_acmp97_aadd_53_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[2] ( check__lower_acmp97_aadd_52_6_acx3 out )  ;
   - check_lower.cmp97.in1[3] ( check__lower_acmp97_aadd_53_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_53_6 Q )  ;
   - check_lower.cmp97.in2[3] ( check__lower_acmp97_aadd_53_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_53_6 Q )  ;
   - check_lower.cmp97.cout[3] ( check__lower_acmp97_aadd_53_6_acx1 out )  ( check__lower_acmp97_aadd_54_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[3] ( check__lower_acmp97_aadd_53_6_acx3 out )  ;
   - check_lower.cmp97.in1[4] ( check__lower_acmp97_aadd_54_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_54_6 Q )  ;
   - check_lower.cmp97.in2[4] ( check__lower_acmp97_aadd_54_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_54_6 Q )  ;
   - check_lower.cmp97.cout[4] ( check__lower_acmp97_aadd_54_6_acx1 out )  ( check__lower_acmp97_aadd_55_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[4] ( check__lower_acmp97_aadd_54_6_acx3 out )  ;
   - check_lower.cmp97.in1[5] ( check__lower_acmp97_aadd_55_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_55_6 Q )  ;
   - check_lower.cmp97.in2[5] ( check__lower_acmp97_aadd_55_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_55_6 Q )  ;
   - check_lower.cmp97.cout[5] ( check__lower_acmp97_aadd_55_6_acx1 out )  ( check__lower_acmp97_aadd_56_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[5] ( check__lower_acmp97_aadd_55_6_acx3 out )  ;
   - check_lower.cmp97.in1[6] ( check__lower_acmp97_aadd_56_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_56_6 Q )  ;
   - check_lower.cmp97.in2[6] ( check__lower_acmp97_aadd_56_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_56_6 Q )  ;
   - check_lower.cmp97.cout[6] ( check__lower_acmp97_aadd_56_6_acx1 out )  ( check__lower_acmp97_aadd_57_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[6] ( check__lower_acmp97_aadd_56_6_acx3 out )  ;
   - check_lower.cmp97.in1[7] ( check__lower_acmp97_aadd_57_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_57_6 Q )  ;
   - check_lower.cmp97.in2[7] ( check__lower_acmp97_aadd_57_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_57_6 Q )  ;
   - check_lower.cmp97.cout[7] ( check__lower_acmp97_aadd_57_6_acx1 out )  ;
   - check_lower.cmp97.tmp[0] ( check__lower_acmp97_ainv__l1 Y )  ( check__lower_acmp97_aor__l1 B )  ;
   - check_lower.cmp97.or_l1.Y ( check__lower_acmp97_aor__l1 Y )  ( check__lower_acmp97_acelem_acx0 in_50_6 )  ;
   - check_lower.cmp97.or_l2.Y ( check__lower_acmp97_aor__l2 Y )  ( check__lower_acmp97_acelem_acx0 in_51_6 )  ;
   - check_lower.cmp97.delay2.cx5.out ( check__lower_acmp97_adelay2_acx6 in_50_6 )  ( check__lower_acmp97_adelay2_acx5 out )  ;
   - check_lower.cmp97.delay2.cx6.out ( check__lower_acmp97_adelay2_acx6 out )  ( check__lower_acmp97_adelay2_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx0.out ( check__lower_acmp97_adelay2_acx0 out )  ( check__lower_acmp97_adelay2_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx1.out ( check__lower_acmp97_adelay2_acx2 in_50_6 )  ( check__lower_acmp97_adelay2_acx1 out )  ;
   - check_lower.cmp97.delay2.cx2.out ( check__lower_acmp97_adelay2_acx2 out )  ( check__lower_acmp97_adelay2_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx3.out ( check__lower_acmp97_adelay2_acx4 in_50_6 )  ( check__lower_acmp97_adelay2_acx3 out )  ;
   - check_lower.cmp97.delay2.cx4.out ( check__lower_acmp97_adelay2_acx4 out )  ( check__lower_acmp97_adelay2_acx5 in_50_6 )  ;
   - check_lower.cmp97.pulseG.i7.Y ( check__lower_acmp97_apulseG_ai8 A )  ( check__lower_acmp97_apulseG_ai7 Y )  ;
   - check_lower.cmp97.pulseG.i8.Y ( check__lower_acmp97_apulseG_ai8 Y )  ( check__lower_acmp97_apulseG_ai9 A )  ;
   - check_lower.cmp97.pulseG.sig_inv ( check__lower_acmp97_apulseG_ai Y )  ( check__lower_acmp97_apulseG_anor B )  ;
   - check_lower.cmp97.pulseG.sgn ( check__lower_acmp97_apulseG_aand A )  ( check__lower_acmp97_apulseG_anor Y )  ( check__lower_acmp97_apulseG_ai1 A )  ;
   - check_lower.cmp97.pulseG.i9.Y ( check__lower_acmp97_apulseG_aand B )  ( check__lower_acmp97_apulseG_ai9 Y )  ;
   - check_lower.cmp97.pulseG.i3.Y ( check__lower_acmp97_apulseG_ai4 A )  ( check__lower_acmp97_apulseG_ai3 Y )  ;
   - check_lower.cmp97.pulseG.i4.Y ( check__lower_acmp97_apulseG_ai4 Y )  ( check__lower_acmp97_apulseG_ai5 A )  ;
   - check_lower.cmp97.pulseG.i6.Y ( check__lower_acmp97_apulseG_ai7 A )  ( check__lower_acmp97_apulseG_ai6 Y )  ;
   - check_lower.cmp97.pulseG.i5.Y ( check__lower_acmp97_apulseG_ai6 A )  ( check__lower_acmp97_apulseG_ai5 Y )  ;
   - check_lower.cmp97.pulseG.i2.Y ( check__lower_acmp97_apulseG_ai3 A )  ( check__lower_acmp97_apulseG_ai2 Y )  ;
   - check_lower.cmp97.pulseG.i1.Y ( check__lower_acmp97_apulseG_ai2 A )  ( check__lower_acmp97_apulseG_ai1 Y )  ;
   - check_lower.cmp97.add[0]._YC ( check__lower_acmp97_aadd_50_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_50_6_acx0 out )  ( check__lower_acmp97_aadd_50_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[0]._YS ( check__lower_acmp97_aadd_50_6_acx2 out )  ( check__lower_acmp97_aadd_50_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[1]._YC ( check__lower_acmp97_aadd_51_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_51_6_acx0 out )  ( check__lower_acmp97_aadd_51_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[1]._YS ( check__lower_acmp97_aadd_51_6_acx2 out )  ( check__lower_acmp97_aadd_51_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[2]._YC ( check__lower_acmp97_aadd_52_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_52_6_acx0 out )  ( check__lower_acmp97_aadd_52_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[2]._YS ( check__lower_acmp97_aadd_52_6_acx2 out )  ( check__lower_acmp97_aadd_52_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[3]._YC ( check__lower_acmp97_aadd_53_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_53_6_acx0 out )  ( check__lower_acmp97_aadd_53_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[3]._YS ( check__lower_acmp97_aadd_53_6_acx2 out )  ( check__lower_acmp97_aadd_53_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[4]._YC ( check__lower_acmp97_aadd_54_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_54_6_acx0 out )  ( check__lower_acmp97_aadd_54_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[4]._YS ( check__lower_acmp97_aadd_54_6_acx2 out )  ( check__lower_acmp97_aadd_54_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[5]._YC ( check__lower_acmp97_aadd_55_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_55_6_acx0 out )  ( check__lower_acmp97_aadd_55_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[5]._YS ( check__lower_acmp97_aadd_55_6_acx2 out )  ( check__lower_acmp97_aadd_55_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[6]._YC ( check__lower_acmp97_aadd_56_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_56_6_acx0 out )  ( check__lower_acmp97_aadd_56_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[6]._YS ( check__lower_acmp97_aadd_56_6_acx2 out )  ( check__lower_acmp97_aadd_56_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[7]._YC ( check__lower_acmp97_aadd_57_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_57_6_acx0 out )  ( check__lower_acmp97_aadd_57_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[7]._YS ( check__lower_acmp97_aadd_57_6_acx2 out )  ( check__lower_acmp97_aadd_57_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx5.out ( check__lower_acmp97_adelay3_acx6 in_50_6 )  ( check__lower_acmp97_adelay3_acx5 out )  ;
   - check_lower.cmp97.delay3.cx6.out ( check__lower_acmp97_adelay3_acx6 out )  ( check__lower_acmp97_adelay3_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx0.out ( check__lower_acmp97_adelay3_acx0 out )  ( check__lower_acmp97_adelay3_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx1.out ( check__lower_acmp97_adelay3_acx2 in_50_6 )  ( check__lower_acmp97_adelay3_acx1 out )  ;
   - check_lower.cmp97.delay3.cx2.out ( check__lower_acmp97_adelay3_acx2 out )  ( check__lower_acmp97_adelay3_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx3.out ( check__lower_acmp97_adelay3_acx4 in_50_6 )  ( check__lower_acmp97_adelay3_acx3 out )  ;
   - check_lower.cmp97.delay3.cx4.out ( check__lower_acmp97_adelay3_acx4 out )  ( check__lower_acmp97_adelay3_acx5 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx5.out ( check__lower_acmp97_adelay1_acx6 in_50_6 )  ( check__lower_acmp97_adelay1_acx5 out )  ;
   - check_lower.cmp97.delay1.cx6.out ( check__lower_acmp97_adelay1_acx6 out )  ( check__lower_acmp97_adelay1_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx0.out ( check__lower_acmp97_adelay1_acx0 out )  ( check__lower_acmp97_adelay1_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx1.out ( check__lower_acmp97_adelay1_acx2 in_50_6 )  ( check__lower_acmp97_adelay1_acx1 out )  ;
   - check_lower.cmp97.delay1.cx2.out ( check__lower_acmp97_adelay1_acx2 out )  ( check__lower_acmp97_adelay1_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx3.out ( check__lower_acmp97_adelay1_acx4 in_50_6 )  ( check__lower_acmp97_adelay1_acx3 out )  ;
   - check_lower.cmp97.delay1.cx4.out ( check__lower_acmp97_adelay1_acx4 out )  ( check__lower_acmp97_adelay1_acx5 in_50_6 )  ;
   - check_lower.cmp123.tmp_Rr1 ( check__lower_acmp123_adelay2_acx0 in_50_6 )  ( check__lower_acmp123_adelay1_acx7 out )  ;
   - check_lower.cmp123.tmp_Rr2 ( check__lower_acmp123_adelay2_acx7 out )  ( check__lower_acmp123_adelay3_acx0 in_50_6 )  ;
   - check_lower.cmp123.tmp_Ra ( check__lower_acmp123_ainv__r A )  ( check__lower_acmp123_anor Y )  ;
   - check_lower.cmp123.inv_r.Y ( check__lower_acmp123_ainv__r Y )  ( check__lower_acmp123_acelem_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp[1] ( check__lower_acmp123_ainv__l2 Y )  ( check__lower_acmp123_aor__l2 B )  ;
   - check_lower.cmp123.pulse ( check__lower_acmp123_apulseG_aand Y )  ( check__lower_acmp123_al1_50_6 CLK )  ( check__lower_acmp123_al1_51_6 CLK ) 
 ( check__lower_acmp123_al1_52_6 CLK )  ( check__lower_acmp123_al1_53_6 CLK )  ( check__lower_acmp123_al1_54_6 CLK )  ( check__lower_acmp123_al1_55_6 CLK ) 
 ( check__lower_acmp123_al1_56_6 CLK )  ( check__lower_acmp123_al1_57_6 CLK )  ( check__lower_acmp123_al2_50_6 CLK )  ( check__lower_acmp123_al2_51_6 CLK ) 
 ( check__lower_acmp123_al2_52_6 CLK )  ( check__lower_acmp123_al2_53_6 CLK )  ( check__lower_acmp123_al2_54_6 CLK )  ( check__lower_acmp123_al2_55_6 CLK ) 
 ( check__lower_acmp123_al2_56_6 CLK )  ( check__lower_acmp123_al2_57_6 CLK )  ;
   - check_lower.cmp123.in1[0] ( check__lower_acmp123_aadd_50_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_50_6 Q )  ;
   - check_lower.cmp123.in2[0] ( check__lower_acmp123_aadd_50_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_50_6 Q )  ;
   - check_lower.cmp123.cin0 ( check__lower_acmp123_aadd_50_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_52_6 )  ( check__lower_acmp123_atoGND Y )  ;
   - check_lower.cmp123.cout[0] ( check__lower_acmp123_aadd_50_6_acx1 out )  ( check__lower_acmp123_aadd_51_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[0] ( check__lower_acmp123_aadd_50_6_acx3 out )  ;
   - check_lower.cmp123.in1[1] ( check__lower_acmp123_aadd_51_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_51_6 Q )  ;
   - check_lower.cmp123.in2[1] ( check__lower_acmp123_aadd_51_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_51_6 Q )  ;
   - check_lower.cmp123.cout[1] ( check__lower_acmp123_aadd_51_6_acx1 out )  ( check__lower_acmp123_aadd_52_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[1] ( check__lower_acmp123_aadd_51_6_acx3 out )  ;
   - check_lower.cmp123.in1[2] ( check__lower_acmp123_aadd_52_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_52_6 Q )  ;
   - check_lower.cmp123.in2[2] ( check__lower_acmp123_aadd_52_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_52_6 Q )  ;
   - check_lower.cmp123.cout[2] ( check__lower_acmp123_aadd_52_6_acx1 out )  ( check__lower_acmp123_aadd_53_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[2] ( check__lower_acmp123_aadd_52_6_acx3 out )  ;
   - check_lower.cmp123.in1[3] ( check__lower_acmp123_aadd_53_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_53_6 Q )  ;
   - check_lower.cmp123.in2[3] ( check__lower_acmp123_aadd_53_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_53_6 Q )  ;
   - check_lower.cmp123.cout[3] ( check__lower_acmp123_aadd_53_6_acx1 out )  ( check__lower_acmp123_aadd_54_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[3] ( check__lower_acmp123_aadd_53_6_acx3 out )  ;
   - check_lower.cmp123.in1[4] ( check__lower_acmp123_aadd_54_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_54_6 Q )  ;
   - check_lower.cmp123.in2[4] ( check__lower_acmp123_aadd_54_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_54_6 Q )  ;
   - check_lower.cmp123.cout[4] ( check__lower_acmp123_aadd_54_6_acx1 out )  ( check__lower_acmp123_aadd_55_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[4] ( check__lower_acmp123_aadd_54_6_acx3 out )  ;
   - check_lower.cmp123.in1[5] ( check__lower_acmp123_aadd_55_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_55_6 Q )  ;
   - check_lower.cmp123.in2[5] ( check__lower_acmp123_aadd_55_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_55_6 Q )  ;
   - check_lower.cmp123.cout[5] ( check__lower_acmp123_aadd_55_6_acx1 out )  ( check__lower_acmp123_aadd_56_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[5] ( check__lower_acmp123_aadd_55_6_acx3 out )  ;
   - check_lower.cmp123.in1[6] ( check__lower_acmp123_aadd_56_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_56_6 Q )  ;
   - check_lower.cmp123.in2[6] ( check__lower_acmp123_aadd_56_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_56_6 Q )  ;
   - check_lower.cmp123.cout[6] ( check__lower_acmp123_aadd_56_6_acx1 out )  ( check__lower_acmp123_aadd_57_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[6] ( check__lower_acmp123_aadd_56_6_acx3 out )  ;
   - check_lower.cmp123.in1[7] ( check__lower_acmp123_aadd_57_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_57_6 Q )  ;
   - check_lower.cmp123.in2[7] ( check__lower_acmp123_aadd_57_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_57_6 Q )  ;
   - check_lower.cmp123.cout[7] ( check__lower_acmp123_aadd_57_6_acx1 out )  ;
   - check_lower.cmp123.tmp[0] ( check__lower_acmp123_ainv__l1 Y )  ( check__lower_acmp123_aor__l1 B )  ;
   - check_lower.cmp123.or_l1.Y ( check__lower_acmp123_aor__l1 Y )  ( check__lower_acmp123_acelem_acx0 in_50_6 )  ;
   - check_lower.cmp123.or_l2.Y ( check__lower_acmp123_aor__l2 Y )  ( check__lower_acmp123_acelem_acx0 in_51_6 )  ;
   - check_lower.cmp123.delay2.cx5.out ( check__lower_acmp123_adelay2_acx6 in_50_6 )  ( check__lower_acmp123_adelay2_acx5 out )  ;
   - check_lower.cmp123.delay2.cx6.out ( check__lower_acmp123_adelay2_acx6 out )  ( check__lower_acmp123_adelay2_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx0.out ( check__lower_acmp123_adelay2_acx0 out )  ( check__lower_acmp123_adelay2_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx1.out ( check__lower_acmp123_adelay2_acx2 in_50_6 )  ( check__lower_acmp123_adelay2_acx1 out )  ;
   - check_lower.cmp123.delay2.cx2.out ( check__lower_acmp123_adelay2_acx2 out )  ( check__lower_acmp123_adelay2_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx3.out ( check__lower_acmp123_adelay2_acx4 in_50_6 )  ( check__lower_acmp123_adelay2_acx3 out )  ;
   - check_lower.cmp123.delay2.cx4.out ( check__lower_acmp123_adelay2_acx4 out )  ( check__lower_acmp123_adelay2_acx5 in_50_6 )  ;
   - check_lower.cmp123.pulseG.i7.Y ( check__lower_acmp123_apulseG_ai8 A )  ( check__lower_acmp123_apulseG_ai7 Y )  ;
   - check_lower.cmp123.pulseG.i8.Y ( check__lower_acmp123_apulseG_ai8 Y )  ( check__lower_acmp123_apulseG_ai9 A )  ;
   - check_lower.cmp123.pulseG.sig_inv ( check__lower_acmp123_apulseG_ai Y )  ( check__lower_acmp123_apulseG_anor B )  ;
   - check_lower.cmp123.pulseG.sgn ( check__lower_acmp123_apulseG_aand A )  ( check__lower_acmp123_apulseG_anor Y )  ( check__lower_acmp123_apulseG_ai1 A )  ;
   - check_lower.cmp123.pulseG.i9.Y ( check__lower_acmp123_apulseG_aand B )  ( check__lower_acmp123_apulseG_ai9 Y )  ;
   - check_lower.cmp123.pulseG.i3.Y ( check__lower_acmp123_apulseG_ai4 A )  ( check__lower_acmp123_apulseG_ai3 Y )  ;
   - check_lower.cmp123.pulseG.i4.Y ( check__lower_acmp123_apulseG_ai4 Y )  ( check__lower_acmp123_apulseG_ai5 A )  ;
   - check_lower.cmp123.pulseG.i6.Y ( check__lower_acmp123_apulseG_ai7 A )  ( check__lower_acmp123_apulseG_ai6 Y )  ;
   - check_lower.cmp123.pulseG.i5.Y ( check__lower_acmp123_apulseG_ai6 A )  ( check__lower_acmp123_apulseG_ai5 Y )  ;
   - check_lower.cmp123.pulseG.i2.Y ( check__lower_acmp123_apulseG_ai3 A )  ( check__lower_acmp123_apulseG_ai2 Y )  ;
   - check_lower.cmp123.pulseG.i1.Y ( check__lower_acmp123_apulseG_ai2 A )  ( check__lower_acmp123_apulseG_ai1 Y )  ;
   - check_lower.cmp123.add[0]._YC ( check__lower_acmp123_aadd_50_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_50_6_acx0 out )  ( check__lower_acmp123_aadd_50_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[0]._YS ( check__lower_acmp123_aadd_50_6_acx2 out )  ( check__lower_acmp123_aadd_50_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[1]._YC ( check__lower_acmp123_aadd_51_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_51_6_acx0 out )  ( check__lower_acmp123_aadd_51_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[1]._YS ( check__lower_acmp123_aadd_51_6_acx2 out )  ( check__lower_acmp123_aadd_51_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[2]._YC ( check__lower_acmp123_aadd_52_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_52_6_acx0 out )  ( check__lower_acmp123_aadd_52_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[2]._YS ( check__lower_acmp123_aadd_52_6_acx2 out )  ( check__lower_acmp123_aadd_52_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[3]._YC ( check__lower_acmp123_aadd_53_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_53_6_acx0 out )  ( check__lower_acmp123_aadd_53_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[3]._YS ( check__lower_acmp123_aadd_53_6_acx2 out )  ( check__lower_acmp123_aadd_53_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[4]._YC ( check__lower_acmp123_aadd_54_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_54_6_acx0 out )  ( check__lower_acmp123_aadd_54_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[4]._YS ( check__lower_acmp123_aadd_54_6_acx2 out )  ( check__lower_acmp123_aadd_54_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[5]._YC ( check__lower_acmp123_aadd_55_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_55_6_acx0 out )  ( check__lower_acmp123_aadd_55_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[5]._YS ( check__lower_acmp123_aadd_55_6_acx2 out )  ( check__lower_acmp123_aadd_55_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[6]._YC ( check__lower_acmp123_aadd_56_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_56_6_acx0 out )  ( check__lower_acmp123_aadd_56_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[6]._YS ( check__lower_acmp123_aadd_56_6_acx2 out )  ( check__lower_acmp123_aadd_56_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[7]._YC ( check__lower_acmp123_aadd_57_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_57_6_acx0 out )  ( check__lower_acmp123_aadd_57_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[7]._YS ( check__lower_acmp123_aadd_57_6_acx2 out )  ( check__lower_acmp123_aadd_57_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx5.out ( check__lower_acmp123_adelay3_acx6 in_50_6 )  ( check__lower_acmp123_adelay3_acx5 out )  ;
   - check_lower.cmp123.delay3.cx6.out ( check__lower_acmp123_adelay3_acx6 out )  ( check__lower_acmp123_adelay3_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx0.out ( check__lower_acmp123_adelay3_acx0 out )  ( check__lower_acmp123_adelay3_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx1.out ( check__lower_acmp123_adelay3_acx2 in_50_6 )  ( check__lower_acmp123_adelay3_acx1 out )  ;
   - check_lower.cmp123.delay3.cx2.out ( check__lower_acmp123_adelay3_acx2 out )  ( check__lower_acmp123_adelay3_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx3.out ( check__lower_acmp123_adelay3_acx4 in_50_6 )  ( check__lower_acmp123_adelay3_acx3 out )  ;
   - check_lower.cmp123.delay3.cx4.out ( check__lower_acmp123_adelay3_acx4 out )  ( check__lower_acmp123_adelay3_acx5 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx5.out ( check__lower_acmp123_adelay1_acx6 in_50_6 )  ( check__lower_acmp123_adelay1_acx5 out )  ;
   - check_lower.cmp123.delay1.cx6.out ( check__lower_acmp123_adelay1_acx6 out )  ( check__lower_acmp123_adelay1_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx0.out ( check__lower_acmp123_adelay1_acx0 out )  ( check__lower_acmp123_adelay1_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx1.out ( check__lower_acmp123_adelay1_acx2 in_50_6 )  ( check__lower_acmp123_adelay1_acx1 out )  ;
   - check_lower.cmp123.delay1.cx2.out ( check__lower_acmp123_adelay1_acx2 out )  ( check__lower_acmp123_adelay1_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx3.out ( check__lower_acmp123_adelay1_acx4 in_50_6 )  ( check__lower_acmp123_adelay1_acx3 out )  ;
   - check_lower.cmp123.delay1.cx4.out ( check__lower_acmp123_adelay1_acx4 out )  ( check__lower_acmp123_adelay1_acx5 in_50_6 )  ;
   - check_lower.inv.pulse ( check__lower_ainv_alatch CLK )  ( check__lower_ainv_apulseG_aand Y )  ;
   - check_lower.inv.Rd ( check__lower_ainv_alatch D )  ( check__lower_ainv_ain Y )  ;
   - check_lower.inv.pulseG.i7.Y ( check__lower_ainv_apulseG_ai8 A )  ( check__lower_ainv_apulseG_ai7 Y )  ;
   - check_lower.inv.pulseG.i8.Y ( check__lower_ainv_apulseG_ai8 Y )  ( check__lower_ainv_apulseG_ai9 A )  ;
   - check_lower.inv.pulseG.sig_inv ( check__lower_ainv_apulseG_ai Y )  ( check__lower_ainv_apulseG_anor B )  ;
   - check_lower.inv.pulseG.sgn ( check__lower_ainv_apulseG_aand A )  ( check__lower_ainv_apulseG_anor Y )  ( check__lower_ainv_apulseG_ai1 A )  ;
   - check_lower.inv.pulseG.i9.Y ( check__lower_ainv_apulseG_aand B )  ( check__lower_ainv_apulseG_ai9 Y )  ;
   - check_lower.inv.pulseG.i3.Y ( check__lower_ainv_apulseG_ai4 A )  ( check__lower_ainv_apulseG_ai3 Y )  ;
   - check_lower.inv.pulseG.i4.Y ( check__lower_ainv_apulseG_ai4 Y )  ( check__lower_ainv_apulseG_ai5 A )  ;
   - check_lower.inv.pulseG.i6.Y ( check__lower_ainv_apulseG_ai7 A )  ( check__lower_ainv_apulseG_ai6 Y )  ;
   - check_lower.inv.pulseG.i5.Y ( check__lower_ainv_apulseG_ai6 A )  ( check__lower_ainv_apulseG_ai5 Y )  ;
   - check_lower.inv.pulseG.i2.Y ( check__lower_ainv_apulseG_ai3 A )  ( check__lower_ainv_apulseG_ai2 Y )  ;
   - check_lower.inv.pulseG.i1.Y ( check__lower_ainv_apulseG_ai2 A )  ( check__lower_ainv_apulseG_ai1 Y )  ;
   - check_lower.inv.elem_c._Reset ( check__lower_ainv_aelem__c_aa1 A )  ( check__lower_ainv_aelem__c_ai1 Y )  ;
   - check_lower.inv.elem_c.a1.Y ( check__lower_ainv_aelem__c_aa1 Y )  ( check__lower_ainv_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_lower.inv.elem_c.n1.Y ( check__lower_ainv_aelem__c_an1 Y )  ( check__lower_ainv_aelem__c_ac1_acx0 in_51_6 )  ;
   - check_lower.inv.elem_c.delay.cx5.out ( check__lower_ainv_aelem__c_adelay_acx6 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx5 out )  ;
   - check_lower.inv.elem_c.delay.cx6.out ( check__lower_ainv_aelem__c_adelay_acx6 out )  ( check__lower_ainv_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx0.out ( check__lower_ainv_aelem__c_adelay_acx0 out )  ( check__lower_ainv_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx1.out ( check__lower_ainv_aelem__c_adelay_acx2 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx1 out )  ;
   - check_lower.inv.elem_c.delay.cx2.out ( check__lower_ainv_aelem__c_adelay_acx2 out )  ( check__lower_ainv_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx3.out ( check__lower_ainv_aelem__c_adelay_acx4 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx3 out )  ;
   - check_lower.inv.elem_c.delay.cx4.out ( check__lower_ainv_aelem__c_adelay_acx4 out )  ( check__lower_ainv_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_lower.inv.elem_c.c1.cx0.out ( check__lower_ainv_aelem__c_ac1_acx0 out )  ( check__lower_ainv_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_lower.cp.pulse ( check__lower_acp_apulseG_aand Y )  ( check__lower_acp_al_50_6 CLK )  ( check__lower_acp_al_51_6 CLK ) 
 ( check__lower_acp_al_52_6 CLK )  ( check__lower_acp_al_53_6 CLK )  ( check__lower_acp_al_54_6 CLK )  ( check__lower_acp_al_55_6 CLK ) 
 ( check__lower_acp_al_56_6 CLK )  ( check__lower_acp_al_57_6 CLK )  ;
   - check_lower.cp.tmp[0] ( check__lower_acp_aor__1 B )  ( check__lower_acp_ainv__3 Y )  ;
   - check_lower.cp.or_1.Y ( check__lower_acp_aor__1 Y )  ( check__lower_acp_acelem_acx0 in_50_6 )  ;
   - check_lower.cp.tmp[1] ( check__lower_acp_ainv__1 A )  ( check__lower_acp_anor__2 Y )  ;
   - check_lower.cp.inv_1.Y ( check__lower_acp_ainv__1 Y )  ( check__lower_acp_acelem_acx0 in_51_6 )  ;
   - check_lower.cp.tmp[2] ( check__lower_acp_ainv__2 A )  ( check__lower_acp_anor__3 Y )  ;
   - check_lower.cp.inv_2.Y ( check__lower_acp_ainv__2 Y )  ( check__lower_acp_acelem_acx0 in_52_6 )  ;
   - check_lower.cp.pulseG.i7.Y ( check__lower_acp_apulseG_ai8 A )  ( check__lower_acp_apulseG_ai7 Y )  ;
   - check_lower.cp.pulseG.i8.Y ( check__lower_acp_apulseG_ai8 Y )  ( check__lower_acp_apulseG_ai9 A )  ;
   - check_lower.cp.pulseG.sig_inv ( check__lower_acp_apulseG_ai Y )  ( check__lower_acp_apulseG_anor B )  ;
   - check_lower.cp.pulseG.sgn ( check__lower_acp_apulseG_aand A )  ( check__lower_acp_apulseG_anor Y )  ( check__lower_acp_apulseG_ai1 A )  ;
   - check_lower.cp.pulseG.i9.Y ( check__lower_acp_apulseG_aand B )  ( check__lower_acp_apulseG_ai9 Y )  ;
   - check_lower.cp.pulseG.i3.Y ( check__lower_acp_apulseG_ai4 A )  ( check__lower_acp_apulseG_ai3 Y )  ;
   - check_lower.cp.pulseG.i4.Y ( check__lower_acp_apulseG_ai4 Y )  ( check__lower_acp_apulseG_ai5 A )  ;
   - check_lower.cp.pulseG.i6.Y ( check__lower_acp_apulseG_ai7 A )  ( check__lower_acp_apulseG_ai6 Y )  ;
   - check_lower.cp.pulseG.i5.Y ( check__lower_acp_apulseG_ai6 A )  ( check__lower_acp_apulseG_ai5 Y )  ;
   - check_lower.cp.pulseG.i2.Y ( check__lower_acp_apulseG_ai3 A )  ( check__lower_acp_apulseG_ai2 Y )  ;
   - check_lower.cp.pulseG.i1.Y ( check__lower_acp_apulseG_ai2 A )  ( check__lower_acp_apulseG_ai1 Y )  ;
   - check_lower.cp.delay1.cx5.out ( check__lower_acp_adelay1_acx6 in_50_6 )  ( check__lower_acp_adelay1_acx5 out )  ;
   - check_lower.cp.delay1.cx6.out ( check__lower_acp_adelay1_acx6 out )  ( check__lower_acp_adelay1_acx7 in_50_6 )  ;
   - check_lower.cp.delay1.cx0.out ( check__lower_acp_adelay1_acx0 out )  ( check__lower_acp_adelay1_acx1 in_50_6 )  ;
   - check_lower.cp.delay1.cx1.out ( check__lower_acp_adelay1_acx2 in_50_6 )  ( check__lower_acp_adelay1_acx1 out )  ;
   - check_lower.cp.delay1.cx2.out ( check__lower_acp_adelay1_acx2 out )  ( check__lower_acp_adelay1_acx3 in_50_6 )  ;
   - check_lower.cp.delay1.cx3.out ( check__lower_acp_adelay1_acx4 in_50_6 )  ( check__lower_acp_adelay1_acx3 out )  ;
   - check_lower.cp.delay1.cx4.out ( check__lower_acp_adelay1_acx4 out )  ( check__lower_acp_adelay1_acx5 in_50_6 )  ;
   - sink_ctrl_lower._Lr ( sink__ctrl__lower_an B )  ( sink__ctrl__lower_ai Y )  ;
   - copy_ctrl_shift_splits.pulse ( copy__ctrl__shift__splits_apulseG_aand Y )  ( copy__ctrl__shift__splits_al_50_6 CLK )  ;
   - copy_ctrl_shift_splits.tmp[0] ( copy__ctrl__shift__splits_aor__1 B )  ( copy__ctrl__shift__splits_ainv__3 Y )  ;
   - copy_ctrl_shift_splits.or_1.Y ( copy__ctrl__shift__splits_aor__1 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_50_6 )  ;
   - copy_ctrl_shift_splits.tmp[1] ( copy__ctrl__shift__splits_ainv__1 A )  ( copy__ctrl__shift__splits_anor__2 Y )  ;
   - copy_ctrl_shift_splits.inv_1.Y ( copy__ctrl__shift__splits_ainv__1 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_51_6 )  ;
   - copy_ctrl_shift_splits.tmp[2] ( copy__ctrl__shift__splits_ainv__2 A )  ( copy__ctrl__shift__splits_anor__3 Y )  ;
   - copy_ctrl_shift_splits.inv_2.Y ( copy__ctrl__shift__splits_ainv__2 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_52_6 )  ;
   - copy_ctrl_shift_splits.pulseG.i7.Y ( copy__ctrl__shift__splits_apulseG_ai8 A )  ( copy__ctrl__shift__splits_apulseG_ai7 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i8.Y ( copy__ctrl__shift__splits_apulseG_ai8 Y )  ( copy__ctrl__shift__splits_apulseG_ai9 A )  ;
   - copy_ctrl_shift_splits.pulseG.sig_inv ( copy__ctrl__shift__splits_apulseG_ai Y )  ( copy__ctrl__shift__splits_apulseG_anor B )  ;
   - copy_ctrl_shift_splits.pulseG.sgn ( copy__ctrl__shift__splits_apulseG_aand A )  ( copy__ctrl__shift__splits_apulseG_anor Y )  ( copy__ctrl__shift__splits_apulseG_ai1 A )  ;
   - copy_ctrl_shift_splits.pulseG.i9.Y ( copy__ctrl__shift__splits_apulseG_aand B )  ( copy__ctrl__shift__splits_apulseG_ai9 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i3.Y ( copy__ctrl__shift__splits_apulseG_ai4 A )  ( copy__ctrl__shift__splits_apulseG_ai3 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i4.Y ( copy__ctrl__shift__splits_apulseG_ai4 Y )  ( copy__ctrl__shift__splits_apulseG_ai5 A )  ;
   - copy_ctrl_shift_splits.pulseG.i6.Y ( copy__ctrl__shift__splits_apulseG_ai7 A )  ( copy__ctrl__shift__splits_apulseG_ai6 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i5.Y ( copy__ctrl__shift__splits_apulseG_ai6 A )  ( copy__ctrl__shift__splits_apulseG_ai5 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i2.Y ( copy__ctrl__shift__splits_apulseG_ai3 A )  ( copy__ctrl__shift__splits_apulseG_ai2 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i1.Y ( copy__ctrl__shift__splits_apulseG_ai2 A )  ( copy__ctrl__shift__splits_apulseG_ai1 Y )  ;
   - copy_ctrl_shift_splits.delay1.cx5.out ( copy__ctrl__shift__splits_adelay1_acx6 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx5 out )  ;
   - copy_ctrl_shift_splits.delay1.cx6.out ( copy__ctrl__shift__splits_adelay1_acx6 out )  ( copy__ctrl__shift__splits_adelay1_acx7 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx0.out ( copy__ctrl__shift__splits_adelay1_acx0 out )  ( copy__ctrl__shift__splits_adelay1_acx1 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx1.out ( copy__ctrl__shift__splits_adelay1_acx2 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx1 out )  ;
   - copy_ctrl_shift_splits.delay1.cx2.out ( copy__ctrl__shift__splits_adelay1_acx2 out )  ( copy__ctrl__shift__splits_adelay1_acx3 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx3.out ( copy__ctrl__shift__splits_adelay1_acx4 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx3 out )  ;
   - copy_ctrl_shift_splits.delay1.cx4.out ( copy__ctrl__shift__splits_adelay1_acx4 out )  ( copy__ctrl__shift__splits_adelay1_acx5 in_50_6 )  ;
   - merge.data[0] ( merge_amux_50_6 Y )  ( merge_al_50_6 D )  ;
   - merge.data[1] ( merge_amux_51_6 Y )  ( merge_al_51_6 D )  ;
   - merge.data[2] ( merge_amux_52_6 Y )  ( merge_al_52_6 D )  ;
   - merge.data[3] ( merge_amux_53_6 Y )  ( merge_al_53_6 D )  ;
   - merge.data[4] ( merge_amux_54_6 Y )  ( merge_al_54_6 D )  ;
   - merge.data[5] ( merge_amux_55_6 Y )  ( merge_al_55_6 D )  ;
   - merge.data[6] ( merge_amux_56_6 Y )  ( merge_al_56_6 D )  ;
   - merge.data[7] ( merge_amux_57_6 Y )  ( merge_al_57_6 D )  ;
   - merge.tmpRr ( merge_adelay2_acx7 out )  ( merge_adelay3_acx0 in_50_6 )  ;
   - merge.pulse ( merge_apulseG_aand Y )  ( merge_al_50_6 CLK )  ( merge_al_51_6 CLK ) 
 ( merge_al_52_6 CLK )  ( merge_al_53_6 CLK )  ( merge_al_54_6 CLK )  ( merge_al_55_6 CLK ) 
 ( merge_al_56_6 CLK )  ( merge_al_57_6 CLK )  ;
   - merge.inv_Rd3.A ( merge_ainv__Rd3 A )  ( merge_al_52_6 Q )  ;
   - merge.inv_Rd1.A ( merge_al_50_6 Q )  ( merge_ainv__Rd1 A )  ;
   - merge.inv_Rd2.A ( merge_al_51_6 Q )  ( merge_ainv__Rd2 A )  ;
   - merge.inv_Rd4.A ( merge_al_53_6 Q )  ( merge_ainv__Rd4 A )  ;
   - merge.inv_Rd5.A ( merge_al_54_6 Q )  ( merge_ainv__Rd5 A )  ;
   - merge.inv_Rd6.A ( merge_al_55_6 Q )  ( merge_ainv__Rd6 A )  ;
   - merge.inv_Rd7.A ( merge_al_56_6 Q )  ( merge_ainv__Rd7 A )  ;
   - merge.inv_Rd8.A ( merge_al_57_6 Q )  ( merge_ainv__Rd8 A )  ;
   - merge.tmp[0] ( merge_aor__L1 B )  ( merge_ainv__L1 Y )  ;
   - merge.or_L1.Y ( merge_aor__L1 Y )  ( merge_acelem1_acx0 in_50_6 )  ;
   - merge.tmp[3] ( merge_aor__Cf B )  ( merge_ainv__Cf Y )  ;
   - merge.or_Cf.Y ( merge_aor__Cf Y )  ( merge_acelem2_acx0 in_51_6 )  ;
   - merge.CdInv ( merge_aand2 A )  ( merge_ainv1__Cd Y )  ;
   - merge.Crbuff ( merge_aand2 B )  ( merge_adelay1_acx7 out )  ( merge_aand1 B )  ;
   - merge.tmpCf ( merge_aand2 Y )  ( merge_ainv__Cf A )  ;
   - merge.tmp_Ra ( merge_anor__Ra Y )  ( merge_ainv__Ra A )  ;
   - merge.tmp[1] ( merge_ainv__L2 Y )  ( merge_aor__L2 B )  ;
   - merge.or_L2.Y ( merge_aor__L2 Y )  ( merge_acelem2_acx0 in_50_6 )  ;
   - merge.inv_Ra.Y ( merge_ainv__Ra Y )  ( merge_acelem1_acx0 in_52_6 )  ( merge_acelem2_acx0 in_52_6 )  ;
   - merge.tmp[2] ( merge_aor__Ct B )  ( merge_ainv__Ct Y )  ;
   - merge.or_Ct.Y ( merge_aor__Ct Y )  ( merge_acelem1_acx0 in_51_6 )  ;
   - merge.tmpCt ( merge_ainv__Ct A )  ( merge_aand1 Y )  ;
   - merge.delay2.cx5.out ( merge_adelay2_acx6 in_50_6 )  ( merge_adelay2_acx5 out )  ;
   - merge.delay2.cx6.out ( merge_adelay2_acx6 out )  ( merge_adelay2_acx7 in_50_6 )  ;
   - merge.delay2.cx0.out ( merge_adelay2_acx0 out )  ( merge_adelay2_acx1 in_50_6 )  ;
   - merge.delay2.cx1.out ( merge_adelay2_acx2 in_50_6 )  ( merge_adelay2_acx1 out )  ;
   - merge.delay2.cx2.out ( merge_adelay2_acx2 out )  ( merge_adelay2_acx3 in_50_6 )  ;
   - merge.delay2.cx3.out ( merge_adelay2_acx4 in_50_6 )  ( merge_adelay2_acx3 out )  ;
   - merge.delay2.cx4.out ( merge_adelay2_acx4 out )  ( merge_adelay2_acx5 in_50_6 )  ;
   - merge.pulseG.i7.Y ( merge_apulseG_ai8 A )  ( merge_apulseG_ai7 Y )  ;
   - merge.pulseG.i8.Y ( merge_apulseG_ai8 Y )  ( merge_apulseG_ai9 A )  ;
   - merge.pulseG.sig_inv ( merge_apulseG_ai Y )  ( merge_apulseG_anor B )  ;
   - merge.pulseG.sgn ( merge_apulseG_aand A )  ( merge_apulseG_anor Y )  ( merge_apulseG_ai1 A )  ;
   - merge.pulseG.i9.Y ( merge_apulseG_aand B )  ( merge_apulseG_ai9 Y )  ;
   - merge.pulseG.i3.Y ( merge_apulseG_ai4 A )  ( merge_apulseG_ai3 Y )  ;
   - merge.pulseG.i4.Y ( merge_apulseG_ai4 Y )  ( merge_apulseG_ai5 A )  ;
   - merge.pulseG.i6.Y ( merge_apulseG_ai7 A )  ( merge_apulseG_ai6 Y )  ;
   - merge.pulseG.i5.Y ( merge_apulseG_ai6 A )  ( merge_apulseG_ai5 Y )  ;
   - merge.pulseG.i2.Y ( merge_apulseG_ai3 A )  ( merge_apulseG_ai2 Y )  ;
   - merge.pulseG.i1.Y ( merge_apulseG_ai2 A )  ( merge_apulseG_ai1 Y )  ;
   - merge.delay3.cx5.out ( merge_adelay3_acx6 in_50_6 )  ( merge_adelay3_acx5 out )  ;
   - merge.delay3.cx6.out ( merge_adelay3_acx6 out )  ( merge_adelay3_acx7 in_50_6 )  ;
   - merge.delay3.cx0.out ( merge_adelay3_acx0 out )  ( merge_adelay3_acx1 in_50_6 )  ;
   - merge.delay3.cx1.out ( merge_adelay3_acx2 in_50_6 )  ( merge_adelay3_acx1 out )  ;
   - merge.delay3.cx2.out ( merge_adelay3_acx2 out )  ( merge_adelay3_acx3 in_50_6 )  ;
   - merge.delay3.cx3.out ( merge_adelay3_acx4 in_50_6 )  ( merge_adelay3_acx3 out )  ;
   - merge.delay3.cx4.out ( merge_adelay3_acx4 out )  ( merge_adelay3_acx5 in_50_6 )  ;
   - merge.delay1.cx5.out ( merge_adelay1_acx6 in_50_6 )  ( merge_adelay1_acx5 out )  ;
   - merge.delay1.cx6.out ( merge_adelay1_acx6 out )  ( merge_adelay1_acx7 in_50_6 )  ;
   - merge.delay1.cx0.out ( merge_adelay1_acx0 out )  ( merge_adelay1_acx1 in_50_6 )  ;
   - merge.delay1.cx1.out ( merge_adelay1_acx2 in_50_6 )  ( merge_adelay1_acx1 out )  ;
   - merge.delay1.cx2.out ( merge_adelay1_acx2 out )  ( merge_adelay1_acx3 in_50_6 )  ;
   - merge.delay1.cx3.out ( merge_adelay1_acx4 in_50_6 )  ( merge_adelay1_acx3 out )  ;
   - merge.delay1.cx4.out ( merge_adelay1_acx4 out )  ( merge_adelay1_acx5 in_50_6 )  ;
   - ctrl_lower_copy.pulse ( ctrl__lower__copy_apulseG_aand Y )  ( ctrl__lower__copy_al_50_6 CLK )  ;
   - ctrl_lower_copy.tmp[0] ( ctrl__lower__copy_aor__1 B )  ( ctrl__lower__copy_ainv__3 Y )  ;
   - ctrl_lower_copy.or_1.Y ( ctrl__lower__copy_aor__1 Y )  ( ctrl__lower__copy_acelem_acx0 in_50_6 )  ;
   - ctrl_lower_copy.tmp[1] ( ctrl__lower__copy_ainv__1 A )  ( ctrl__lower__copy_anor__2 Y )  ;
   - ctrl_lower_copy.inv_1.Y ( ctrl__lower__copy_ainv__1 Y )  ( ctrl__lower__copy_acelem_acx0 in_51_6 )  ;
   - ctrl_lower_copy.tmp[2] ( ctrl__lower__copy_ainv__2 A )  ( ctrl__lower__copy_anor__3 Y )  ;
   - ctrl_lower_copy.inv_2.Y ( ctrl__lower__copy_ainv__2 Y )  ( ctrl__lower__copy_acelem_acx0 in_52_6 )  ;
   - ctrl_lower_copy.pulseG.i7.Y ( ctrl__lower__copy_apulseG_ai8 A )  ( ctrl__lower__copy_apulseG_ai7 Y )  ;
   - ctrl_lower_copy.pulseG.i8.Y ( ctrl__lower__copy_apulseG_ai8 Y )  ( ctrl__lower__copy_apulseG_ai9 A )  ;
   - ctrl_lower_copy.pulseG.sig_inv ( ctrl__lower__copy_apulseG_ai Y )  ( ctrl__lower__copy_apulseG_anor B )  ;
   - ctrl_lower_copy.pulseG.sgn ( ctrl__lower__copy_apulseG_aand A )  ( ctrl__lower__copy_apulseG_anor Y )  ( ctrl__lower__copy_apulseG_ai1 A )  ;
   - ctrl_lower_copy.pulseG.i9.Y ( ctrl__lower__copy_apulseG_aand B )  ( ctrl__lower__copy_apulseG_ai9 Y )  ;
   - ctrl_lower_copy.pulseG.i3.Y ( ctrl__lower__copy_apulseG_ai4 A )  ( ctrl__lower__copy_apulseG_ai3 Y )  ;
   - ctrl_lower_copy.pulseG.i4.Y ( ctrl__lower__copy_apulseG_ai4 Y )  ( ctrl__lower__copy_apulseG_ai5 A )  ;
   - ctrl_lower_copy.pulseG.i6.Y ( ctrl__lower__copy_apulseG_ai7 A )  ( ctrl__lower__copy_apulseG_ai6 Y )  ;
   - ctrl_lower_copy.pulseG.i5.Y ( ctrl__lower__copy_apulseG_ai6 A )  ( ctrl__lower__copy_apulseG_ai5 Y )  ;
   - ctrl_lower_copy.pulseG.i2.Y ( ctrl__lower__copy_apulseG_ai3 A )  ( ctrl__lower__copy_apulseG_ai2 Y )  ;
   - ctrl_lower_copy.pulseG.i1.Y ( ctrl__lower__copy_apulseG_ai2 A )  ( ctrl__lower__copy_apulseG_ai1 Y )  ;
   - ctrl_lower_copy.delay1.cx5.out ( ctrl__lower__copy_adelay1_acx6 in_50_6 )  ( ctrl__lower__copy_adelay1_acx5 out )  ;
   - ctrl_lower_copy.delay1.cx6.out ( ctrl__lower__copy_adelay1_acx6 out )  ( ctrl__lower__copy_adelay1_acx7 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx0.out ( ctrl__lower__copy_adelay1_acx0 out )  ( ctrl__lower__copy_adelay1_acx1 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx1.out ( ctrl__lower__copy_adelay1_acx2 in_50_6 )  ( ctrl__lower__copy_adelay1_acx1 out )  ;
   - ctrl_lower_copy.delay1.cx2.out ( ctrl__lower__copy_adelay1_acx2 out )  ( ctrl__lower__copy_adelay1_acx3 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx3.out ( ctrl__lower__copy_adelay1_acx4 in_50_6 )  ( ctrl__lower__copy_adelay1_acx3 out )  ;
   - ctrl_lower_copy.delay1.cx4.out ( ctrl__lower__copy_adelay1_acx4 out )  ( ctrl__lower__copy_adelay1_acx5 in_50_6 )  ;
   - cp1.pulse ( cp1_apulseG_aand Y )  ( cp1_al_50_6 CLK )  ;
   - cp1.tmp[0] ( cp1_aor__1 B )  ( cp1_ainv__3 Y )  ;
   - cp1.or_1.Y ( cp1_aor__1 Y )  ( cp1_acelem_acx0 in_50_6 )  ;
   - cp1.tmp[1] ( cp1_ainv__1 A )  ( cp1_anor__2 Y )  ;
   - cp1.inv_1.Y ( cp1_ainv__1 Y )  ( cp1_acelem_acx0 in_51_6 )  ;
   - cp1.tmp[2] ( cp1_ainv__2 A )  ( cp1_anor__3 Y )  ;
   - cp1.inv_2.Y ( cp1_ainv__2 Y )  ( cp1_acelem_acx0 in_52_6 )  ;
   - cp1.pulseG.i7.Y ( cp1_apulseG_ai8 A )  ( cp1_apulseG_ai7 Y )  ;
   - cp1.pulseG.i8.Y ( cp1_apulseG_ai8 Y )  ( cp1_apulseG_ai9 A )  ;
   - cp1.pulseG.sig_inv ( cp1_apulseG_ai Y )  ( cp1_apulseG_anor B )  ;
   - cp1.pulseG.sgn ( cp1_apulseG_aand A )  ( cp1_apulseG_anor Y )  ( cp1_apulseG_ai1 A )  ;
   - cp1.pulseG.i9.Y ( cp1_apulseG_aand B )  ( cp1_apulseG_ai9 Y )  ;
   - cp1.pulseG.i3.Y ( cp1_apulseG_ai4 A )  ( cp1_apulseG_ai3 Y )  ;
   - cp1.pulseG.i4.Y ( cp1_apulseG_ai4 Y )  ( cp1_apulseG_ai5 A )  ;
   - cp1.pulseG.i6.Y ( cp1_apulseG_ai7 A )  ( cp1_apulseG_ai6 Y )  ;
   - cp1.pulseG.i5.Y ( cp1_apulseG_ai6 A )  ( cp1_apulseG_ai5 Y )  ;
   - cp1.pulseG.i2.Y ( cp1_apulseG_ai3 A )  ( cp1_apulseG_ai2 Y )  ;
   - cp1.pulseG.i1.Y ( cp1_apulseG_ai2 A )  ( cp1_apulseG_ai1 Y )  ;
   - cp1.delay1.cx5.out ( cp1_adelay1_acx6 in_50_6 )  ( cp1_adelay1_acx5 out )  ;
   - cp1.delay1.cx6.out ( cp1_adelay1_acx6 out )  ( cp1_adelay1_acx7 in_50_6 )  ;
   - cp1.delay1.cx0.out ( cp1_adelay1_acx0 out )  ( cp1_adelay1_acx1 in_50_6 )  ;
   - cp1.delay1.cx1.out ( cp1_adelay1_acx2 in_50_6 )  ( cp1_adelay1_acx1 out )  ;
   - cp1.delay1.cx2.out ( cp1_adelay1_acx2 out )  ( cp1_adelay1_acx3 in_50_6 )  ;
   - cp1.delay1.cx3.out ( cp1_adelay1_acx4 in_50_6 )  ( cp1_adelay1_acx3 out )  ;
   - cp1.delay1.cx4.out ( cp1_adelay1_acx4 out )  ( cp1_adelay1_acx5 in_50_6 )  ;
   - case_split.pulse ( case__split_apulseG_aand Y )  ( case__split_actrl__latch_al CLK )  ( case__split_adata__latch CLK )  ;
   - case_split.ctrl ( case__split_actrl__latch_anx Y )  ( case__split_actrl__latch_al q )  ( case__split_aelem__c_aandR2 B ) 
 ( case__split_aelem__c_actrl__inv A )  ;
   - case_split.pulseG.i7.Y ( case__split_apulseG_ai8 A )  ( case__split_apulseG_ai7 Y )  ;
   - case_split.pulseG.i8.Y ( case__split_apulseG_ai8 Y )  ( case__split_apulseG_ai9 A )  ;
   - case_split.pulseG.sig_inv ( case__split_apulseG_ai Y )  ( case__split_apulseG_anor B )  ;
   - case_split.pulseG.sgn ( case__split_apulseG_aand A )  ( case__split_apulseG_anor Y )  ( case__split_apulseG_ai1 A )  ;
   - case_split.pulseG.i9.Y ( case__split_apulseG_aand B )  ( case__split_apulseG_ai9 Y )  ;
   - case_split.pulseG.i3.Y ( case__split_apulseG_ai4 A )  ( case__split_apulseG_ai3 Y )  ;
   - case_split.pulseG.i4.Y ( case__split_apulseG_ai4 Y )  ( case__split_apulseG_ai5 A )  ;
   - case_split.pulseG.i6.Y ( case__split_apulseG_ai7 A )  ( case__split_apulseG_ai6 Y )  ;
   - case_split.pulseG.i5.Y ( case__split_apulseG_ai6 A )  ( case__split_apulseG_ai5 Y )  ;
   - case_split.pulseG.i2.Y ( case__split_apulseG_ai3 A )  ( case__split_apulseG_ai2 Y )  ;
   - case_split.pulseG.i1.Y ( case__split_apulseG_ai2 A )  ( case__split_apulseG_ai1 Y )  ;
   - case_split.ctrl_latch._q ( case__split_actrl__latch_anx A )  ( case__split_actrl__latch_al __q )  ;
   - case_split.elem_c.c_out_delay ( case__split_aelem__c_aandR2 A )  ( case__split_aelem__c_adelay_acx7 out )  ( case__split_aelem__c_aandR1 A )  ;
   - case_split.elem_c._Reset ( case__split_aelem__c_aa1 A )  ( case__split_aelem__c_aa3 A )  ( case__split_aelem__c_ai1 Y ) 
 ( case__split_aelem__c_aa2 A )  ;
   - case_split.elem_c.a1.Y ( case__split_aelem__c_aa1 Y )  ( case__split_aelem__c_ac1_acx0 in_50_6 )  ;
   - case_split.elem_c.nor_out ( case__split_aelem__c_aa3 B )  ( case__split_aelem__c_an1 Y )  ;
   - case_split.elem_c.a3.Y ( case__split_aelem__c_aa3 Y )  ( case__split_aelem__c_ac1_acx0 in_52_6 )  ;
   - case_split.elem_c._ctrl ( case__split_aelem__c_actrl__inv Y )  ( case__split_aelem__c_aandR1 B )  ;
   - case_split.elem_c.a2.Y ( case__split_aelem__c_ac1_acx0 in_51_6 )  ( case__split_aelem__c_aa2 Y )  ;
   - case_split.elem_c.delay.cx5.out ( case__split_aelem__c_adelay_acx6 in_50_6 )  ( case__split_aelem__c_adelay_acx5 out )  ;
   - case_split.elem_c.delay.cx6.out ( case__split_aelem__c_adelay_acx6 out )  ( case__split_aelem__c_adelay_acx7 in_50_6 )  ;
   - case_split.elem_c.delay.cx0.out ( case__split_aelem__c_adelay_acx0 out )  ( case__split_aelem__c_adelay_acx1 in_50_6 )  ;
   - case_split.elem_c.delay.cx1.out ( case__split_aelem__c_adelay_acx2 in_50_6 )  ( case__split_aelem__c_adelay_acx1 out )  ;
   - case_split.elem_c.delay.cx2.out ( case__split_aelem__c_adelay_acx2 out )  ( case__split_aelem__c_adelay_acx3 in_50_6 )  ;
   - case_split.elem_c.delay.cx3.out ( case__split_aelem__c_adelay_acx4 in_50_6 )  ( case__split_aelem__c_adelay_acx3 out )  ;
   - case_split.elem_c.delay.cx4.out ( case__split_aelem__c_adelay_acx4 out )  ( case__split_aelem__c_adelay_acx5 in_50_6 )  ;
   - case_split.elem_c.c1.cx0.out ( case__split_aelem__c_ac1_acx0 out )  ( case__split_aelem__c_ac1_acx1 in_50_6 )  ;
   - post.splitLeft.d[0] ( post_aadderLeft_al1_50_6 D )  ( post_asplit_al_50_6 Q )  ( post_aadderRight_al1_50_6 D )  ;
   - post.splitLeft.d[1] ( post_aadderLeft_al1_51_6 D )  ( post_asplit_al_51_6 Q )  ( post_aadderRight_al1_51_6 D )  ;
   - post.splitLeft.d[2] ( post_aadderLeft_al1_52_6 D )  ( post_asplit_al_52_6 Q )  ( post_aadderRight_al1_52_6 D )  ;
   - post.splitLeft.d[3] ( post_aadderLeft_al1_53_6 D )  ( post_asplit_al_53_6 Q )  ( post_aadderRight_al1_53_6 D )  ;
   - post.splitLeft.d[4] ( post_aadderLeft_al1_54_6 D )  ( post_asplit_al_54_6 Q )  ( post_aadderRight_al1_54_6 D )  ;
   - post.splitLeft.d[5] ( post_aadderLeft_al1_55_6 D )  ( post_asplit_al_55_6 Q )  ( post_aadderRight_al1_55_6 D )  ;
   - post.splitLeft.d[6] ( post_aadderLeft_al1_56_6 D )  ( post_asplit_al_56_6 Q )  ( post_aadderRight_al1_56_6 D )  ;
   - post.splitLeft.d[7] ( post_aadderLeft_al1_57_6 D )  ( post_asplit_al_57_6 Q )  ( post_aadderRight_al1_57_6 D )  ;
   - post.splitLeft.r ( post_aadderLeft_ainv__l1 A )  ( post_asplit_aand2 Y )  ;
   - post.srcOut65.a ( post_aadderLeft_apulseG_ai A )  ( post_aadderLeft_adelay1_acx0 in_50_6 )  ( post_aadderLeft_acelem_acx0 out ) 
 ( post_asplit_aor B )  ( post_asrc65_anor B )  ;
   - post.srcOut65.d[0] ( post_aadderLeft_al2_50_6 D )  ( post_asrc65_asetGND0 Y )  ;
   - post.srcOut65.d[1] ( post_aadderLeft_al2_51_6 D )  ( post_asrc65_asetGND1 Y )  ;
   - post.srcOut65.d[2] ( post_aadderLeft_al2_52_6 D )  ( post_asrc65_asetGND2 Y )  ;
   - post.srcOut65.d[3] ( post_aadderLeft_al2_53_6 D )  ( post_asrc65_asetGND3 Y )  ;
   - post.srcOut65.d[4] ( post_aadderLeft_al2_54_6 D )  ( post_asrc65_asetGND4 Y )  ;
   - post.srcOut65.d[5] ( post_aadderLeft_al2_55_6 D )  ( post_asrc65_asetGND5 Y )  ;
   - post.srcOut65.d[6] ( post_aadderLeft_al2_56_6 D )  ( post_asrc65_asetGND6 Y )  ;
   - post.srcOut65.d[7] ( post_aadderLeft_al2_57_6 D )  ( post_asrc65_asetGND7 Y )  ;
   - post.srcOut65.r ( post_aadderLeft_ainv__l2 A )  ( post_asrc65_anor Y )  ;
   - post.addOut65.d[0] ( post_aadderLeft_aadd_50_6_acx3 out )  ( post_amerge_amux_50_6 B )  ;
   - post.addOut65.d[1] ( post_aadderLeft_aadd_51_6_acx3 out )  ( post_amerge_amux_51_6 B )  ;
   - post.addOut65.d[2] ( post_aadderLeft_aadd_52_6_acx3 out )  ( post_amerge_amux_52_6 B )  ;
   - post.addOut65.d[3] ( post_aadderLeft_aadd_53_6_acx3 out )  ( post_amerge_amux_53_6 B )  ;
   - post.addOut65.d[4] ( post_aadderLeft_aadd_54_6_acx3 out )  ( post_amerge_amux_54_6 B )  ;
   - post.addOut65.d[5] ( post_aadderLeft_aadd_55_6_acx3 out )  ( post_amerge_amux_55_6 B )  ;
   - post.addOut65.d[6] ( post_aadderLeft_aadd_56_6_acx3 out )  ( post_amerge_amux_56_6 B )  ;
   - post.addOut65.d[7] ( post_aadderLeft_aadd_57_6_acx3 out )  ( post_amerge_amux_57_6 B )  ;
   - post.addOut65.r ( post_aadderLeft_adelay2_acx7 out )  ( post_amerge_ainv__L2 A )  ;
   - post.addOut65.a ( post_aadderLeft_anor B )  ( post_amerge_acelem2_acx0 out )  ( post_amerge_aor B )  ;
   - post.addOut97.d[0] ( post_amerge_amux_50_6 A )  ( post_aadderRight_aadd_50_6_acx3 out )  ;
   - post.addOut97.d[1] ( post_amerge_amux_51_6 A )  ( post_aadderRight_aadd_51_6_acx3 out )  ;
   - post.addOut97.d[2] ( post_amerge_amux_52_6 A )  ( post_aadderRight_aadd_52_6_acx3 out )  ;
   - post.addOut97.d[3] ( post_amerge_amux_53_6 A )  ( post_aadderRight_aadd_53_6_acx3 out )  ;
   - post.addOut97.d[4] ( post_amerge_amux_54_6 A )  ( post_aadderRight_aadd_54_6_acx3 out )  ;
   - post.addOut97.d[5] ( post_amerge_amux_55_6 A )  ( post_aadderRight_aadd_55_6_acx3 out )  ;
   - post.addOut97.d[6] ( post_amerge_amux_56_6 A )  ( post_aadderRight_aadd_56_6_acx3 out )  ;
   - post.addOut97.d[7] ( post_amerge_amux_57_6 A )  ( post_aadderRight_aadd_57_6_acx3 out )  ;
   - post.addOut97.r ( post_amerge_ainv__L1 A )  ( post_aadderRight_adelay2_acx7 out )  ;
   - post.addOut97.a ( post_amerge_acelem1_acx0 out )  ( post_amerge_aor A )  ( post_aadderRight_anor B )  ;
   - post.compMerge.d[0] ( post_amerge_amux_50_6 S )  ( post_amerge_amux_51_6 S )  ( post_amerge_amux_52_6 S ) 
 ( post_amerge_amux_53_6 S )  ( post_amerge_amux_54_6 S )  ( post_amerge_amux_55_6 S )  ( post_amerge_amux_56_6 S ) 
 ( post_amerge_amux_57_6 S )  ( post_amerge_ainv1__Cd A )  ( post_amerge_aand1 A )  ( post_asplit_acontrolLatch D ) 
 ( post_acp1_al_50_6 Q )  ;
   - post.compMerge.r ( post_amerge_adelay1_acx0 in_50_6 )  ( post_asplit_ainv__c A )  ( post_acp1_adelay1_acx7 out )  ;
   - post.compMerge.a ( post_amerge_adelay2_acx0 in_50_6 )  ( post_amerge_apulseG_ai A )  ( post_amerge_aor Y ) 
 ( post_acp1_anor__3 B )  ;
   - post.splitRight.r ( post_asplit_aand1 Y )  ( post_aadderRight_ainv__l1 A )  ;
   - post.srcOut97.a ( post_asplit_aor A )  ( post_asrc97_anor B )  ( post_aadderRight_apulseG_ai A ) 
 ( post_aadderRight_adelay1_acx0 in_50_6 )  ( post_aadderRight_acelem_acx0 out )  ;
   - post.srcOut97.d[0] ( post_asrc97_asetGND0 Y )  ( post_aadderRight_al2_50_6 D )  ;
   - post.srcOut97.d[1] ( post_asrc97_asetGND1 Y )  ( post_aadderRight_al2_51_6 D )  ;
   - post.srcOut97.d[2] ( post_asrc97_asetGND2 Y )  ( post_aadderRight_al2_52_6 D )  ;
   - post.srcOut97.d[3] ( post_asrc97_asetGND3 Y )  ( post_aadderRight_al2_53_6 D )  ;
   - post.srcOut97.d[4] ( post_asrc97_asetGND4 Y )  ( post_aadderRight_al2_54_6 D )  ;
   - post.srcOut97.d[5] ( post_asrc97_asetGND5 Y )  ( post_aadderRight_al2_55_6 D )  ;
   - post.srcOut97.d[6] ( post_asrc97_asetGND6 Y )  ( post_aadderRight_al2_56_6 D )  ;
   - post.srcOut97.d[7] ( post_asrc97_asetGND7 Y )  ( post_aadderRight_al2_57_6 D )  ;
   - post.srcOut97.r ( post_asrc97_anor Y )  ( post_aadderRight_ainv__l2 A )  ;
   - post.adderLeft.tmp_Rr ( post_aadderLeft_adelay2_acx0 in_50_6 )  ( post_aadderLeft_adelay1_acx7 out )  ;
   - post.adderLeft.tmp_Ra ( post_aadderLeft_ainv__r A )  ( post_aadderLeft_anor Y )  ;
   - post.adderLeft.inv_r.Y ( post_aadderLeft_ainv__r Y )  ( post_aadderLeft_acelem_acx0 in_52_6 )  ;
   - post.adderLeft.tmp[1] ( post_aadderLeft_ainv__l2 Y )  ( post_aadderLeft_aor__l2 B )  ;
   - post.adderLeft.pulse ( post_aadderLeft_apulseG_aand Y )  ( post_aadderLeft_al1_50_6 CLK )  ( post_aadderLeft_al1_51_6 CLK ) 
 ( post_aadderLeft_al1_52_6 CLK )  ( post_aadderLeft_al1_53_6 CLK )  ( post_aadderLeft_al1_54_6 CLK )  ( post_aadderLeft_al1_55_6 CLK ) 
 ( post_aadderLeft_al1_56_6 CLK )  ( post_aadderLeft_al1_57_6 CLK )  ( post_aadderLeft_al2_50_6 CLK )  ( post_aadderLeft_al2_51_6 CLK ) 
 ( post_aadderLeft_al2_52_6 CLK )  ( post_aadderLeft_al2_53_6 CLK )  ( post_aadderLeft_al2_54_6 CLK )  ( post_aadderLeft_al2_55_6 CLK ) 
 ( post_aadderLeft_al2_56_6 CLK )  ( post_aadderLeft_al2_57_6 CLK )  ;
   - post.adderLeft.in1[0] ( post_aadderLeft_aadd_50_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_50_6 )  ( post_aadderLeft_al1_50_6 Q )  ;
   - post.adderLeft.in2[0] ( post_aadderLeft_aadd_50_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_51_6 )  ( post_aadderLeft_al2_50_6 Q )  ;
   - post.adderLeft.cin0 ( post_aadderLeft_aadd_50_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_52_6 )  ( post_aadderLeft_atoGND Y )  ;
   - post.adderLeft.cout[0] ( post_aadderLeft_aadd_50_6_acx1 out )  ( post_aadderLeft_aadd_51_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[1] ( post_aadderLeft_aadd_51_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_50_6 )  ( post_aadderLeft_al1_51_6 Q )  ;
   - post.adderLeft.in2[1] ( post_aadderLeft_aadd_51_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_51_6 )  ( post_aadderLeft_al2_51_6 Q )  ;
   - post.adderLeft.cout[1] ( post_aadderLeft_aadd_51_6_acx1 out )  ( post_aadderLeft_aadd_52_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[2] ( post_aadderLeft_aadd_52_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_50_6 )  ( post_aadderLeft_al1_52_6 Q )  ;
   - post.adderLeft.in2[2] ( post_aadderLeft_aadd_52_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_51_6 )  ( post_aadderLeft_al2_52_6 Q )  ;
   - post.adderLeft.cout[2] ( post_aadderLeft_aadd_52_6_acx1 out )  ( post_aadderLeft_aadd_53_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[3] ( post_aadderLeft_aadd_53_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_50_6 )  ( post_aadderLeft_al1_53_6 Q )  ;
   - post.adderLeft.in2[3] ( post_aadderLeft_aadd_53_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_51_6 )  ( post_aadderLeft_al2_53_6 Q )  ;
   - post.adderLeft.cout[3] ( post_aadderLeft_aadd_53_6_acx1 out )  ( post_aadderLeft_aadd_54_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[4] ( post_aadderLeft_aadd_54_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_50_6 )  ( post_aadderLeft_al1_54_6 Q )  ;
   - post.adderLeft.in2[4] ( post_aadderLeft_aadd_54_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_51_6 )  ( post_aadderLeft_al2_54_6 Q )  ;
   - post.adderLeft.cout[4] ( post_aadderLeft_aadd_54_6_acx1 out )  ( post_aadderLeft_aadd_55_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[5] ( post_aadderLeft_aadd_55_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_50_6 )  ( post_aadderLeft_al1_55_6 Q )  ;
   - post.adderLeft.in2[5] ( post_aadderLeft_aadd_55_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_51_6 )  ( post_aadderLeft_al2_55_6 Q )  ;
   - post.adderLeft.cout[5] ( post_aadderLeft_aadd_55_6_acx1 out )  ( post_aadderLeft_aadd_56_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[6] ( post_aadderLeft_aadd_56_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_50_6 )  ( post_aadderLeft_al1_56_6 Q )  ;
   - post.adderLeft.in2[6] ( post_aadderLeft_aadd_56_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_51_6 )  ( post_aadderLeft_al2_56_6 Q )  ;
   - post.adderLeft.cout[6] ( post_aadderLeft_aadd_56_6_acx1 out )  ( post_aadderLeft_aadd_57_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[7] ( post_aadderLeft_aadd_57_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_50_6 )  ( post_aadderLeft_al1_57_6 Q )  ;
   - post.adderLeft.in2[7] ( post_aadderLeft_aadd_57_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_51_6 )  ( post_aadderLeft_al2_57_6 Q )  ;
   - post.adderLeft.cout[7] ( post_aadderLeft_aadd_57_6_acx1 out )  ;
   - post.adderLeft.tmp[0] ( post_aadderLeft_ainv__l1 Y )  ( post_aadderLeft_aor__l1 B )  ;
   - post.adderLeft.or_l1.Y ( post_aadderLeft_aor__l1 Y )  ( post_aadderLeft_acelem_acx0 in_50_6 )  ;
   - post.adderLeft.or_l2.Y ( post_aadderLeft_aor__l2 Y )  ( post_aadderLeft_acelem_acx0 in_51_6 )  ;
   - post.adderLeft.delay2.cx5.out ( post_aadderLeft_adelay2_acx6 in_50_6 )  ( post_aadderLeft_adelay2_acx5 out )  ;
   - post.adderLeft.delay2.cx6.out ( post_aadderLeft_adelay2_acx6 out )  ( post_aadderLeft_adelay2_acx7 in_50_6 )  ;
   - post.adderLeft.delay2.cx0.out ( post_aadderLeft_adelay2_acx0 out )  ( post_aadderLeft_adelay2_acx1 in_50_6 )  ;
   - post.adderLeft.delay2.cx1.out ( post_aadderLeft_adelay2_acx2 in_50_6 )  ( post_aadderLeft_adelay2_acx1 out )  ;
   - post.adderLeft.delay2.cx2.out ( post_aadderLeft_adelay2_acx2 out )  ( post_aadderLeft_adelay2_acx3 in_50_6 )  ;
   - post.adderLeft.delay2.cx3.out ( post_aadderLeft_adelay2_acx4 in_50_6 )  ( post_aadderLeft_adelay2_acx3 out )  ;
   - post.adderLeft.delay2.cx4.out ( post_aadderLeft_adelay2_acx4 out )  ( post_aadderLeft_adelay2_acx5 in_50_6 )  ;
   - post.adderLeft.pulseG.i7.Y ( post_aadderLeft_apulseG_ai8 A )  ( post_aadderLeft_apulseG_ai7 Y )  ;
   - post.adderLeft.pulseG.i8.Y ( post_aadderLeft_apulseG_ai8 Y )  ( post_aadderLeft_apulseG_ai9 A )  ;
   - post.adderLeft.pulseG.sig_inv ( post_aadderLeft_apulseG_ai Y )  ( post_aadderLeft_apulseG_anor B )  ;
   - post.adderLeft.pulseG.sgn ( post_aadderLeft_apulseG_aand A )  ( post_aadderLeft_apulseG_anor Y )  ( post_aadderLeft_apulseG_ai1 A )  ;
   - post.adderLeft.pulseG.i9.Y ( post_aadderLeft_apulseG_aand B )  ( post_aadderLeft_apulseG_ai9 Y )  ;
   - post.adderLeft.pulseG.i3.Y ( post_aadderLeft_apulseG_ai4 A )  ( post_aadderLeft_apulseG_ai3 Y )  ;
   - post.adderLeft.pulseG.i4.Y ( post_aadderLeft_apulseG_ai4 Y )  ( post_aadderLeft_apulseG_ai5 A )  ;
   - post.adderLeft.pulseG.i6.Y ( post_aadderLeft_apulseG_ai7 A )  ( post_aadderLeft_apulseG_ai6 Y )  ;
   - post.adderLeft.pulseG.i5.Y ( post_aadderLeft_apulseG_ai6 A )  ( post_aadderLeft_apulseG_ai5 Y )  ;
   - post.adderLeft.pulseG.i2.Y ( post_aadderLeft_apulseG_ai3 A )  ( post_aadderLeft_apulseG_ai2 Y )  ;
   - post.adderLeft.pulseG.i1.Y ( post_aadderLeft_apulseG_ai2 A )  ( post_aadderLeft_apulseG_ai1 Y )  ;
   - post.adderLeft.add[0]._YC ( post_aadderLeft_aadd_50_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_50_6_acx0 out )  ( post_aadderLeft_aadd_50_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[0]._YS ( post_aadderLeft_aadd_50_6_acx2 out )  ( post_aadderLeft_aadd_50_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[1]._YC ( post_aadderLeft_aadd_51_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_51_6_acx0 out )  ( post_aadderLeft_aadd_51_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[1]._YS ( post_aadderLeft_aadd_51_6_acx2 out )  ( post_aadderLeft_aadd_51_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[2]._YC ( post_aadderLeft_aadd_52_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_52_6_acx0 out )  ( post_aadderLeft_aadd_52_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[2]._YS ( post_aadderLeft_aadd_52_6_acx2 out )  ( post_aadderLeft_aadd_52_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[3]._YC ( post_aadderLeft_aadd_53_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_53_6_acx0 out )  ( post_aadderLeft_aadd_53_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[3]._YS ( post_aadderLeft_aadd_53_6_acx2 out )  ( post_aadderLeft_aadd_53_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[4]._YC ( post_aadderLeft_aadd_54_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_54_6_acx0 out )  ( post_aadderLeft_aadd_54_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[4]._YS ( post_aadderLeft_aadd_54_6_acx2 out )  ( post_aadderLeft_aadd_54_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[5]._YC ( post_aadderLeft_aadd_55_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_55_6_acx0 out )  ( post_aadderLeft_aadd_55_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[5]._YS ( post_aadderLeft_aadd_55_6_acx2 out )  ( post_aadderLeft_aadd_55_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[6]._YC ( post_aadderLeft_aadd_56_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_56_6_acx0 out )  ( post_aadderLeft_aadd_56_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[6]._YS ( post_aadderLeft_aadd_56_6_acx2 out )  ( post_aadderLeft_aadd_56_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[7]._YC ( post_aadderLeft_aadd_57_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_57_6_acx0 out )  ( post_aadderLeft_aadd_57_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[7]._YS ( post_aadderLeft_aadd_57_6_acx2 out )  ( post_aadderLeft_aadd_57_6_acx3 in_50_6 )  ;
   - post.adderLeft.delay1.cx5.out ( post_aadderLeft_adelay1_acx6 in_50_6 )  ( post_aadderLeft_adelay1_acx5 out )  ;
   - post.adderLeft.delay1.cx6.out ( post_aadderLeft_adelay1_acx6 out )  ( post_aadderLeft_adelay1_acx7 in_50_6 )  ;
   - post.adderLeft.delay1.cx0.out ( post_aadderLeft_adelay1_acx0 out )  ( post_aadderLeft_adelay1_acx1 in_50_6 )  ;
   - post.adderLeft.delay1.cx1.out ( post_aadderLeft_adelay1_acx2 in_50_6 )  ( post_aadderLeft_adelay1_acx1 out )  ;
   - post.adderLeft.delay1.cx2.out ( post_aadderLeft_adelay1_acx2 out )  ( post_aadderLeft_adelay1_acx3 in_50_6 )  ;
   - post.adderLeft.delay1.cx3.out ( post_aadderLeft_adelay1_acx4 in_50_6 )  ( post_aadderLeft_adelay1_acx3 out )  ;
   - post.adderLeft.delay1.cx4.out ( post_aadderLeft_adelay1_acx4 out )  ( post_aadderLeft_adelay1_acx5 in_50_6 )  ;
   - post.merge.data[0] ( post_amerge_amux_50_6 Y )  ( post_amerge_al_50_6 D )  ;
   - post.merge.data[1] ( post_amerge_amux_51_6 Y )  ( post_amerge_al_51_6 D )  ;
   - post.merge.data[2] ( post_amerge_amux_52_6 Y )  ( post_amerge_al_52_6 D )  ;
   - post.merge.data[3] ( post_amerge_amux_53_6 Y )  ( post_amerge_al_53_6 D )  ;
   - post.merge.data[4] ( post_amerge_amux_54_6 Y )  ( post_amerge_al_54_6 D )  ;
   - post.merge.data[5] ( post_amerge_amux_55_6 Y )  ( post_amerge_al_55_6 D )  ;
   - post.merge.data[6] ( post_amerge_amux_56_6 Y )  ( post_amerge_al_56_6 D )  ;
   - post.merge.data[7] ( post_amerge_amux_57_6 Y )  ( post_amerge_al_57_6 D )  ;
   - post.merge.tmpRr ( post_amerge_adelay2_acx7 out )  ( post_amerge_adelay3_acx0 in_50_6 )  ;
   - post.merge.pulse ( post_amerge_apulseG_aand Y )  ( post_amerge_al_50_6 CLK )  ( post_amerge_al_51_6 CLK ) 
 ( post_amerge_al_52_6 CLK )  ( post_amerge_al_53_6 CLK )  ( post_amerge_al_54_6 CLK )  ( post_amerge_al_55_6 CLK ) 
 ( post_amerge_al_56_6 CLK )  ( post_amerge_al_57_6 CLK )  ;
   - post.merge.inv_Rd3.A ( post_amerge_ainv__Rd3 A )  ( post_amerge_al_52_6 Q )  ;
   - post.merge.inv_Rd1.A ( post_amerge_al_50_6 Q )  ( post_amerge_ainv__Rd1 A )  ;
   - post.merge.inv_Rd2.A ( post_amerge_al_51_6 Q )  ( post_amerge_ainv__Rd2 A )  ;
   - post.merge.inv_Rd4.A ( post_amerge_al_53_6 Q )  ( post_amerge_ainv__Rd4 A )  ;
   - post.merge.inv_Rd5.A ( post_amerge_al_54_6 Q )  ( post_amerge_ainv__Rd5 A )  ;
   - post.merge.inv_Rd6.A ( post_amerge_al_55_6 Q )  ( post_amerge_ainv__Rd6 A )  ;
   - post.merge.inv_Rd7.A ( post_amerge_al_56_6 Q )  ( post_amerge_ainv__Rd7 A )  ;
   - post.merge.inv_Rd8.A ( post_amerge_al_57_6 Q )  ( post_amerge_ainv__Rd8 A )  ;
   - post.merge.tmp[0] ( post_amerge_aor__L1 B )  ( post_amerge_ainv__L1 Y )  ;
   - post.merge.or_L1.Y ( post_amerge_aor__L1 Y )  ( post_amerge_acelem1_acx0 in_50_6 )  ;
   - post.merge.tmp[3] ( post_amerge_aor__Cf B )  ( post_amerge_ainv__Cf Y )  ;
   - post.merge.or_Cf.Y ( post_amerge_aor__Cf Y )  ( post_amerge_acelem2_acx0 in_51_6 )  ;
   - post.merge.CdInv ( post_amerge_aand2 A )  ( post_amerge_ainv1__Cd Y )  ;
   - post.merge.Crbuff ( post_amerge_aand2 B )  ( post_amerge_adelay1_acx7 out )  ( post_amerge_aand1 B )  ;
   - post.merge.tmpCf ( post_amerge_aand2 Y )  ( post_amerge_ainv__Cf A )  ;
   - post.merge.tmp_Ra ( post_amerge_anor__Ra Y )  ( post_amerge_ainv__Ra A )  ;
   - post.merge.tmp[1] ( post_amerge_ainv__L2 Y )  ( post_amerge_aor__L2 B )  ;
   - post.merge.or_L2.Y ( post_amerge_aor__L2 Y )  ( post_amerge_acelem2_acx0 in_50_6 )  ;
   - post.merge.inv_Ra.Y ( post_amerge_ainv__Ra Y )  ( post_amerge_acelem1_acx0 in_52_6 )  ( post_amerge_acelem2_acx0 in_52_6 )  ;
   - post.merge.tmp[2] ( post_amerge_aor__Ct B )  ( post_amerge_ainv__Ct Y )  ;
   - post.merge.or_Ct.Y ( post_amerge_aor__Ct Y )  ( post_amerge_acelem1_acx0 in_51_6 )  ;
   - post.merge.tmpCt ( post_amerge_ainv__Ct A )  ( post_amerge_aand1 Y )  ;
   - post.merge.delay2.cx5.out ( post_amerge_adelay2_acx6 in_50_6 )  ( post_amerge_adelay2_acx5 out )  ;
   - post.merge.delay2.cx6.out ( post_amerge_adelay2_acx6 out )  ( post_amerge_adelay2_acx7 in_50_6 )  ;
   - post.merge.delay2.cx0.out ( post_amerge_adelay2_acx0 out )  ( post_amerge_adelay2_acx1 in_50_6 )  ;
   - post.merge.delay2.cx1.out ( post_amerge_adelay2_acx2 in_50_6 )  ( post_amerge_adelay2_acx1 out )  ;
   - post.merge.delay2.cx2.out ( post_amerge_adelay2_acx2 out )  ( post_amerge_adelay2_acx3 in_50_6 )  ;
   - post.merge.delay2.cx3.out ( post_amerge_adelay2_acx4 in_50_6 )  ( post_amerge_adelay2_acx3 out )  ;
   - post.merge.delay2.cx4.out ( post_amerge_adelay2_acx4 out )  ( post_amerge_adelay2_acx5 in_50_6 )  ;
   - post.merge.pulseG.i7.Y ( post_amerge_apulseG_ai8 A )  ( post_amerge_apulseG_ai7 Y )  ;
   - post.merge.pulseG.i8.Y ( post_amerge_apulseG_ai8 Y )  ( post_amerge_apulseG_ai9 A )  ;
   - post.merge.pulseG.sig_inv ( post_amerge_apulseG_ai Y )  ( post_amerge_apulseG_anor B )  ;
   - post.merge.pulseG.sgn ( post_amerge_apulseG_aand A )  ( post_amerge_apulseG_anor Y )  ( post_amerge_apulseG_ai1 A )  ;
   - post.merge.pulseG.i9.Y ( post_amerge_apulseG_aand B )  ( post_amerge_apulseG_ai9 Y )  ;
   - post.merge.pulseG.i3.Y ( post_amerge_apulseG_ai4 A )  ( post_amerge_apulseG_ai3 Y )  ;
   - post.merge.pulseG.i4.Y ( post_amerge_apulseG_ai4 Y )  ( post_amerge_apulseG_ai5 A )  ;
   - post.merge.pulseG.i6.Y ( post_amerge_apulseG_ai7 A )  ( post_amerge_apulseG_ai6 Y )  ;
   - post.merge.pulseG.i5.Y ( post_amerge_apulseG_ai6 A )  ( post_amerge_apulseG_ai5 Y )  ;
   - post.merge.pulseG.i2.Y ( post_amerge_apulseG_ai3 A )  ( post_amerge_apulseG_ai2 Y )  ;
   - post.merge.pulseG.i1.Y ( post_amerge_apulseG_ai2 A )  ( post_amerge_apulseG_ai1 Y )  ;
   - post.merge.delay3.cx5.out ( post_amerge_adelay3_acx6 in_50_6 )  ( post_amerge_adelay3_acx5 out )  ;
   - post.merge.delay3.cx6.out ( post_amerge_adelay3_acx6 out )  ( post_amerge_adelay3_acx7 in_50_6 )  ;
   - post.merge.delay3.cx0.out ( post_amerge_adelay3_acx0 out )  ( post_amerge_adelay3_acx1 in_50_6 )  ;
   - post.merge.delay3.cx1.out ( post_amerge_adelay3_acx2 in_50_6 )  ( post_amerge_adelay3_acx1 out )  ;
   - post.merge.delay3.cx2.out ( post_amerge_adelay3_acx2 out )  ( post_amerge_adelay3_acx3 in_50_6 )  ;
   - post.merge.delay3.cx3.out ( post_amerge_adelay3_acx4 in_50_6 )  ( post_amerge_adelay3_acx3 out )  ;
   - post.merge.delay3.cx4.out ( post_amerge_adelay3_acx4 out )  ( post_amerge_adelay3_acx5 in_50_6 )  ;
   - post.merge.delay1.cx5.out ( post_amerge_adelay1_acx6 in_50_6 )  ( post_amerge_adelay1_acx5 out )  ;
   - post.merge.delay1.cx6.out ( post_amerge_adelay1_acx6 out )  ( post_amerge_adelay1_acx7 in_50_6 )  ;
   - post.merge.delay1.cx0.out ( post_amerge_adelay1_acx0 out )  ( post_amerge_adelay1_acx1 in_50_6 )  ;
   - post.merge.delay1.cx1.out ( post_amerge_adelay1_acx2 in_50_6 )  ( post_amerge_adelay1_acx1 out )  ;
   - post.merge.delay1.cx2.out ( post_amerge_adelay1_acx2 out )  ( post_amerge_adelay1_acx3 in_50_6 )  ;
   - post.merge.delay1.cx3.out ( post_amerge_adelay1_acx4 in_50_6 )  ( post_amerge_adelay1_acx3 out )  ;
   - post.merge.delay1.cx4.out ( post_amerge_adelay1_acx4 out )  ( post_amerge_adelay1_acx5 in_50_6 )  ;
   - post.split.tmpRr ( post_asplit_adelay2_acx0 in_50_6 )  ( post_asplit_adelay1_acx7 out )  ;
   - post.split.outRequest ( post_asplit_adelay2_acx7 out )  ( post_asplit_aand2 A )  ( post_asplit_aand1 A )  ;
   - post.split.pulse ( post_asplit_apulseG_aand Y )  ( post_asplit_acontrolLatch CLK )  ( post_asplit_al_50_6 CLK ) 
 ( post_asplit_al_51_6 CLK )  ( post_asplit_al_52_6 CLK )  ( post_asplit_al_53_6 CLK )  ( post_asplit_al_54_6 CLK ) 
 ( post_asplit_al_55_6 CLK )  ( post_asplit_al_56_6 CLK )  ( post_asplit_al_57_6 CLK )  ;
   - post.split.tmp ( post_asplit_ainv__r A )  ( post_asplit_anor__R Y )  ;
   - post.split.inv_r.Y ( post_asplit_ainv__r Y )  ( post_asplit_acelem_acx0 in_52_6 )  ;
   - post.split.LrTemp ( post_asplit_ainv__l Y )  ( post_asplit_aor1 B )  ;
   - post.split.or1.Y ( post_asplit_aor1 Y )  ( post_asplit_acelem_acx0 in_50_6 )  ;
   - post.split.controlOut ( post_asplit_ainv__ctr A )  ( post_asplit_acontrolLatch Q )  ( post_asplit_aand1 B )  ;
   - post.split.ctrlOut_inv ( post_asplit_ainv__ctr Y )  ( post_asplit_aand2 B )  ;
   - post.split.RaTemp ( post_asplit_anor__R B )  ( post_asplit_aor Y )  ;
   - post.split.CrTemp ( post_asplit_aor2 B )  ( post_asplit_ainv__c Y )  ;
   - post.split.or2.Y ( post_asplit_aor2 Y )  ( post_asplit_acelem_acx0 in_51_6 )  ;
   - post.split.delay2.cx5.out ( post_asplit_adelay2_acx6 in_50_6 )  ( post_asplit_adelay2_acx5 out )  ;
   - post.split.delay2.cx6.out ( post_asplit_adelay2_acx6 out )  ( post_asplit_adelay2_acx7 in_50_6 )  ;
   - post.split.delay2.cx0.out ( post_asplit_adelay2_acx0 out )  ( post_asplit_adelay2_acx1 in_50_6 )  ;
   - post.split.delay2.cx1.out ( post_asplit_adelay2_acx2 in_50_6 )  ( post_asplit_adelay2_acx1 out )  ;
   - post.split.delay2.cx2.out ( post_asplit_adelay2_acx2 out )  ( post_asplit_adelay2_acx3 in_50_6 )  ;
   - post.split.delay2.cx3.out ( post_asplit_adelay2_acx4 in_50_6 )  ( post_asplit_adelay2_acx3 out )  ;
   - post.split.delay2.cx4.out ( post_asplit_adelay2_acx4 out )  ( post_asplit_adelay2_acx5 in_50_6 )  ;
   - post.split.pulseG.i7.Y ( post_asplit_apulseG_ai8 A )  ( post_asplit_apulseG_ai7 Y )  ;
   - post.split.pulseG.i8.Y ( post_asplit_apulseG_ai8 Y )  ( post_asplit_apulseG_ai9 A )  ;
   - post.split.pulseG.sig_inv ( post_asplit_apulseG_ai Y )  ( post_asplit_apulseG_anor B )  ;
   - post.split.pulseG.sgn ( post_asplit_apulseG_aand A )  ( post_asplit_apulseG_anor Y )  ( post_asplit_apulseG_ai1 A )  ;
   - post.split.pulseG.i9.Y ( post_asplit_apulseG_aand B )  ( post_asplit_apulseG_ai9 Y )  ;
   - post.split.pulseG.i3.Y ( post_asplit_apulseG_ai4 A )  ( post_asplit_apulseG_ai3 Y )  ;
   - post.split.pulseG.i4.Y ( post_asplit_apulseG_ai4 Y )  ( post_asplit_apulseG_ai5 A )  ;
   - post.split.pulseG.i6.Y ( post_asplit_apulseG_ai7 A )  ( post_asplit_apulseG_ai6 Y )  ;
   - post.split.pulseG.i5.Y ( post_asplit_apulseG_ai6 A )  ( post_asplit_apulseG_ai5 Y )  ;
   - post.split.pulseG.i2.Y ( post_asplit_apulseG_ai3 A )  ( post_asplit_apulseG_ai2 Y )  ;
   - post.split.pulseG.i1.Y ( post_asplit_apulseG_ai2 A )  ( post_asplit_apulseG_ai1 Y )  ;
   - post.split.delay1.cx5.out ( post_asplit_adelay1_acx6 in_50_6 )  ( post_asplit_adelay1_acx5 out )  ;
   - post.split.delay1.cx6.out ( post_asplit_adelay1_acx6 out )  ( post_asplit_adelay1_acx7 in_50_6 )  ;
   - post.split.delay1.cx0.out ( post_asplit_adelay1_acx0 out )  ( post_asplit_adelay1_acx1 in_50_6 )  ;
   - post.split.delay1.cx1.out ( post_asplit_adelay1_acx2 in_50_6 )  ( post_asplit_adelay1_acx1 out )  ;
   - post.split.delay1.cx2.out ( post_asplit_adelay1_acx2 out )  ( post_asplit_adelay1_acx3 in_50_6 )  ;
   - post.split.delay1.cx3.out ( post_asplit_adelay1_acx4 in_50_6 )  ( post_asplit_adelay1_acx3 out )  ;
   - post.split.delay1.cx4.out ( post_asplit_adelay1_acx4 out )  ( post_asplit_adelay1_acx5 in_50_6 )  ;
   - post.cp1.pulse ( post_acp1_apulseG_aand Y )  ( post_acp1_al_50_6 CLK )  ;
   - post.cp1.tmp[0] ( post_acp1_aor__1 B )  ( post_acp1_ainv__3 Y )  ;
   - post.cp1.or_1.Y ( post_acp1_aor__1 Y )  ( post_acp1_acelem_acx0 in_50_6 )  ;
   - post.cp1.tmp[1] ( post_acp1_ainv__1 A )  ( post_acp1_anor__2 Y )  ;
   - post.cp1.inv_1.Y ( post_acp1_ainv__1 Y )  ( post_acp1_acelem_acx0 in_51_6 )  ;
   - post.cp1.tmp[2] ( post_acp1_ainv__2 A )  ( post_acp1_anor__3 Y )  ;
   - post.cp1.inv_2.Y ( post_acp1_ainv__2 Y )  ( post_acp1_acelem_acx0 in_52_6 )  ;
   - post.cp1.pulseG.i7.Y ( post_acp1_apulseG_ai8 A )  ( post_acp1_apulseG_ai7 Y )  ;
   - post.cp1.pulseG.i8.Y ( post_acp1_apulseG_ai8 Y )  ( post_acp1_apulseG_ai9 A )  ;
   - post.cp1.pulseG.sig_inv ( post_acp1_apulseG_ai Y )  ( post_acp1_apulseG_anor B )  ;
   - post.cp1.pulseG.sgn ( post_acp1_apulseG_aand A )  ( post_acp1_apulseG_anor Y )  ( post_acp1_apulseG_ai1 A )  ;
   - post.cp1.pulseG.i9.Y ( post_acp1_apulseG_aand B )  ( post_acp1_apulseG_ai9 Y )  ;
   - post.cp1.pulseG.i3.Y ( post_acp1_apulseG_ai4 A )  ( post_acp1_apulseG_ai3 Y )  ;
   - post.cp1.pulseG.i4.Y ( post_acp1_apulseG_ai4 Y )  ( post_acp1_apulseG_ai5 A )  ;
   - post.cp1.pulseG.i6.Y ( post_acp1_apulseG_ai7 A )  ( post_acp1_apulseG_ai6 Y )  ;
   - post.cp1.pulseG.i5.Y ( post_acp1_apulseG_ai6 A )  ( post_acp1_apulseG_ai5 Y )  ;
   - post.cp1.pulseG.i2.Y ( post_acp1_apulseG_ai3 A )  ( post_acp1_apulseG_ai2 Y )  ;
   - post.cp1.pulseG.i1.Y ( post_acp1_apulseG_ai2 A )  ( post_acp1_apulseG_ai1 Y )  ;
   - post.cp1.delay1.cx5.out ( post_acp1_adelay1_acx6 in_50_6 )  ( post_acp1_adelay1_acx5 out )  ;
   - post.cp1.delay1.cx6.out ( post_acp1_adelay1_acx6 out )  ( post_acp1_adelay1_acx7 in_50_6 )  ;
   - post.cp1.delay1.cx0.out ( post_acp1_adelay1_acx0 out )  ( post_acp1_adelay1_acx1 in_50_6 )  ;
   - post.cp1.delay1.cx1.out ( post_acp1_adelay1_acx2 in_50_6 )  ( post_acp1_adelay1_acx1 out )  ;
   - post.cp1.delay1.cx2.out ( post_acp1_adelay1_acx2 out )  ( post_acp1_adelay1_acx3 in_50_6 )  ;
   - post.cp1.delay1.cx3.out ( post_acp1_adelay1_acx4 in_50_6 )  ( post_acp1_adelay1_acx3 out )  ;
   - post.cp1.delay1.cx4.out ( post_acp1_adelay1_acx4 out )  ( post_acp1_adelay1_acx5 in_50_6 )  ;
   - post.adderRight.tmp_Rr ( post_aadderRight_adelay2_acx0 in_50_6 )  ( post_aadderRight_adelay1_acx7 out )  ;
   - post.adderRight.tmp_Ra ( post_aadderRight_ainv__r A )  ( post_aadderRight_anor Y )  ;
   - post.adderRight.inv_r.Y ( post_aadderRight_ainv__r Y )  ( post_aadderRight_acelem_acx0 in_52_6 )  ;
   - post.adderRight.tmp[1] ( post_aadderRight_ainv__l2 Y )  ( post_aadderRight_aor__l2 B )  ;
   - post.adderRight.pulse ( post_aadderRight_apulseG_aand Y )  ( post_aadderRight_al1_50_6 CLK )  ( post_aadderRight_al1_51_6 CLK ) 
 ( post_aadderRight_al1_52_6 CLK )  ( post_aadderRight_al1_53_6 CLK )  ( post_aadderRight_al1_54_6 CLK )  ( post_aadderRight_al1_55_6 CLK ) 
 ( post_aadderRight_al1_56_6 CLK )  ( post_aadderRight_al1_57_6 CLK )  ( post_aadderRight_al2_50_6 CLK )  ( post_aadderRight_al2_51_6 CLK ) 
 ( post_aadderRight_al2_52_6 CLK )  ( post_aadderRight_al2_53_6 CLK )  ( post_aadderRight_al2_54_6 CLK )  ( post_aadderRight_al2_55_6 CLK ) 
 ( post_aadderRight_al2_56_6 CLK )  ( post_aadderRight_al2_57_6 CLK )  ;
   - post.adderRight.in1[0] ( post_aadderRight_aadd_50_6_acx2 in_50_6 )  ( post_aadderRight_aadd_50_6_acx0 in_50_6 )  ( post_aadderRight_al1_50_6 Q )  ;
   - post.adderRight.in2[0] ( post_aadderRight_aadd_50_6_acx2 in_51_6 )  ( post_aadderRight_aadd_50_6_acx0 in_51_6 )  ( post_aadderRight_al2_50_6 Q )  ;
   - post.adderRight.cin0 ( post_aadderRight_aadd_50_6_acx2 in_52_6 )  ( post_aadderRight_aadd_50_6_acx0 in_52_6 )  ( post_aadderRight_atoGND Y )  ;
   - post.adderRight.cout[0] ( post_aadderRight_aadd_50_6_acx1 out )  ( post_aadderRight_aadd_51_6_acx2 in_52_6 )  ( post_aadderRight_aadd_51_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[1] ( post_aadderRight_aadd_51_6_acx2 in_50_6 )  ( post_aadderRight_aadd_51_6_acx0 in_50_6 )  ( post_aadderRight_al1_51_6 Q )  ;
   - post.adderRight.in2[1] ( post_aadderRight_aadd_51_6_acx2 in_51_6 )  ( post_aadderRight_aadd_51_6_acx0 in_51_6 )  ( post_aadderRight_al2_51_6 Q )  ;
   - post.adderRight.cout[1] ( post_aadderRight_aadd_51_6_acx1 out )  ( post_aadderRight_aadd_52_6_acx2 in_52_6 )  ( post_aadderRight_aadd_52_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[2] ( post_aadderRight_aadd_52_6_acx2 in_50_6 )  ( post_aadderRight_aadd_52_6_acx0 in_50_6 )  ( post_aadderRight_al1_52_6 Q )  ;
   - post.adderRight.in2[2] ( post_aadderRight_aadd_52_6_acx2 in_51_6 )  ( post_aadderRight_aadd_52_6_acx0 in_51_6 )  ( post_aadderRight_al2_52_6 Q )  ;
   - post.adderRight.cout[2] ( post_aadderRight_aadd_52_6_acx1 out )  ( post_aadderRight_aadd_53_6_acx2 in_52_6 )  ( post_aadderRight_aadd_53_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[3] ( post_aadderRight_aadd_53_6_acx2 in_50_6 )  ( post_aadderRight_aadd_53_6_acx0 in_50_6 )  ( post_aadderRight_al1_53_6 Q )  ;
   - post.adderRight.in2[3] ( post_aadderRight_aadd_53_6_acx2 in_51_6 )  ( post_aadderRight_aadd_53_6_acx0 in_51_6 )  ( post_aadderRight_al2_53_6 Q )  ;
   - post.adderRight.cout[3] ( post_aadderRight_aadd_53_6_acx1 out )  ( post_aadderRight_aadd_54_6_acx2 in_52_6 )  ( post_aadderRight_aadd_54_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[4] ( post_aadderRight_aadd_54_6_acx2 in_50_6 )  ( post_aadderRight_aadd_54_6_acx0 in_50_6 )  ( post_aadderRight_al1_54_6 Q )  ;
   - post.adderRight.in2[4] ( post_aadderRight_aadd_54_6_acx2 in_51_6 )  ( post_aadderRight_aadd_54_6_acx0 in_51_6 )  ( post_aadderRight_al2_54_6 Q )  ;
   - post.adderRight.cout[4] ( post_aadderRight_aadd_54_6_acx1 out )  ( post_aadderRight_aadd_55_6_acx2 in_52_6 )  ( post_aadderRight_aadd_55_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[5] ( post_aadderRight_aadd_55_6_acx2 in_50_6 )  ( post_aadderRight_aadd_55_6_acx0 in_50_6 )  ( post_aadderRight_al1_55_6 Q )  ;
   - post.adderRight.in2[5] ( post_aadderRight_aadd_55_6_acx2 in_51_6 )  ( post_aadderRight_aadd_55_6_acx0 in_51_6 )  ( post_aadderRight_al2_55_6 Q )  ;
   - post.adderRight.cout[5] ( post_aadderRight_aadd_55_6_acx1 out )  ( post_aadderRight_aadd_56_6_acx2 in_52_6 )  ( post_aadderRight_aadd_56_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[6] ( post_aadderRight_aadd_56_6_acx2 in_50_6 )  ( post_aadderRight_aadd_56_6_acx0 in_50_6 )  ( post_aadderRight_al1_56_6 Q )  ;
   - post.adderRight.in2[6] ( post_aadderRight_aadd_56_6_acx2 in_51_6 )  ( post_aadderRight_aadd_56_6_acx0 in_51_6 )  ( post_aadderRight_al2_56_6 Q )  ;
   - post.adderRight.cout[6] ( post_aadderRight_aadd_56_6_acx1 out )  ( post_aadderRight_aadd_57_6_acx2 in_52_6 )  ( post_aadderRight_aadd_57_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[7] ( post_aadderRight_aadd_57_6_acx2 in_50_6 )  ( post_aadderRight_aadd_57_6_acx0 in_50_6 )  ( post_aadderRight_al1_57_6 Q )  ;
   - post.adderRight.in2[7] ( post_aadderRight_aadd_57_6_acx2 in_51_6 )  ( post_aadderRight_aadd_57_6_acx0 in_51_6 )  ( post_aadderRight_al2_57_6 Q )  ;
   - post.adderRight.cout[7] ( post_aadderRight_aadd_57_6_acx1 out )  ;
   - post.adderRight.tmp[0] ( post_aadderRight_ainv__l1 Y )  ( post_aadderRight_aor__l1 B )  ;
   - post.adderRight.or_l1.Y ( post_aadderRight_aor__l1 Y )  ( post_aadderRight_acelem_acx0 in_50_6 )  ;
   - post.adderRight.or_l2.Y ( post_aadderRight_aor__l2 Y )  ( post_aadderRight_acelem_acx0 in_51_6 )  ;
   - post.adderRight.delay2.cx5.out ( post_aadderRight_adelay2_acx6 in_50_6 )  ( post_aadderRight_adelay2_acx5 out )  ;
   - post.adderRight.delay2.cx6.out ( post_aadderRight_adelay2_acx6 out )  ( post_aadderRight_adelay2_acx7 in_50_6 )  ;
   - post.adderRight.delay2.cx0.out ( post_aadderRight_adelay2_acx0 out )  ( post_aadderRight_adelay2_acx1 in_50_6 )  ;
   - post.adderRight.delay2.cx1.out ( post_aadderRight_adelay2_acx2 in_50_6 )  ( post_aadderRight_adelay2_acx1 out )  ;
   - post.adderRight.delay2.cx2.out ( post_aadderRight_adelay2_acx2 out )  ( post_aadderRight_adelay2_acx3 in_50_6 )  ;
   - post.adderRight.delay2.cx3.out ( post_aadderRight_adelay2_acx4 in_50_6 )  ( post_aadderRight_adelay2_acx3 out )  ;
   - post.adderRight.delay2.cx4.out ( post_aadderRight_adelay2_acx4 out )  ( post_aadderRight_adelay2_acx5 in_50_6 )  ;
   - post.adderRight.pulseG.i7.Y ( post_aadderRight_apulseG_ai8 A )  ( post_aadderRight_apulseG_ai7 Y )  ;
   - post.adderRight.pulseG.i8.Y ( post_aadderRight_apulseG_ai8 Y )  ( post_aadderRight_apulseG_ai9 A )  ;
   - post.adderRight.pulseG.sig_inv ( post_aadderRight_apulseG_ai Y )  ( post_aadderRight_apulseG_anor B )  ;
   - post.adderRight.pulseG.sgn ( post_aadderRight_apulseG_aand A )  ( post_aadderRight_apulseG_anor Y )  ( post_aadderRight_apulseG_ai1 A )  ;
   - post.adderRight.pulseG.i9.Y ( post_aadderRight_apulseG_aand B )  ( post_aadderRight_apulseG_ai9 Y )  ;
   - post.adderRight.pulseG.i3.Y ( post_aadderRight_apulseG_ai4 A )  ( post_aadderRight_apulseG_ai3 Y )  ;
   - post.adderRight.pulseG.i4.Y ( post_aadderRight_apulseG_ai4 Y )  ( post_aadderRight_apulseG_ai5 A )  ;
   - post.adderRight.pulseG.i6.Y ( post_aadderRight_apulseG_ai7 A )  ( post_aadderRight_apulseG_ai6 Y )  ;
   - post.adderRight.pulseG.i5.Y ( post_aadderRight_apulseG_ai6 A )  ( post_aadderRight_apulseG_ai5 Y )  ;
   - post.adderRight.pulseG.i2.Y ( post_aadderRight_apulseG_ai3 A )  ( post_aadderRight_apulseG_ai2 Y )  ;
   - post.adderRight.pulseG.i1.Y ( post_aadderRight_apulseG_ai2 A )  ( post_aadderRight_apulseG_ai1 Y )  ;
   - post.adderRight.add[0]._YC ( post_aadderRight_aadd_50_6_acx2 in_53_6 )  ( post_aadderRight_aadd_50_6_acx0 out )  ( post_aadderRight_aadd_50_6_acx1 in_50_6 )  ;
   - post.adderRight.add[0]._YS ( post_aadderRight_aadd_50_6_acx2 out )  ( post_aadderRight_aadd_50_6_acx3 in_50_6 )  ;
   - post.adderRight.add[1]._YC ( post_aadderRight_aadd_51_6_acx2 in_53_6 )  ( post_aadderRight_aadd_51_6_acx0 out )  ( post_aadderRight_aadd_51_6_acx1 in_50_6 )  ;
   - post.adderRight.add[1]._YS ( post_aadderRight_aadd_51_6_acx2 out )  ( post_aadderRight_aadd_51_6_acx3 in_50_6 )  ;
   - post.adderRight.add[2]._YC ( post_aadderRight_aadd_52_6_acx2 in_53_6 )  ( post_aadderRight_aadd_52_6_acx0 out )  ( post_aadderRight_aadd_52_6_acx1 in_50_6 )  ;
   - post.adderRight.add[2]._YS ( post_aadderRight_aadd_52_6_acx2 out )  ( post_aadderRight_aadd_52_6_acx3 in_50_6 )  ;
   - post.adderRight.add[3]._YC ( post_aadderRight_aadd_53_6_acx2 in_53_6 )  ( post_aadderRight_aadd_53_6_acx0 out )  ( post_aadderRight_aadd_53_6_acx1 in_50_6 )  ;
   - post.adderRight.add[3]._YS ( post_aadderRight_aadd_53_6_acx2 out )  ( post_aadderRight_aadd_53_6_acx3 in_50_6 )  ;
   - post.adderRight.add[4]._YC ( post_aadderRight_aadd_54_6_acx2 in_53_6 )  ( post_aadderRight_aadd_54_6_acx0 out )  ( post_aadderRight_aadd_54_6_acx1 in_50_6 )  ;
   - post.adderRight.add[4]._YS ( post_aadderRight_aadd_54_6_acx2 out )  ( post_aadderRight_aadd_54_6_acx3 in_50_6 )  ;
   - post.adderRight.add[5]._YC ( post_aadderRight_aadd_55_6_acx2 in_53_6 )  ( post_aadderRight_aadd_55_6_acx0 out )  ( post_aadderRight_aadd_55_6_acx1 in_50_6 )  ;
   - post.adderRight.add[5]._YS ( post_aadderRight_aadd_55_6_acx2 out )  ( post_aadderRight_aadd_55_6_acx3 in_50_6 )  ;
   - post.adderRight.add[6]._YC ( post_aadderRight_aadd_56_6_acx2 in_53_6 )  ( post_aadderRight_aadd_56_6_acx0 out )  ( post_aadderRight_aadd_56_6_acx1 in_50_6 )  ;
   - post.adderRight.add[6]._YS ( post_aadderRight_aadd_56_6_acx2 out )  ( post_aadderRight_aadd_56_6_acx3 in_50_6 )  ;
   - post.adderRight.add[7]._YC ( post_aadderRight_aadd_57_6_acx2 in_53_6 )  ( post_aadderRight_aadd_57_6_acx0 out )  ( post_aadderRight_aadd_57_6_acx1 in_50_6 )  ;
   - post.adderRight.add[7]._YS ( post_aadderRight_aadd_57_6_acx2 out )  ( post_aadderRight_aadd_57_6_acx3 in_50_6 )  ;
   - post.adderRight.delay1.cx5.out ( post_aadderRight_adelay1_acx6 in_50_6 )  ( post_aadderRight_adelay1_acx5 out )  ;
   - post.adderRight.delay1.cx6.out ( post_aadderRight_adelay1_acx6 out )  ( post_aadderRight_adelay1_acx7 in_50_6 )  ;
   - post.adderRight.delay1.cx0.out ( post_aadderRight_adelay1_acx0 out )  ( post_aadderRight_adelay1_acx1 in_50_6 )  ;
   - post.adderRight.delay1.cx1.out ( post_aadderRight_adelay1_acx2 in_50_6 )  ( post_aadderRight_adelay1_acx1 out )  ;
   - post.adderRight.delay1.cx2.out ( post_aadderRight_adelay1_acx2 out )  ( post_aadderRight_adelay1_acx3 in_50_6 )  ;
   - post.adderRight.delay1.cx3.out ( post_aadderRight_adelay1_acx4 in_50_6 )  ( post_aadderRight_adelay1_acx3 out )  ;
   - post.adderRight.delay1.cx4.out ( post_aadderRight_adelay1_acx4 out )  ( post_aadderRight_adelay1_acx5 in_50_6 )  ;
   - copy_P_comparisons.pulse ( copy__P__comparisons_apulseG_aand Y )  ( copy__P__comparisons_al_50_6 CLK )  ( copy__P__comparisons_al_51_6 CLK ) 
 ( copy__P__comparisons_al_52_6 CLK )  ( copy__P__comparisons_al_53_6 CLK )  ( copy__P__comparisons_al_54_6 CLK )  ( copy__P__comparisons_al_55_6 CLK ) 
 ( copy__P__comparisons_al_56_6 CLK )  ( copy__P__comparisons_al_57_6 CLK )  ;
   - copy_P_comparisons.tmp[0] ( copy__P__comparisons_aor__1 B )  ( copy__P__comparisons_ainv__3 Y )  ;
   - copy_P_comparisons.or_1.Y ( copy__P__comparisons_aor__1 Y )  ( copy__P__comparisons_acelem_acx0 in_50_6 )  ;
   - copy_P_comparisons.tmp[1] ( copy__P__comparisons_ainv__1 A )  ( copy__P__comparisons_anor__2 Y )  ;
   - copy_P_comparisons.inv_1.Y ( copy__P__comparisons_ainv__1 Y )  ( copy__P__comparisons_acelem_acx0 in_51_6 )  ;
   - copy_P_comparisons.tmp[2] ( copy__P__comparisons_ainv__2 A )  ( copy__P__comparisons_anor__3 Y )  ;
   - copy_P_comparisons.inv_2.Y ( copy__P__comparisons_ainv__2 Y )  ( copy__P__comparisons_acelem_acx0 in_52_6 )  ;
   - copy_P_comparisons.pulseG.i7.Y ( copy__P__comparisons_apulseG_ai8 A )  ( copy__P__comparisons_apulseG_ai7 Y )  ;
   - copy_P_comparisons.pulseG.i8.Y ( copy__P__comparisons_apulseG_ai8 Y )  ( copy__P__comparisons_apulseG_ai9 A )  ;
   - copy_P_comparisons.pulseG.sig_inv ( copy__P__comparisons_apulseG_ai Y )  ( copy__P__comparisons_apulseG_anor B )  ;
   - copy_P_comparisons.pulseG.sgn ( copy__P__comparisons_apulseG_aand A )  ( copy__P__comparisons_apulseG_anor Y )  ( copy__P__comparisons_apulseG_ai1 A )  ;
   - copy_P_comparisons.pulseG.i9.Y ( copy__P__comparisons_apulseG_aand B )  ( copy__P__comparisons_apulseG_ai9 Y )  ;
   - copy_P_comparisons.pulseG.i3.Y ( copy__P__comparisons_apulseG_ai4 A )  ( copy__P__comparisons_apulseG_ai3 Y )  ;
   - copy_P_comparisons.pulseG.i4.Y ( copy__P__comparisons_apulseG_ai4 Y )  ( copy__P__comparisons_apulseG_ai5 A )  ;
   - copy_P_comparisons.pulseG.i6.Y ( copy__P__comparisons_apulseG_ai7 A )  ( copy__P__comparisons_apulseG_ai6 Y )  ;
   - copy_P_comparisons.pulseG.i5.Y ( copy__P__comparisons_apulseG_ai6 A )  ( copy__P__comparisons_apulseG_ai5 Y )  ;
   - copy_P_comparisons.pulseG.i2.Y ( copy__P__comparisons_apulseG_ai3 A )  ( copy__P__comparisons_apulseG_ai2 Y )  ;
   - copy_P_comparisons.pulseG.i1.Y ( copy__P__comparisons_apulseG_ai2 A )  ( copy__P__comparisons_apulseG_ai1 Y )  ;
   - copy_P_comparisons.delay1.cx5.out ( copy__P__comparisons_adelay1_acx6 in_50_6 )  ( copy__P__comparisons_adelay1_acx5 out )  ;
   - copy_P_comparisons.delay1.cx6.out ( copy__P__comparisons_adelay1_acx6 out )  ( copy__P__comparisons_adelay1_acx7 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx0.out ( copy__P__comparisons_adelay1_acx0 out )  ( copy__P__comparisons_adelay1_acx1 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx1.out ( copy__P__comparisons_adelay1_acx2 in_50_6 )  ( copy__P__comparisons_adelay1_acx1 out )  ;
   - copy_P_comparisons.delay1.cx2.out ( copy__P__comparisons_adelay1_acx2 out )  ( copy__P__comparisons_adelay1_acx3 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx3.out ( copy__P__comparisons_adelay1_acx4 in_50_6 )  ( copy__P__comparisons_adelay1_acx3 out )  ;
   - copy_P_comparisons.delay1.cx4.out ( copy__P__comparisons_adelay1_acx4 out )  ( copy__P__comparisons_adelay1_acx5 in_50_6 )  ;
   - or.pulse ( or_alatch CLK )  ( or_apulseG_aand Y )  ;
   - or.Rd ( or_alatch D )  ( or_aor Y )  ;
   - or.pulseG.i7.Y ( or_apulseG_ai8 A )  ( or_apulseG_ai7 Y )  ;
   - or.pulseG.i8.Y ( or_apulseG_ai8 Y )  ( or_apulseG_ai9 A )  ;
   - or.pulseG.sig_inv ( or_apulseG_ai Y )  ( or_apulseG_anor B )  ;
   - or.pulseG.sgn ( or_apulseG_aand A )  ( or_apulseG_anor Y )  ( or_apulseG_ai1 A )  ;
   - or.pulseG.i9.Y ( or_apulseG_aand B )  ( or_apulseG_ai9 Y )  ;
   - or.pulseG.i3.Y ( or_apulseG_ai4 A )  ( or_apulseG_ai3 Y )  ;
   - or.pulseG.i4.Y ( or_apulseG_ai4 Y )  ( or_apulseG_ai5 A )  ;
   - or.pulseG.i6.Y ( or_apulseG_ai7 A )  ( or_apulseG_ai6 Y )  ;
   - or.pulseG.i5.Y ( or_apulseG_ai6 A )  ( or_apulseG_ai5 Y )  ;
   - or.pulseG.i2.Y ( or_apulseG_ai3 A )  ( or_apulseG_ai2 Y )  ;
   - or.pulseG.i1.Y ( or_apulseG_ai2 A )  ( or_apulseG_ai1 Y )  ;
   - or.elem_c._Reset ( or_aelem__c_aa1 A )  ( or_aelem__c_ai1 Y )  ( or_aelem__c_aa2 A )  ;
   - or.elem_c.a1.Y ( or_aelem__c_aa1 Y )  ( or_aelem__c_ac1_acx0 in_50_6 )  ;
   - or.elem_c.n1.Y ( or_aelem__c_an1 Y )  ( or_aelem__c_ac1_acx0 in_52_6 )  ;
   - or.elem_c.a2.Y ( or_aelem__c_ac1_acx0 in_51_6 )  ( or_aelem__c_aa2 Y )  ;
   - or.elem_c.delay.cx5.out ( or_aelem__c_adelay_acx6 in_50_6 )  ( or_aelem__c_adelay_acx5 out )  ;
   - or.elem_c.delay.cx6.out ( or_aelem__c_adelay_acx6 out )  ( or_aelem__c_adelay_acx7 in_50_6 )  ;
   - or.elem_c.delay.cx0.out ( or_aelem__c_adelay_acx0 out )  ( or_aelem__c_adelay_acx1 in_50_6 )  ;
   - or.elem_c.delay.cx1.out ( or_aelem__c_adelay_acx2 in_50_6 )  ( or_aelem__c_adelay_acx1 out )  ;
   - or.elem_c.delay.cx2.out ( or_aelem__c_adelay_acx2 out )  ( or_aelem__c_adelay_acx3 in_50_6 )  ;
   - or.elem_c.delay.cx3.out ( or_aelem__c_adelay_acx4 in_50_6 )  ( or_aelem__c_adelay_acx3 out )  ;
   - or.elem_c.delay.cx4.out ( or_aelem__c_adelay_acx4 out )  ( or_aelem__c_adelay_acx5 in_50_6 )  ;
   - or.elem_c.c1.cx0.out ( or_aelem__c_ac1_acx0 out )  ( or_aelem__c_ac1_acx1 in_50_6 )  ;
END NETS


END DESIGN

