<html><body><samp><pre>
<!@TC:1498455932>
# Sun Jun 25 22:45:31 2017

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 09:26:52</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1498455932> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1498455932> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/media/sf_Downloads/Code/DAISI/CPLD Firmware/rs232_decoder_encoder.v:6:7:6:9:@N:MO111:@XP_MSG">rs232_decoder_encoder.v(6)</a><!@TM:1498455932> | Tristate driver tx (in view: work.rs232_decoder_encoder(verilog)) on net tx (in view: work.rs232_decoder_encoder(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1498455932> | Tristate driver rs_232_tx_t (in view: work.top(verilog)) on net rs_232_tx (in view: work.top(verilog)) has its enable tied to GND. 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   997.14ns		   3 /        19

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1498455932> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/media/sf_Downloads/Code/DAISI/CPLD Firmware/top.v:16:8:16:17:@N:MO111:@XP_MSG">top.v(16)</a><!@TM:1498455932> | Tristate driver rs_232_tx_obuft.un1[0] (in view: work.top(verilog)) on net rs_232_tx (in view: work.top(verilog)) has its enable tied to GND.

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1498455932> | Automatically generated clock top|clock_00_0096_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 instances converted, 19 sequential instances remain driven by gated/generated clocks

================================================================== Gated/Generated Clocks ==================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:pll_inst.PLLInst_0@|E:clock_00_0096@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       pll_inst.PLLInst_0     EHXPLLJ                19         clock_00_0096       No gated clock conversion method for cell cell:LUCENT.FD1S3DX
============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 141MB)

Writing Analyst data base /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/DAISI_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1498455932> | Writing EDF file: /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.edi 
L-2016.09L-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1498455932> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/media/sf_Downloads/Code/DAISI/CPLD Firmware/efb.v:98:8:98:17:@W:MT246:@XP_MSG">efb.v(98)</a><!@TM:1498455932> | Blackbox EFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/media/sf_Downloads/Code/DAISI/CPLD Firmware/pwr_cntrllr.v:24:10:24:21:@W:MT246:@XP_MSG">pwr_cntrllr.v(24)</a><!@TM:1498455932> | Blackbox PCNTR is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/media/sf_Downloads/Code/DAISI/CPLD Firmware/pll.v:66:12:66:21:@W:MT246:@XP_MSG">pll.v(66)</a><!@TM:1498455932> | Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1498455932> | Found inferred clock pll|CLKOS_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_inst.CLKOS"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Jun 25 22:45:32 2017
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1498455932> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1498455932> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 997.853

                             Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock               Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------
pll|CLKOS_inferred_clock     1.0 MHz       465.7 MHz     1000.000      2.147         997.853     inferred     Inferred_clkgroup_0
System                       1.0 MHz       754.8 MHz     1000.000      1.325         998.675     system       system_clkgroup    
=================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                    System                    |  1000.000    998.675  |  No paths    -      |  No paths    -      |  No paths    -    
pll|CLKOS_inferred_clock  pll|CLKOS_inferred_clock  |  1000.000    997.853  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: pll|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                  Starting                                                                                          Arrival            
Instance                                          Reference                    Type         Pin     Net                                             Time        Slack  
                                                  Clock                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock_00_0096                                     pll|CLKOS_inferred_clock     FD1S3DX      Q       clock_00_0096_c                                 1.108       997.853
rs232_decoder_encoder_inst_incoming_dataio[0]     pll|CLKOS_inferred_clock     IFS1P3DX     Q       rs232_decoder_encoder_inst.incoming_data[0]     1.044       998.036
rs232_decoder_encoder_inst.incoming_data[9]       pll|CLKOS_inferred_clock     FD1P3DX      Q       incoming_data[9]                                0.972       998.108
rs232_decoder_encoder_inst.incoming_data[1]       pll|CLKOS_inferred_clock     FD1P3DX      Q       incoming_data[1]                                1.044       998.851
rs232_decoder_encoder_inst.incoming_data[2]       pll|CLKOS_inferred_clock     FD1P3DX      Q       incoming_data[2]                                1.044       998.851
rs232_decoder_encoder_inst.incoming_data[3]       pll|CLKOS_inferred_clock     FD1P3DX      Q       incoming_data[3]                                1.044       998.851
rs232_decoder_encoder_inst.incoming_data[4]       pll|CLKOS_inferred_clock     FD1P3DX      Q       incoming_data[4]                                1.044       998.851
rs232_decoder_encoder_inst.incoming_data[5]       pll|CLKOS_inferred_clock     FD1P3DX      Q       incoming_data[5]                                1.044       998.851
rs232_decoder_encoder_inst.incoming_data[6]       pll|CLKOS_inferred_clock     FD1P3DX      Q       incoming_data[6]                                1.044       998.851
rs232_decoder_encoder_inst.incoming_data[7]       pll|CLKOS_inferred_clock     FD1P3DX      Q       incoming_data[7]                                1.044       998.851
=======================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                Required            
Instance                                          Reference                    Type         Pin     Net                   Time         Slack  
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
rs232_decoder_encoder_inst.incoming_data[1]       pll|CLKOS_inferred_clock     FD1P3DX      SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[2]       pll|CLKOS_inferred_clock     FD1P3DX      SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[3]       pll|CLKOS_inferred_clock     FD1P3DX      SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[4]       pll|CLKOS_inferred_clock     FD1P3DX      SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[5]       pll|CLKOS_inferred_clock     FD1P3DX      SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[6]       pll|CLKOS_inferred_clock     FD1P3DX      SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[7]       pll|CLKOS_inferred_clock     FD1P3DX      SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[8]       pll|CLKOS_inferred_clock     FD1P3DX      SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[9]       pll|CLKOS_inferred_clock     FD1P3DX      SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst_incoming_dataio[0]     pll|CLKOS_inferred_clock     IFS1P3DX     SP      clock_00_0096_c_i     999.528      997.853
==============================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synlog/DAISI_impl1_fpga_mapper.srr:srsf/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srs:fp:15795:16455:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.528

    - Propagation time:                      1.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     997.853

    Number of logic level(s):                1
    Starting point:                          clock_00_0096 / Q
    Ending point:                            rs232_decoder_encoder_inst.incoming_data[1] / SP
    The start point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
clock_00_0096                                   FD1S3DX     Q        Out     1.108     1.108       -         
clock_00_0096_c                                 Net         -        -       -         -           3         
clock_00_0096_RNIPUG6                           INV         A        In      0.000     1.108       -         
clock_00_0096_RNIPUG6                           INV         Z        Out     0.568     1.676       -         
clock_00_0096_c_i                               Net         -        -       -         -           11        
rs232_decoder_encoder_inst.incoming_data[1]     FD1P3DX     SP       In      0.000     1.676       -         
=============================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                Arrival             
Instance               Reference     Type        Pin       Net                 Time        Slack   
                       Clock                                                                       
---------------------------------------------------------------------------------------------------
pll_inst.PLLInst_0     System        EHXPLLJ     LOCK      clock_lock          0.000       998.675 
OSCH_inst              System        OSCH        OSC       osc_clk_c           0.000       1000.000
pcm1.PCNTR_Inst0       System        PCNTR       SFLAG     stby_flag           0.000       1000.000
pcm1.PCNTR_Inst0       System        PCNTR       STDBY     stdby1_c            0.000       1000.000
pll_inst.PLLInst_0     System        EHXPLLJ     CLKOP     clock_84_0000_c     0.000       1000.000
===================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                       Starting                                                  Required             
Instance               Reference     Type        Pin         Net                 Time         Slack   
                       Clock                                                                          
------------------------------------------------------------------------------------------------------
efb_inst.EFBInst_0     System        EFB         WBRSTI      reset               1000.000     998.675 
efb_inst.EFBInst_0     System        EFB         WBCLKI      clock_84_0000_c     1000.000     1000.000
OSCH_inst              System        OSCH        STDBY       stdby1_c            1000.000     1000.000
pcm1.PCNTR_Inst0       System        PCNTR       CLRFLAG     stby_flag           1000.000     1000.000
pll_inst.PLLInst_0     System        EHXPLLJ     CLKFB       clock_84_0000_c     1000.000     1000.000
pll_inst.PLLInst_0     System        EHXPLLJ     CLKI        osc_clk_c           1000.000     1000.000
======================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synlog/DAISI_impl1_fpga_mapper.srr:srsf/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srs:fp:20098:20626:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.325
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.675

    Number of logic level(s):                1
    Starting point:                          pll_inst.PLLInst_0 / LOCK
    Ending point:                            efb_inst.EFBInst_0 / WBRSTI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                      Pin        Pin               Arrival     No. of    
Name                   Type         Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
pll_inst.PLLInst_0     EHXPLLJ      LOCK       Out     0.000     0.000       -         
clock_lock             Net          -          -       -         -           1         
reset                  ORCALUT4     A          In      0.000     0.000       -         
reset                  ORCALUT4     Z          Out     1.325     1.325       -         
reset                  Net          -          -       -         -           20        
efb_inst.EFBInst_0     EFB          WBRSTI     In      0.000     1.325       -         
=======================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lcmxo2_7000he-4

Register bits: 19 of 6864 (0%)
PIC Latch:       0
I/O cells:       21


Details:
BB:             3
EFB:            1
EHXPLLJ:        1
FD1P3DX:        9
FD1S3DX:        1
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            1
OB:             14
OBZ:            1
OFS1P3DX:       8
ORCALUT4:       2
OSCH:           1
PCNTR:          1
PUR:            1
VHI:            3
VLO:            5
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 25 22:45:32 2017

###########################################################]

</pre></samp></body></html>
