INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/lab_0/lab_0.srcs/sources_1/new/lab_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/lab_0/lab_0.srcs/sim_1/new/lab_0_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_0_sim
