library IEEE;
USE ieee.std_logic_1164.all;

ENTITY KeyGenerator IS
PORT(
	bitArray1, bitArray2: in std_logic_vector(0 to 31);
	outArray: out std_logic_vector(0 to 31)
);
END FinalPermutation;

architecture comportamento of FinalPermutation is  
signal auxArray : std_logic_vector(0 to 63);
begin

end comportamento;