\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct___device_vectors}{\+\_\+\+Device\+Vectors}} }{\pageref{struct___device_vectors}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__sercom__conf}{\+\_\+sercom\+\_\+conf}} }{\pageref{struct__sercom__conf}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__system__clock__dfll__config}{\+\_\+system\+\_\+clock\+\_\+dfll\+\_\+config}} }{\pageref{struct__system__clock__dfll__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__system__clock__module}{\+\_\+system\+\_\+clock\+\_\+module}} }{\pageref{struct__system__clock__module}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__system__clock__xosc__config}{\+\_\+system\+\_\+clock\+\_\+xosc\+\_\+config}} }{\pageref{struct__system__clock__xosc__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_ac}{Ac}} \\*AC hardware registers }{\pageref{struct_ac}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___c_o_m_p_c_t_r_l___type}{AC\+\_\+\+COMPCTRL\+\_\+\+Type}} }{\pageref{union_a_c___c_o_m_p_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___c_t_r_l_a___type}{AC\+\_\+\+CTRLA\+\_\+\+Type}} }{\pageref{union_a_c___c_t_r_l_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___c_t_r_l_b___type}{AC\+\_\+\+CTRLB\+\_\+\+Type}} }{\pageref{union_a_c___c_t_r_l_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___e_v_c_t_r_l___type}{AC\+\_\+\+EVCTRL\+\_\+\+Type}} }{\pageref{union_a_c___e_v_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___i_n_t_e_n_c_l_r___type}{AC\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_a_c___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___i_n_t_e_n_s_e_t___type}{AC\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_a_c___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___i_n_t_f_l_a_g___type}{AC\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_a_c___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___s_c_a_l_e_r___type}{AC\+\_\+\+SCALER\+\_\+\+Type}} }{\pageref{union_a_c___s_c_a_l_e_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___s_t_a_t_u_s_a___type}{AC\+\_\+\+STATUSA\+\_\+\+Type}} }{\pageref{union_a_c___s_t_a_t_u_s_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___s_t_a_t_u_s_b___type}{AC\+\_\+\+STATUSB\+\_\+\+Type}} }{\pageref{union_a_c___s_t_a_t_u_s_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___s_t_a_t_u_s_c___type}{AC\+\_\+\+STATUSC\+\_\+\+Type}} }{\pageref{union_a_c___s_t_a_t_u_s_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c___w_i_n_c_t_r_l___type}{AC\+\_\+\+WINCTRL\+\_\+\+Type}} }{\pageref{union_a_c___w_i_n_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_adc}{Adc}} \\*ADC hardware registers }{\pageref{struct_adc}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___a_v_g_c_t_r_l___type}{ADC\+\_\+\+AVGCTRL\+\_\+\+Type}} }{\pageref{union_a_d_c___a_v_g_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___c_a_l_i_b___type}{ADC\+\_\+\+CALIB\+\_\+\+Type}} }{\pageref{union_a_d_c___c_a_l_i_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc__config}{adc\+\_\+config}} \\*ADC configuration structure }{\pageref{structadc__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc__correction__config}{adc\+\_\+correction\+\_\+config}} \\*Gain and offset correction configuration structure }{\pageref{structadc__correction__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___c_t_r_l_a___type}{ADC\+\_\+\+CTRLA\+\_\+\+Type}} }{\pageref{union_a_d_c___c_t_r_l_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___c_t_r_l_b___type}{ADC\+\_\+\+CTRLB\+\_\+\+Type}} }{\pageref{union_a_d_c___c_t_r_l_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___d_b_g_c_t_r_l___type}{ADC\+\_\+\+DBGCTRL\+\_\+\+Type}} }{\pageref{union_a_d_c___d_b_g_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___e_v_c_t_r_l___type}{ADC\+\_\+\+EVCTRL\+\_\+\+Type}} }{\pageref{union_a_d_c___e_v_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc__events}{adc\+\_\+events}} \\*ADC event enable/disable structure }{\pageref{structadc__events}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___g_a_i_n_c_o_r_r___type}{ADC\+\_\+\+GAINCORR\+\_\+\+Type}} }{\pageref{union_a_d_c___g_a_i_n_c_o_r_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type}{ADC\+\_\+\+INPUTCTRL\+\_\+\+Type}} }{\pageref{union_a_d_c___i_n_p_u_t_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___i_n_t_e_n_c_l_r___type}{ADC\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_a_d_c___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___i_n_t_e_n_s_e_t___type}{ADC\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_a_d_c___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___i_n_t_f_l_a_g___type}{ADC\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_a_d_c___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc__module}{adc\+\_\+module}} \\*ADC software device instance structure }{\pageref{structadc__module}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___o_f_f_s_e_t_c_o_r_r___type}{ADC\+\_\+\+OFFSETCORR\+\_\+\+Type}} }{\pageref{union_a_d_c___o_f_f_s_e_t_c_o_r_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc__pin__scan__config}{adc\+\_\+pin\+\_\+scan\+\_\+config}} \\*Pin scan configuration structure }{\pageref{structadc__pin__scan__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___r_e_f_c_t_r_l___type}{ADC\+\_\+\+REFCTRL\+\_\+\+Type}} }{\pageref{union_a_d_c___r_e_f_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___r_e_s_u_l_t___type}{ADC\+\_\+\+RESULT\+\_\+\+Type}} }{\pageref{union_a_d_c___r_e_s_u_l_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___s_a_m_p_c_t_r_l___type}{ADC\+\_\+\+SAMPCTRL\+\_\+\+Type}} }{\pageref{union_a_d_c___s_a_m_p_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___s_t_a_t_u_s___type}{ADC\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_a_d_c___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___s_w_t_r_i_g___type}{ADC\+\_\+\+SWTRIG\+\_\+\+Type}} }{\pageref{union_a_d_c___s_w_t_r_i_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___w_i_n_c_t_r_l___type}{ADC\+\_\+\+WINCTRL\+\_\+\+Type}} }{\pageref{union_a_d_c___w_i_n_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc__window__config}{adc\+\_\+window\+\_\+config}} \\*Window monitor configuration structure }{\pageref{structadc__window__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___w_i_n_l_t___type}{ADC\+\_\+\+WINLT\+\_\+\+Type}} }{\pageref{union_a_d_c___w_i_n_l_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___w_i_n_u_t___type}{ADC\+\_\+\+WINUT\+\_\+\+Type}} }{\pageref{union_a_d_c___w_i_n_u_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__f32}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q15}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q31}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q7}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cas__df1__32x64__ins__q31}{arm\+\_\+biquad\+\_\+cas\+\_\+df1\+\_\+32x64\+\_\+ins\+\_\+q31}} \\*Instance structure for the high precision Q31 Biquad cascade filter }{\pageref{structarm__biquad__cas__df1__32x64__ins__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__df2_t__instance__f64}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f64}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__stereo__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+stereo\+\_\+df2\+T\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__stereo__df2_t__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__f32}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+f32}} \\*Instance structure for the floating-\/point Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__q15}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q15}} \\*Instance structure for the Q15 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__q31}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q31}} \\*Instance structure for the Q31 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__f32}{arm\+\_\+cfft\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__q15}{arm\+\_\+cfft\+\_\+instance\+\_\+q15}} \\*Instance structure for the fixed-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__q31}{arm\+\_\+cfft\+\_\+instance\+\_\+q31}} \\*Instance structure for the fixed-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__f32}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix2__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__q15}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix2__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__q31}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q31}} \\*Instance structure for the Radix-\/2 Q31 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix2__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__f32}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix4__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__q15}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix4__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__q31}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix4__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__f32}{arm\+\_\+dct4\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point DCT4/\+IDCT4 function }{\pageref{structarm__dct4__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__q15}{arm\+\_\+dct4\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 DCT4/\+IDCT4 function }{\pageref{structarm__dct4__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__q31}{arm\+\_\+dct4\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 DCT4/\+IDCT4 function }{\pageref{structarm__dct4__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__f32}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point FIR decimator }{\pageref{structarm__fir__decimate__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__q15}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 FIR decimator }{\pageref{structarm__fir__decimate__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__q31}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 FIR decimator }{\pageref{structarm__fir__decimate__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__f32}{arm\+\_\+fir\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point FIR filter }{\pageref{structarm__fir__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q15}{arm\+\_\+fir\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 FIR filter }{\pageref{structarm__fir__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q31}{arm\+\_\+fir\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 FIR filter }{\pageref{structarm__fir__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q7}{arm\+\_\+fir\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q7 FIR filter }{\pageref{structarm__fir__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__f32}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point FIR interpolator }{\pageref{structarm__fir__interpolate__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__q15}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 FIR interpolator }{\pageref{structarm__fir__interpolate__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__q31}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 FIR interpolator }{\pageref{structarm__fir__interpolate__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__f32}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point FIR lattice filter }{\pageref{structarm__fir__lattice__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__q15}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 FIR lattice filter }{\pageref{structarm__fir__lattice__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__q31}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 FIR lattice filter }{\pageref{structarm__fir__lattice__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__f32}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point sparse FIR filter }{\pageref{structarm__fir__sparse__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q15}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 sparse FIR filter }{\pageref{structarm__fir__sparse__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q31}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 sparse FIR filter }{\pageref{structarm__fir__sparse__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q7}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q7 sparse FIR filter }{\pageref{structarm__fir__sparse__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__f32}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point IIR lattice filter }{\pageref{structarm__iir__lattice__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__q15}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 IIR lattice filter }{\pageref{structarm__iir__lattice__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__q31}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 IIR lattice filter }{\pageref{structarm__iir__lattice__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__linear__interp__instance__f32}{arm\+\_\+linear\+\_\+interp\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point Linear Interpolate function }{\pageref{structarm__linear__interp__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__f32}{arm\+\_\+lms\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point LMS filter }{\pageref{structarm__lms__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__q15}{arm\+\_\+lms\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 LMS filter }{\pageref{structarm__lms__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__q31}{arm\+\_\+lms\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 LMS filter }{\pageref{structarm__lms__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__f32}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point normalized LMS filter }{\pageref{structarm__lms__norm__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__q15}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 normalized LMS filter }{\pageref{structarm__lms__norm__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__q31}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 normalized LMS filter }{\pageref{structarm__lms__norm__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__f32}{arm\+\_\+matrix\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__f64}{arm\+\_\+matrix\+\_\+instance\+\_\+f64}} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__q15}{arm\+\_\+matrix\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 matrix structure }{\pageref{structarm__matrix__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__q31}{arm\+\_\+matrix\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 matrix structure }{\pageref{structarm__matrix__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__f32}{arm\+\_\+pid\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point PID Control }{\pageref{structarm__pid__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__q15}{arm\+\_\+pid\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 PID Control }{\pageref{structarm__pid__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__q31}{arm\+\_\+pid\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 PID Control }{\pageref{structarm__pid__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__fast__instance__f32}{arm\+\_\+rfft\+\_\+fast\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point RFFT/\+RIFFT function }{\pageref{structarm__rfft__fast__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__f32}{arm\+\_\+rfft\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point RFFT/\+RIFFT function }{\pageref{structarm__rfft__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__q15}{arm\+\_\+rfft\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 RFFT/\+RIFFT function }{\pageref{structarm__rfft__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__q31}{arm\+\_\+rfft\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 RFFT/\+RIFFT function }{\pageref{structarm__rfft__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_b_u_f_f___module}{BUFF\+\_\+\+Module}} }{\pageref{struct_b_u_f_f___module}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p___accel_data}{COMP\+\_\+\+Accel\+Data}} }{\pageref{struct_c_o_m_p___accel_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p___heading_data}{COMP\+\_\+\+Heading\+Data}} }{\pageref{struct_c_o_m_p___heading_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p___mag_data}{COMP\+\_\+\+Mag\+Data}} }{\pageref{struct_c_o_m_p___mag_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p___reading}{COMP\+\_\+\+Reading}} }{\pageref{struct_c_o_m_p___reading}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p___tilt_data}{COMP\+\_\+\+Tilt\+Data}} }{\pageref{struct_c_o_m_p___tilt_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcor_co_routine_control_block}{cor\+Co\+Routine\+Control\+Block}} }{\pageref{structcor_co_routine_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_dac}{Dac}} \\*DAC hardware registers }{\pageref{struct_dac}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type}{DAC\+\_\+\+CTRLA\+\_\+\+Type}} }{\pageref{union_d_a_c___c_t_r_l_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type}{DAC\+\_\+\+CTRLB\+\_\+\+Type}} }{\pageref{union_d_a_c___c_t_r_l_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_c___d_a_t_a___type}{DAC\+\_\+\+DATA\+\_\+\+Type}} }{\pageref{union_d_a_c___d_a_t_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_c___d_a_t_a_b_u_f___type}{DAC\+\_\+\+DATABUF\+\_\+\+Type}} }{\pageref{union_d_a_c___d_a_t_a_b_u_f___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_c___e_v_c_t_r_l___type}{DAC\+\_\+\+EVCTRL\+\_\+\+Type}} }{\pageref{union_d_a_c___e_v_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type}{DAC\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_d_a_c___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_c___i_n_t_e_n_s_e_t___type}{DAC\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_d_a_c___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_c___i_n_t_f_l_a_g___type}{DAC\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_d_a_c___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_c___s_t_a_t_u_s___type}{DAC\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_d_a_c___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_dsu}{Dsu}} \\*DSU hardware registers }{\pageref{struct_dsu}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___a_d_d_r___type}{DSU\+\_\+\+ADDR\+\_\+\+Type}} }{\pageref{union_d_s_u___a_d_d_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___c_i_d0___type}{DSU\+\_\+\+CID0\+\_\+\+Type}} }{\pageref{union_d_s_u___c_i_d0___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___c_i_d1___type}{DSU\+\_\+\+CID1\+\_\+\+Type}} }{\pageref{union_d_s_u___c_i_d1___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___c_i_d2___type}{DSU\+\_\+\+CID2\+\_\+\+Type}} }{\pageref{union_d_s_u___c_i_d2___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___c_i_d3___type}{DSU\+\_\+\+CID3\+\_\+\+Type}} }{\pageref{union_d_s_u___c_i_d3___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___c_t_r_l___type}{DSU\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_d_s_u___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___d_a_t_a___type}{DSU\+\_\+\+DATA\+\_\+\+Type}} }{\pageref{union_d_s_u___d_a_t_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___d_c_c___type}{DSU\+\_\+\+DCC\+\_\+\+Type}} }{\pageref{union_d_s_u___d_c_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___d_c_f_g___type}{DSU\+\_\+\+DCFG\+\_\+\+Type}} }{\pageref{union_d_s_u___d_c_f_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___d_i_d___type}{DSU\+\_\+\+DID\+\_\+\+Type}} }{\pageref{union_d_s_u___d_i_d___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___e_n_d___type}{DSU\+\_\+\+END\+\_\+\+Type}} }{\pageref{union_d_s_u___e_n_d___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___e_n_t_r_y0___type}{DSU\+\_\+\+ENTRY0\+\_\+\+Type}} }{\pageref{union_d_s_u___e_n_t_r_y0___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___e_n_t_r_y1___type}{DSU\+\_\+\+ENTRY1\+\_\+\+Type}} }{\pageref{union_d_s_u___e_n_t_r_y1___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___e_n_t_r_y___type}{DSU\+\_\+\+ENTRY\+\_\+\+Type}} }{\pageref{union_d_s_u___e_n_t_r_y___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___l_e_n_g_t_h___type}{DSU\+\_\+\+LENGTH\+\_\+\+Type}} }{\pageref{union_d_s_u___l_e_n_g_t_h___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___m_e_m_t_y_p_e___type}{DSU\+\_\+\+MEMTYPE\+\_\+\+Type}} }{\pageref{union_d_s_u___m_e_m_t_y_p_e___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___p_i_d0___type}{DSU\+\_\+\+PID0\+\_\+\+Type}} }{\pageref{union_d_s_u___p_i_d0___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___p_i_d1___type}{DSU\+\_\+\+PID1\+\_\+\+Type}} }{\pageref{union_d_s_u___p_i_d1___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___p_i_d2___type}{DSU\+\_\+\+PID2\+\_\+\+Type}} }{\pageref{union_d_s_u___p_i_d2___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___p_i_d3___type}{DSU\+\_\+\+PID3\+\_\+\+Type}} }{\pageref{union_d_s_u___p_i_d3___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___p_i_d4___type}{DSU\+\_\+\+PID4\+\_\+\+Type}} }{\pageref{union_d_s_u___p_i_d4___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___p_i_d5___type}{DSU\+\_\+\+PID5\+\_\+\+Type}} }{\pageref{union_d_s_u___p_i_d5___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___p_i_d6___type}{DSU\+\_\+\+PID6\+\_\+\+Type}} }{\pageref{union_d_s_u___p_i_d6___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___p_i_d7___type}{DSU\+\_\+\+PID7\+\_\+\+Type}} }{\pageref{union_d_s_u___p_i_d7___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___s_t_a_t_u_s_a___type}{DSU\+\_\+\+STATUSA\+\_\+\+Type}} }{\pageref{union_d_s_u___s_t_a_t_u_s_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_s_u___s_t_a_t_u_s_b___type}{DSU\+\_\+\+STATUSB\+\_\+\+Type}} }{\pageref{union_d_s_u___s_t_a_t_u_s_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_e_p_r_o_m___entry}{EEPROM\+\_\+\+Entry}} }{\pageref{union_e_e_p_r_o_m___entry}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_e_p_r_o_m___way_point}{EEPROM\+\_\+\+Way\+Point}} }{\pageref{struct_e_e_p_r_o_m___way_point}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_eic}{Eic}} \\*EIC hardware registers }{\pageref{struct_eic}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___c_o_n_f_i_g___type}{EIC\+\_\+\+CONFIG\+\_\+\+Type}} }{\pageref{union_e_i_c___c_o_n_f_i_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___c_t_r_l___type}{EIC\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_e_i_c___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___e_v_c_t_r_l___type}{EIC\+\_\+\+EVCTRL\+\_\+\+Type}} }{\pageref{union_e_i_c___e_v_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___i_n_t_e_n_c_l_r___type}{EIC\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_e_i_c___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___i_n_t_e_n_s_e_t___type}{EIC\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_e_i_c___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___i_n_t_f_l_a_g___type}{EIC\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_e_i_c___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___n_m_i_c_t_r_l___type}{EIC\+\_\+\+NMICTRL\+\_\+\+Type}} }{\pageref{union_e_i_c___n_m_i_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___n_m_i_f_l_a_g___type}{EIC\+\_\+\+NMIFLAG\+\_\+\+Type}} }{\pageref{union_e_i_c___n_m_i_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___s_t_a_t_u_s___type}{EIC\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_e_i_c___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_i_c___w_a_k_e_u_p___type}{EIC\+\_\+\+WAKEUP\+\_\+\+Type}} }{\pageref{union_e_i_c___w_a_k_e_u_p___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structe_n_m_e_a___g_p_g_g_a}{e\+NMEA\+\_\+\+GPGGA}} }{\pageref{structe_n_m_e_a___g_p_g_g_a}}{}
\item\contentsline{section}{\mbox{\hyperlink{structe_n_m_e_a___g_p_v_t_g}{e\+NMEA\+\_\+\+GPVTG}} }{\pageref{structe_n_m_e_a___g_p_v_t_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{structe_n_m_e_a___h_c_h_d_t}{e\+NMEA\+\_\+\+HCHDT}} }{\pageref{structe_n_m_e_a___h_c_h_d_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structe_n_m_e_a___w_i_m_w_v}{e\+NMEA\+\_\+\+WIMWV}} }{\pageref{structe_n_m_e_a___w_i_m_w_v}}{}
\item\contentsline{section}{\mbox{\hyperlink{structe_n_m_e_a___y_x_x_d_r}{e\+NMEA\+\_\+\+YXXDR}} }{\pageref{structe_n_m_e_a___y_x_x_d_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_evsys}{Evsys}} \\*EVSYS hardware registers }{\pageref{struct_evsys}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_v_s_y_s___c_h_a_n_n_e_l___type}{EVSYS\+\_\+\+CHANNEL\+\_\+\+Type}} }{\pageref{union_e_v_s_y_s___c_h_a_n_n_e_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_v_s_y_s___c_h_s_t_a_t_u_s___type}{EVSYS\+\_\+\+CHSTATUS\+\_\+\+Type}} }{\pageref{union_e_v_s_y_s___c_h_s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_v_s_y_s___c_t_r_l___type}{EVSYS\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_e_v_s_y_s___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type}{EVSYS\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_s_e_t___type}{EVSYS\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_e_v_s_y_s___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_v_s_y_s___i_n_t_f_l_a_g___type}{EVSYS\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_e_v_s_y_s___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_v_s_y_s___u_s_e_r___type}{EVSYS\+\_\+\+USER\+\_\+\+Type}} }{\pageref{union_e_v_s_y_s___u_s_e_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_gclk}{Gclk}} \\*GCLK hardware registers }{\pageref{struct_gclk}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type}{GCLK\+\_\+\+CLKCTRL\+\_\+\+Type}} }{\pageref{union_g_c_l_k___c_l_k_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_g_c_l_k___c_t_r_l___type}{GCLK\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_g_c_l_k___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type}{GCLK\+\_\+\+GENCTRL\+\_\+\+Type}} }{\pageref{union_g_c_l_k___g_e_n_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type}{GCLK\+\_\+\+GENDIV\+\_\+\+Type}} }{\pageref{union_g_c_l_k___g_e_n_d_i_v___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_g_c_l_k___s_t_a_t_u_s___type}{GCLK\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_g_c_l_k___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_s___all_msgs}{GPS\+\_\+\+All\+Msgs}} }{\pageref{struct_g_p_s___all_msgs}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_s___msg_raw_data}{GPS\+\_\+\+Msg\+Raw\+Data}} }{\pageref{struct_g_p_s___msg_raw_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_s___reading}{GPS\+\_\+\+Reading}} }{\pageref{struct_g_p_s___reading}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_heap_region}{Heap\+Region}} }{\pageref{struct_heap_region}}{}
\item\contentsline{section}{\mbox{\hyperlink{structi2c__master__config}{i2c\+\_\+master\+\_\+config}} \\*Configuration structure for the I\textsuperscript{2}C Master device }{\pageref{structi2c__master__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structi2c__master__module}{i2c\+\_\+master\+\_\+module}} \\*SERCOM I\textsuperscript{2}C Master driver software device instance structure }{\pageref{structi2c__master__module}}{}
\item\contentsline{section}{\mbox{\hyperlink{structi2c__master__packet}{i2c\+\_\+master\+\_\+packet}} \\*I\textsuperscript{2}C master packet for read/write }{\pageref{structi2c__master__packet}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlatitude__info}{latitude\+\_\+info}} }{\pageref{structlatitude__info}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlongitude__info}{longitude\+\_\+info}} }{\pageref{structlongitude__info}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_m_e_a___all_msgs}{NMEA\+\_\+\+All\+Msgs}} }{\pageref{struct_n_m_e_a___all_msgs}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_m_e_a___generic_msg}{NMEA\+\_\+\+Generic\+Msg}} }{\pageref{struct_n_m_e_a___generic_msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_m_e_a___t_y_p_e_s___i_n_f_o}{NMEA\+\_\+\+TYPES\+\_\+\+INFO}} }{\pageref{struct_n_m_e_a___t_y_p_e_s___i_n_f_o}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_nvmctrl}{Nvmctrl}} \\*NVMCTRL APB hardware registers }{\pageref{struct_nvmctrl}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type}{NVMCTRL\+\_\+\+ADDR\+\_\+\+Type}} }{\pageref{union_n_v_m_c_t_r_l___a_d_d_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_a___type}{NVMCTRL\+\_\+\+CTRLA\+\_\+\+Type}} }{\pageref{union_n_v_m_c_t_r_l___c_t_r_l_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type}{NVMCTRL\+\_\+\+CTRLB\+\_\+\+Type}} }{\pageref{union_n_v_m_c_t_r_l___c_t_r_l_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type}{NVMCTRL\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type}{NVMCTRL\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type}{NVMCTRL\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_v_m_c_t_r_l___l_o_c_k___type}{NVMCTRL\+\_\+\+LOCK\+\_\+\+Type}} }{\pageref{union_n_v_m_c_t_r_l___l_o_c_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_v_m_c_t_r_l___p_a_r_a_m___type}{NVMCTRL\+\_\+\+PARAM\+\_\+\+Type}} }{\pageref{union_n_v_m_c_t_r_l___p_a_r_a_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_v_m_c_t_r_l___s_t_a_t_u_s___type}{NVMCTRL\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_n_v_m_c_t_r_l___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_pac}{Pac}} \\*PAC hardware registers }{\pageref{struct_pac}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_a_c___w_p_c_l_r___type}{PAC\+\_\+\+WPCLR\+\_\+\+Type}} }{\pageref{union_p_a_c___w_p_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_a_c___w_p_s_e_t___type}{PAC\+\_\+\+WPSET\+\_\+\+Type}} }{\pageref{union_p_a_c___w_p_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_pm}{Pm}} \\*PM hardware registers }{\pageref{struct_pm}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___a_h_b_m_a_s_k___type}{PM\+\_\+\+AHBMASK\+\_\+\+Type}} }{\pageref{union_p_m___a_h_b_m_a_s_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___a_p_b_a_m_a_s_k___type}{PM\+\_\+\+APBAMASK\+\_\+\+Type}} }{\pageref{union_p_m___a_p_b_a_m_a_s_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___a_p_b_a_s_e_l___type}{PM\+\_\+\+APBASEL\+\_\+\+Type}} }{\pageref{union_p_m___a_p_b_a_s_e_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___a_p_b_b_m_a_s_k___type}{PM\+\_\+\+APBBMASK\+\_\+\+Type}} }{\pageref{union_p_m___a_p_b_b_m_a_s_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___a_p_b_b_s_e_l___type}{PM\+\_\+\+APBBSEL\+\_\+\+Type}} }{\pageref{union_p_m___a_p_b_b_s_e_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___a_p_b_c_m_a_s_k___type}{PM\+\_\+\+APBCMASK\+\_\+\+Type}} }{\pageref{union_p_m___a_p_b_c_m_a_s_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___a_p_b_c_s_e_l___type}{PM\+\_\+\+APBCSEL\+\_\+\+Type}} }{\pageref{union_p_m___a_p_b_c_s_e_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type}{PM\+\_\+\+CPUSEL\+\_\+\+Type}} }{\pageref{union_p_m___c_p_u_s_e_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___c_t_r_l___type}{PM\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_p_m___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___i_n_t_e_n_c_l_r___type}{PM\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_p_m___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___i_n_t_e_n_s_e_t___type}{PM\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_p_m___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___i_n_t_f_l_a_g___type}{PM\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_p_m___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___r_c_a_u_s_e___type}{PM\+\_\+\+RCAUSE\+\_\+\+Type}} }{\pageref{union_p_m___r_c_a_u_s_e___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_m___s_l_e_e_p___type}{PM\+\_\+\+SLEEP\+\_\+\+Type}} }{\pageref{union_p_m___s_l_e_e_p___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_port}{Port}} \\*PORT hardware registers }{\pageref{struct_port}}{}
\item\contentsline{section}{\mbox{\hyperlink{structport__config}{port\+\_\+config}} \\*\mbox{\hyperlink{struct_port}{Port}} pin configuration structure }{\pageref{structport__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___c_t_r_l___type}{PORT\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_p_o_r_t___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___d_i_r___type}{PORT\+\_\+\+DIR\+\_\+\+Type}} }{\pageref{union_p_o_r_t___d_i_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___d_i_r_c_l_r___type}{PORT\+\_\+\+DIRCLR\+\_\+\+Type}} }{\pageref{union_p_o_r_t___d_i_r_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___d_i_r_s_e_t___type}{PORT\+\_\+\+DIRSET\+\_\+\+Type}} }{\pageref{union_p_o_r_t___d_i_r_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___d_i_r_t_g_l___type}{PORT\+\_\+\+DIRTGL\+\_\+\+Type}} }{\pageref{union_p_o_r_t___d_i_r_t_g_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___i_n___type}{PORT\+\_\+\+IN\+\_\+\+Type}} }{\pageref{union_p_o_r_t___i_n___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___o_u_t___type}{PORT\+\_\+\+OUT\+\_\+\+Type}} }{\pageref{union_p_o_r_t___o_u_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___o_u_t_c_l_r___type}{PORT\+\_\+\+OUTCLR\+\_\+\+Type}} }{\pageref{union_p_o_r_t___o_u_t_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___o_u_t_s_e_t___type}{PORT\+\_\+\+OUTSET\+\_\+\+Type}} }{\pageref{union_p_o_r_t___o_u_t_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___o_u_t_t_g_l___type}{PORT\+\_\+\+OUTTGL\+\_\+\+Type}} }{\pageref{union_p_o_r_t___o_u_t_t_g_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type}{PORT\+\_\+\+PINCFG\+\_\+\+Type}} }{\pageref{union_p_o_r_t___p_i_n_c_f_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type}{PORT\+\_\+\+PMUX\+\_\+\+Type}} }{\pageref{union_p_o_r_t___p_m_u_x___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type}{PORT\+\_\+\+WRCONFIG\+\_\+\+Type}} }{\pageref{union_p_o_r_t___w_r_c_o_n_f_i_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_port_group}{Port\+Group}} \\*\mbox{\hyperlink{struct_port_group}{Port\+Group}} hardware registers }{\pageref{struct_port_group}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_definition}{Queue\+Definition}} }{\pageref{struct_queue_definition}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___ack_data}{RADIO\+\_\+\+Ack\+Data}} }{\pageref{struct_r_a_d_i_o___ack_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___comp_data}{RADIO\+\_\+\+Comp\+Data}} }{\pageref{struct_r_a_d_i_o___comp_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___config_data}{RADIO\+\_\+\+Config\+Data}} }{\pageref{struct_r_a_d_i_o___config_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_a_d_i_o___generic_msg_1_1_r_a_d_i_o___generic_data_union}{RADIO\+\_\+\+Generic\+Msg\+::\+RADIO\+\_\+\+Generic\+Data\+Union}} }{\pageref{union_r_a_d_i_o___generic_msg_1_1_r_a_d_i_o___generic_data_union}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___generic_msg}{RADIO\+\_\+\+Generic\+Msg}} }{\pageref{struct_r_a_d_i_o___generic_msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___g_p_s_data}{RADIO\+\_\+\+GPSData}} }{\pageref{struct_r_a_d_i_o___g_p_s_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___mode_data}{RADIO\+\_\+\+Mode\+Data}} }{\pageref{struct_r_a_d_i_o___mode_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___msg_raw_data}{RADIO\+\_\+\+Msg\+Raw\+Data}} }{\pageref{struct_r_a_d_i_o___msg_raw_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___nav_data}{RADIO\+\_\+\+Nav\+Data}} }{\pageref{struct_r_a_d_i_o___nav_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___remote_data}{RADIO\+\_\+\+Remote\+Data}} }{\pageref{struct_r_a_d_i_o___remote_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___reset_data}{RADIO\+\_\+\+Reset\+Data}} }{\pageref{struct_r_a_d_i_o___reset_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___state_data}{RADIO\+\_\+\+State\+Data}} }{\pageref{struct_r_a_d_i_o___state_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___way_point_data}{RADIO\+\_\+\+Way\+Point\+Data}} }{\pageref{struct_r_a_d_i_o___way_point_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_i_o___wind_data}{RADIO\+\_\+\+Wind\+Data}} }{\pageref{struct_r_a_d_i_o___wind_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_rtc}{Rtc}} }{\pageref{union_rtc}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrtc__count__config}{rtc\+\_\+count\+\_\+config}} \\*RTC Count configuration structure }{\pageref{structrtc__count__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrtc__count__events}{rtc\+\_\+count\+\_\+events}} \\*RTC Count event enable/disable structure }{\pageref{structrtc__count__events}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___d_b_g_c_t_r_l___type}{RTC\+\_\+\+DBGCTRL\+\_\+\+Type}} }{\pageref{union_r_t_c___d_b_g_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___f_r_e_q_c_o_r_r___type}{RTC\+\_\+\+FREQCORR\+\_\+\+Type}} }{\pageref{union_r_t_c___f_r_e_q_c_o_r_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_o_m_p___type}{RTC\+\_\+\+MODE0\+\_\+\+COMP\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e0___c_o_m_p___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_o_u_n_t___type}{RTC\+\_\+\+MODE0\+\_\+\+COUNT\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e0___c_o_u_n_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e0___c_t_r_l___type}{RTC\+\_\+\+MODE0\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e0___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e0___e_v_c_t_r_l___type}{RTC\+\_\+\+MODE0\+\_\+\+EVCTRL\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e0___e_v_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_e_n_c_l_r___type}{RTC\+\_\+\+MODE0\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e0___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_e_n_s_e_t___type}{RTC\+\_\+\+MODE0\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e0___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e0___i_n_t_f_l_a_g___type}{RTC\+\_\+\+MODE0\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e0___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e1___c_o_m_p___type}{RTC\+\_\+\+MODE1\+\_\+\+COMP\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e1___c_o_m_p___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e1___c_o_u_n_t___type}{RTC\+\_\+\+MODE1\+\_\+\+COUNT\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e1___c_o_u_n_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e1___c_t_r_l___type}{RTC\+\_\+\+MODE1\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e1___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e1___e_v_c_t_r_l___type}{RTC\+\_\+\+MODE1\+\_\+\+EVCTRL\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e1___e_v_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e1___i_n_t_e_n_c_l_r___type}{RTC\+\_\+\+MODE1\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e1___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e1___i_n_t_e_n_s_e_t___type}{RTC\+\_\+\+MODE1\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e1___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e1___i_n_t_f_l_a_g___type}{RTC\+\_\+\+MODE1\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e1___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e1___p_e_r___type}{RTC\+\_\+\+MODE1\+\_\+\+PER\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e1___p_e_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e2___a_l_a_r_m___type}{RTC\+\_\+\+MODE2\+\_\+\+ALARM\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e2___a_l_a_r_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e2___c_l_o_c_k___type}{RTC\+\_\+\+MODE2\+\_\+\+CLOCK\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e2___c_l_o_c_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e2___c_t_r_l___type}{RTC\+\_\+\+MODE2\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e2___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e2___e_v_c_t_r_l___type}{RTC\+\_\+\+MODE2\+\_\+\+EVCTRL\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e2___e_v_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e2___i_n_t_e_n_c_l_r___type}{RTC\+\_\+\+MODE2\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e2___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e2___i_n_t_e_n_s_e_t___type}{RTC\+\_\+\+MODE2\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e2___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e2___i_n_t_f_l_a_g___type}{RTC\+\_\+\+MODE2\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e2___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___m_o_d_e2___m_a_s_k___type}{RTC\+\_\+\+MODE2\+\_\+\+MASK\+\_\+\+Type}} }{\pageref{union_r_t_c___m_o_d_e2___m_a_s_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrtc__module}{rtc\+\_\+module}} \\*Device structure }{\pageref{structrtc__module}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___r_e_a_d_r_e_q___type}{RTC\+\_\+\+READREQ\+\_\+\+Type}} }{\pageref{union_r_t_c___r_e_a_d_r_e_q___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_t_c___s_t_a_t_u_s___type}{RTC\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_r_t_c___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_rtc_mode0}{Rtc\+Mode0}} \\*RTC\+\_\+\+MODE0 hardware registers }{\pageref{struct_rtc_mode0}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_rtc_mode1}{Rtc\+Mode1}} \\*RTC\+\_\+\+MODE1 hardware registers }{\pageref{struct_rtc_mode1}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_rtc_mode2}{Rtc\+Mode2}} \\*RTC\+\_\+\+MODE2 hardware registers }{\pageref{struct_rtc_mode2}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_rtc_mode2_alarm}{Rtc\+Mode2\+Alarm}} \\*\mbox{\hyperlink{struct_rtc_mode2_alarm}{Rtc\+Mode2\+Alarm}} hardware registers }{\pageref{struct_rtc_mode2_alarm}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_sercom}{Sercom}} }{\pageref{union_sercom}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___a_d_d_r___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+ADDR\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___a_d_d_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___b_a_u_d___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+BAUD\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___b_a_u_d___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___c_t_r_l_a___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+CTRLA\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___c_t_r_l_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___c_t_r_l_b___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+CTRLB\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___c_t_r_l_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___d_a_t_a___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+DATA\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___d_a_t_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___d_b_g_c_t_r_l___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+DBGCTRL\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___d_b_g_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___i_n_t_e_n_c_l_r___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___i_n_t_e_n_s_e_t___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___i_n_t_f_l_a_g___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_m___s_t_a_t_u_s___type}{SERCOM\+\_\+\+I2\+CM\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_m___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___a_d_d_r___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+ADDR\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_s___a_d_d_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___c_t_r_l_a___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+CTRLA\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_s___c_t_r_l_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___c_t_r_l_b___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+CTRLB\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_s___c_t_r_l_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___d_a_t_a___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+DATA\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_s___d_a_t_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___i_n_t_e_n_c_l_r___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_s___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___i_n_t_e_n_s_e_t___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_s___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___i_n_t_f_l_a_g___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_s___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___i2_c_s___s_t_a_t_u_s___type}{SERCOM\+\_\+\+I2\+CS\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___i2_c_s___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___a_d_d_r___type}{SERCOM\+\_\+\+SPI\+\_\+\+ADDR\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___a_d_d_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___b_a_u_d___type}{SERCOM\+\_\+\+SPI\+\_\+\+BAUD\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___b_a_u_d___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___c_t_r_l_a___type}{SERCOM\+\_\+\+SPI\+\_\+\+CTRLA\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___c_t_r_l_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___c_t_r_l_b___type}{SERCOM\+\_\+\+SPI\+\_\+\+CTRLB\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___c_t_r_l_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___d_a_t_a___type}{SERCOM\+\_\+\+SPI\+\_\+\+DATA\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___d_a_t_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___d_b_g_c_t_r_l___type}{SERCOM\+\_\+\+SPI\+\_\+\+DBGCTRL\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___d_b_g_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___i_n_t_e_n_c_l_r___type}{SERCOM\+\_\+\+SPI\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___i_n_t_e_n_s_e_t___type}{SERCOM\+\_\+\+SPI\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___i_n_t_f_l_a_g___type}{SERCOM\+\_\+\+SPI\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___s_p_i___s_t_a_t_u_s___type}{SERCOM\+\_\+\+SPI\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___s_p_i___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___b_a_u_d___type}{SERCOM\+\_\+\+USART\+\_\+\+BAUD\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___u_s_a_r_t___b_a_u_d___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___c_t_r_l_a___type}{SERCOM\+\_\+\+USART\+\_\+\+CTRLA\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___u_s_a_r_t___c_t_r_l_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___c_t_r_l_b___type}{SERCOM\+\_\+\+USART\+\_\+\+CTRLB\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___u_s_a_r_t___c_t_r_l_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___d_a_t_a___type}{SERCOM\+\_\+\+USART\+\_\+\+DATA\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___u_s_a_r_t___d_a_t_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___d_b_g_c_t_r_l___type}{SERCOM\+\_\+\+USART\+\_\+\+DBGCTRL\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___u_s_a_r_t___d_b_g_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_e_n_c_l_r___type}{SERCOM\+\_\+\+USART\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_e_n_s_e_t___type}{SERCOM\+\_\+\+USART\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_f_l_a_g___type}{SERCOM\+\_\+\+USART\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___u_s_a_r_t___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_e_r_c_o_m___u_s_a_r_t___s_t_a_t_u_s___type}{SERCOM\+\_\+\+USART\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_s_e_r_c_o_m___u_s_a_r_t___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sercom_i2cm}{Sercom\+I2cm}} \\*SERCOM\+\_\+\+I2\+CM hardware registers }{\pageref{struct_sercom_i2cm}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sercom_i2cs}{Sercom\+I2cs}} \\*SERCOM\+\_\+\+I2\+CS hardware registers }{\pageref{struct_sercom_i2cs}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sercom_spi}{Sercom\+Spi}} \\*SERCOM\+\_\+\+SPI hardware registers }{\pageref{struct_sercom_spi}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sercom_usart}{Sercom\+Usart}} \\*SERCOM\+\_\+\+USART hardware registers }{\pageref{struct_sercom_usart}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_struct_c_ptr}{Struct\+CPtr}} }{\pageref{struct_struct_c_ptr}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_struct_c_v_ptr}{Struct\+CVPtr}} }{\pageref{struct_struct_c_v_ptr}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_struct_ptr}{Struct\+Ptr}} }{\pageref{struct_struct_ptr}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_struct_v_ptr}{Struct\+VPtr}} }{\pageref{struct_struct_v_ptr}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sysctrl}{Sysctrl}} \\*SYSCTRL hardware registers }{\pageref{struct_sysctrl}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___b_o_d33___type}{SYSCTRL\+\_\+\+BOD33\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___b_o_d33___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___d_f_l_l_c_t_r_l___type}{SYSCTRL\+\_\+\+DFLLCTRL\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___d_f_l_l_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___d_f_l_l_m_u_l___type}{SYSCTRL\+\_\+\+DFLLMUL\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___d_f_l_l_m_u_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___d_f_l_l_s_y_n_c___type}{SYSCTRL\+\_\+\+DFLLSYNC\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___d_f_l_l_s_y_n_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___d_f_l_l_v_a_l___type}{SYSCTRL\+\_\+\+DFLLVAL\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___d_f_l_l_v_a_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___i_n_t_e_n_c_l_r___type}{SYSCTRL\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___i_n_t_e_n_s_e_t___type}{SYSCTRL\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___i_n_t_f_l_a_g___type}{SYSCTRL\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___o_s_c32_k___type}{SYSCTRL\+\_\+\+OSC32\+K\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___o_s_c32_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___o_s_c8_m___type}{SYSCTRL\+\_\+\+OSC8\+M\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___o_s_c8_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___o_s_c_u_l_p32_k___type}{SYSCTRL\+\_\+\+OSCULP32\+K\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___o_s_c_u_l_p32_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___p_c_l_k_s_r___type}{SYSCTRL\+\_\+\+PCLKSR\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___p_c_l_k_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_f___type}{SYSCTRL\+\_\+\+VREF\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___v_r_e_f___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_g___type}{SYSCTRL\+\_\+\+VREG\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___v_r_e_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___x_o_s_c32_k___type}{SYSCTRL\+\_\+\+XOSC32\+K\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___x_o_s_c32_k___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_y_s_c_t_r_l___x_o_s_c___type}{SYSCTRL\+\_\+\+XOSC\+\_\+\+Type}} }{\pageref{union_s_y_s_c_t_r_l___x_o_s_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__clock__source__dfll__config}{system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+config}} \\*Configuration structure for DFLL }{\pageref{structsystem__clock__source__dfll__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__clock__source__osc32k__config}{system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+config}} \\*Configuration structure for OSC32K }{\pageref{structsystem__clock__source__osc32k__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__clock__source__osc8m__config}{system\+\_\+clock\+\_\+source\+\_\+osc8m\+\_\+config}} \\*Configuration structure for OSC8M }{\pageref{structsystem__clock__source__osc8m__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__clock__source__xosc32k__config}{system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+config}} \\*Configuration structure for XOSC32K }{\pageref{structsystem__clock__source__xosc32k__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__clock__source__xosc__config}{system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+config}} \\*Configuration structure for XOSC }{\pageref{structsystem__clock__source__xosc__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__gclk__chan__config}{system\+\_\+gclk\+\_\+chan\+\_\+config}} \\*Generic Clock configuration structure }{\pageref{structsystem__gclk__chan__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__gclk__gen__config}{system\+\_\+gclk\+\_\+gen\+\_\+config}} \\*Generic Clock Generator configuration structure }{\pageref{structsystem__gclk__gen__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__pinmux__config}{system\+\_\+pinmux\+\_\+config}} \\*\mbox{\hyperlink{struct_port}{Port}} pin configuration structure }{\pageref{structsystem__pinmux__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_tc}{Tc}} }{\pageref{union_tc}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtc__16bit__config}{tc\+\_\+16bit\+\_\+config}} \\*Configuration struct for TC module in 16-\/bit size counter mode }{\pageref{structtc__16bit__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtc__32bit__config}{tc\+\_\+32bit\+\_\+config}} \\*Configuration struct for TC module in 32-\/bit size counter mode }{\pageref{structtc__32bit__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtc__8bit__config}{tc\+\_\+8bit\+\_\+config}} \\*Configuration struct for TC module in 8-\/bit size counter mode }{\pageref{structtc__8bit__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtc__config}{tc\+\_\+config}} \\*TC configuration structure }{\pageref{structtc__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_c___type}{TC\+\_\+\+COUNT16\+\_\+\+CC\+\_\+\+Type}} }{\pageref{union_t_c___c_o_u_n_t16___c_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_o_u_n_t___type}{TC\+\_\+\+COUNT16\+\_\+\+COUNT\+\_\+\+Type}} }{\pageref{union_t_c___c_o_u_n_t16___c_o_u_n_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_c___type}{TC\+\_\+\+COUNT32\+\_\+\+CC\+\_\+\+Type}} }{\pageref{union_t_c___c_o_u_n_t32___c_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_o_u_n_t___type}{TC\+\_\+\+COUNT32\+\_\+\+COUNT\+\_\+\+Type}} }{\pageref{union_t_c___c_o_u_n_t32___c_o_u_n_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_c___type}{TC\+\_\+\+COUNT8\+\_\+\+CC\+\_\+\+Type}} }{\pageref{union_t_c___c_o_u_n_t8___c_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_o_u_n_t___type}{TC\+\_\+\+COUNT8\+\_\+\+COUNT\+\_\+\+Type}} }{\pageref{union_t_c___c_o_u_n_t8___c_o_u_n_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_o_u_n_t8___p_e_r___type}{TC\+\_\+\+COUNT8\+\_\+\+PER\+\_\+\+Type}} }{\pageref{union_t_c___c_o_u_n_t8___p_e_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{TC\+\_\+\+CTRLA\+\_\+\+Type}} }{\pageref{union_t_c___c_t_r_l_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{TC\+\_\+\+CTRLBCLR\+\_\+\+Type}} }{\pageref{union_t_c___c_t_r_l_b_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{TC\+\_\+\+CTRLBSET\+\_\+\+Type}} }{\pageref{union_t_c___c_t_r_l_b_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{TC\+\_\+\+CTRLC\+\_\+\+Type}} }{\pageref{union_t_c___c_t_r_l_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{TC\+\_\+\+DBGCTRL\+\_\+\+Type}} }{\pageref{union_t_c___d_b_g_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{TC\+\_\+\+EVCTRL\+\_\+\+Type}} }{\pageref{union_t_c___e_v_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtc__events}{tc\+\_\+events}} \\*TC event enable/disable structure }{\pageref{structtc__events}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{TC\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_t_c___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{TC\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_t_c___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{TC\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_t_c___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtc__module}{tc\+\_\+module}} \\*TC software device instance structure }{\pageref{structtc__module}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtc__pwm__channel}{tc\+\_\+pwm\+\_\+channel}} \\*Configuration struct for TC module in 32-\/bit size counter mode }{\pageref{structtc__pwm__channel}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{TC\+\_\+\+READREQ\+\_\+\+Type}} }{\pageref{union_t_c___r_e_a_d_r_e_q___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{TC\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_t_c___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_tc_count16}{Tc\+Count16}} \\*TC\+\_\+\+COUNT16 hardware registers }{\pageref{struct_tc_count16}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_tc_count32}{Tc\+Count32}} \\*TC\+\_\+\+COUNT32 hardware registers }{\pageref{struct_tc_count32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_tc_count8}{Tc\+Count8}} \\*TC\+\_\+\+COUNT8 hardware registers }{\pageref{struct_tc_count8}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtsk_task_control_block}{tsk\+Task\+Control\+Block}} }{\pageref{structtsk_task_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_union16}{Union16}} }{\pageref{union_union16}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_union32}{Union32}} }{\pageref{union_union32}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_union64}{Union64}} }{\pageref{union_union64}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_union_c_ptr}{Union\+CPtr}} }{\pageref{union_union_c_ptr}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_union_c_v_ptr}{Union\+CVPtr}} }{\pageref{union_union_c_v_ptr}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_union_ptr}{Union\+Ptr}} }{\pageref{union_union_ptr}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_union_v_ptr}{Union\+VPtr}} }{\pageref{union_union_v_ptr}}{}
\item\contentsline{section}{\mbox{\hyperlink{structusart__config}{usart\+\_\+config}} \\*USART configuration struct }{\pageref{structusart__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structusart__module}{usart\+\_\+module}} \\*SERCOM USART driver software device instance structure }{\pageref{structusart__module}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_wdt}{Wdt}} \\*WDT hardware registers }{\pageref{struct_wdt}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_d_t___c_l_e_a_r___type}{WDT\+\_\+\+CLEAR\+\_\+\+Type}} }{\pageref{union_w_d_t___c_l_e_a_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structwdt__conf}{wdt\+\_\+conf}} \\*Watchdog Timer configuration structure }{\pageref{structwdt__conf}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_d_t___c_o_n_f_i_g___type}{WDT\+\_\+\+CONFIG\+\_\+\+Type}} }{\pageref{union_w_d_t___c_o_n_f_i_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_d_t___c_t_r_l___type}{WDT\+\_\+\+CTRL\+\_\+\+Type}} }{\pageref{union_w_d_t___c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_d_t___e_w_c_t_r_l___type}{WDT\+\_\+\+EWCTRL\+\_\+\+Type}} }{\pageref{union_w_d_t___e_w_c_t_r_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_d_t___i_n_t_e_n_c_l_r___type}{WDT\+\_\+\+INTENCLR\+\_\+\+Type}} }{\pageref{union_w_d_t___i_n_t_e_n_c_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_d_t___i_n_t_e_n_s_e_t___type}{WDT\+\_\+\+INTENSET\+\_\+\+Type}} }{\pageref{union_w_d_t___i_n_t_e_n_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_d_t___i_n_t_f_l_a_g___type}{WDT\+\_\+\+INTFLAG\+\_\+\+Type}} }{\pageref{union_w_d_t___i_n_t_f_l_a_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_d_t___s_t_a_t_u_s___type}{WDT\+\_\+\+STATUS\+\_\+\+Type}} }{\pageref{union_w_d_t___s_t_a_t_u_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_n_m_e_a___generic_msg_1_1_w_e_a_t_h_e_r_s_e_n_s_o_r___generic_data_union}{NMEA\+\_\+\+Generic\+Msg\+::\+WEATHERSENSOR\+\_\+\+Generic\+Data\+Union}} }{\pageref{union_n_m_e_a___generic_msg_1_1_w_e_a_t_h_e_r_s_e_n_s_o_r___generic_data_union}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_e_a_t_h_e_r_s_e_n_s_o_r___msg_raw_data}{WEATHERSENSOR\+\_\+\+Msg\+Raw\+Data}} }{\pageref{struct_w_e_a_t_h_e_r_s_e_n_s_o_r___msg_raw_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_i_n_d___reading}{WIND\+\_\+\+Reading}} }{\pageref{struct_w_i_n_d___reading}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_event_group_definition}{x\+Event\+Group\+Definition}} }{\pageref{structx_event_group_definition}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t}{x\+LIST}} }{\pageref{structx_l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t___i_t_e_m}{x\+LIST\+\_\+\+ITEM}} }{\pageref{structx_l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_e_m_o_r_y___r_e_g_i_o_n}{x\+MEMORY\+\_\+\+REGION}} }{\pageref{structx_m_e_m_o_r_y___r_e_g_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_i_n_i___l_i_s_t___i_t_e_m}{x\+MINI\+\_\+\+LIST\+\_\+\+ITEM}} }{\pageref{structx_m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionx_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}{x\+STATIC\+\_\+\+EVENT\+\_\+\+GROUP}} }{\pageref{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t}{x\+STATIC\+\_\+\+LIST}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}{x\+STATIC\+\_\+\+LIST\+\_\+\+ITEM}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}{x\+STATIC\+\_\+\+MINI\+\_\+\+LIST\+\_\+\+ITEM}} }{\pageref{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___q_u_e_u_e}{x\+STATIC\+\_\+\+QUEUE}} }{\pageref{structx_s_t_a_t_i_c___q_u_e_u_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}{x\+STATIC\+\_\+\+STREAM\+\_\+\+BUFFER}} }{\pageref{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_c_b}{x\+STATIC\+\_\+\+TCB}} }{\pageref{structx_s_t_a_t_i_c___t_c_b}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_i_m_e_r}{x\+STATIC\+\_\+\+TIMER}} }{\pageref{structx_s_t_a_t_i_c___t_i_m_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_r_e_a_m___b_u_f_f_e_r}{x\+STREAM\+\_\+\+BUFFER}} }{\pageref{structx_s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}{x\+TASK\+\_\+\+PARAMETERS}} }{\pageref{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___s_t_a_t_u_s}{x\+TASK\+\_\+\+STATUS}} }{\pageref{structx_t_a_s_k___s_t_a_t_u_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_i_m_e___o_u_t}{x\+TIME\+\_\+\+OUT}} }{\pageref{structx_t_i_m_e___o_u_t}}{}
\end{DoxyCompactList}
