$date
	Sat Oct 22 23:24:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#168794
b1100 &
b1100 %
1$
b1100 !
1"
#168795
0"
#168798
b110 &
b110 %
#168802
b11 &
b11 %
#168806
b1010 &
b1010 %
#168810
b101 &
b101 %
#168814
b10000 &
b10000 %
#168818
b1000 &
b1000 %
#168822
b100 &
b100 %
#168826
b10 &
b10 %
#168830
b1 &
1#
b1 %
#168834
b0 &
b0 %
0#
0$
#1168753
b10101 !
1"
#1168754
b10101 &
b10101 %
1$
#1168755
0"
#1168758
b1000000 &
b1000000 %
#1168762
b100000 &
b100000 %
#1168766
b10000 &
b10000 %
#1168770
b1000 &
b1000 %
#1168774
b100 &
b100 %
#1168778
b10 &
b10 %
#1168782
b1 &
1#
b1 %
#1168786
b0 &
b0 %
0#
0$
#2172056
b1000 !
1"
#2172058
b1000 &
b1000 %
1$
#2172059
0"
#2172062
b100 &
b100 %
#2172066
b10 &
b10 %
#2172070
b1 &
1#
b1 %
#2172074
b0 &
b0 %
0#
0$
#4500012
