{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655204097102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655204097102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 16:24:57 2022 " "Processing started: Tue Jun 14 16:24:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655204097102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204097102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_lite -c AXI_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_lite -c AXI_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204097104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655204097508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655204097508 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "AXI_lite.v(42) " "Verilog HDL Module Instantiation warning at AXI_lite.v(42): ignored dangling comma in List of Port Connections" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1655204106774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file axi_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_lite " "Found entity 1: AXI_lite" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_address_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_address_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_address_ms " "Found entity 1: write_address_ms" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106785 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_address_master " "Found entity 2: write_address_master" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106785 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_address_slave " "Found entity 3: write_address_slave" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "write_data_ms.v(35) " "Verilog HDL information at write_data_ms.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655204106786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_data_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_data_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_data_ms " "Found entity 1: write_data_ms" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106787 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_data_master " "Found entity 2: write_data_master" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106787 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_data_slave " "Found entity 3: write_data_slave" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_response_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_response_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_response_ms " "Found entity 1: write_response_ms" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106787 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_response_master " "Found entity 2: write_response_master" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106787 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_response_slave " "Found entity 3: write_response_slave" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_address_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file read_address_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_address_ms " "Found entity 1: read_address_ms" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106789 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_address_master " "Found entity 2: read_address_master" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106789 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_address_slave " "Found entity 3: read_address_slave" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_data_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file read_data_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_data_ms " "Found entity 1: read_data_ms" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106789 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_data_master " "Found entity 2: read_data_master" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106789 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_data_slave " "Found entity 3: read_data_slave" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204106789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRESP AXI_lite.v(42) " "Verilog HDL Implicit Net warning at AXI_lite.v(42): created implicit net for \"BRESP\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_AWVALID write_address_ms.v(11) " "Verilog HDL Implicit Net warning at write_address_ms.v(11): created implicit net for \"o_AWVALID\"" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_AWREADY write_address_ms.v(11) " "Verilog HDL Implicit Net warning at write_address_ms.v(11): created implicit net for \"o_AWREADY\"" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_RVALID read_data_ms.v(14) " "Verilog HDL Implicit Net warning at read_data_ms.v(14): created implicit net for \"o_RVALID\"" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_RREADY read_data_ms.v(14) " "Verilog HDL Implicit Net warning at read_data_ms.v(14): created implicit net for \"o_RREADY\"" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AXI_lite " "Elaborating entity \"AXI_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655204106804 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_BRESP AXI_lite.v(24) " "Output port \"o_BRESP\" at AXI_lite.v(24) has no driver" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655204106804 "|AXI_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_ms write_address_ms:wa " "Elaborating entity \"write_address_ms\" for hierarchy \"write_address_ms:wa\"" {  } { { "AXI_lite.v" "wa" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_master write_address_ms:wa\|write_address_master:addr_m " "Elaborating entity \"write_address_master\" for hierarchy \"write_address_ms:wa\|write_address_master:addr_m\"" {  } { { "write_address_ms.v" "addr_m" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106813 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_AWVALID write_address_ms.v(30) " "Verilog HDL Always Construct warning at write_address_ms.v(30): inferring latch(es) for variable \"o_AWVALID\", which holds its previous value in one or more paths through the always construct" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106814 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWVALID write_address_ms.v(30) " "Inferred latch for \"o_AWVALID\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106814 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_slave write_address_ms:wa\|write_address_slave:addr_s " "Elaborating entity \"write_address_slave\" for hierarchy \"write_address_ms:wa\|write_address_slave:addr_s\"" {  } { { "write_address_ms.v" "addr_s" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106814 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_AWREADY write_address_ms.v(69) " "Verilog HDL Always Construct warning at write_address_ms.v(69): inferring latch(es) for variable \"o_AWREADY\", which holds its previous value in one or more paths through the always construct" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106815 "|AXI_lite|write_address_ms:wa|write_address_slave:addr_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWREADY write_address_ms.v(69) " "Inferred latch for \"o_AWREADY\" at write_address_ms.v(69)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106815 "|AXI_lite|write_address_ms:wa|write_address_slave:addr_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data_ms write_data_ms:wd " "Elaborating entity \"write_data_ms\" for hierarchy \"write_data_ms:wd\"" {  } { { "AXI_lite.v" "wd" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data_master write_data_ms:wd\|write_data_master:data1 " "Elaborating entity \"write_data_master\" for hierarchy \"write_data_ms:wd\|write_data_master:data1\"" {  } { { "write_data_ms.v" "data1" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data_slave write_data_ms:wd\|write_data_slave:data2 " "Elaborating entity \"write_data_slave\" for hierarchy \"write_data_ms:wd\|write_data_slave:data2\"" {  } { { "write_data_ms.v" "data2" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106817 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_WDATA write_data_ms.v(102) " "Verilog HDL Always Construct warning at write_data_ms.v(102): inferring latch(es) for variable \"o_WDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106817 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_WREADY write_data_ms.v(102) " "Verilog HDL Always Construct warning at write_data_ms.v(102): inferring latch(es) for variable \"o_WREADY\", which holds its previous value in one or more paths through the always construct" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106817 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_WSTRB write_data_ms.v(102) " "Verilog HDL Always Construct warning at write_data_ms.v(102): inferring latch(es) for variable \"o_WSTRB\", which holds its previous value in one or more paths through the always construct" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106817 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WSTRB\[0\] write_data_ms.v(102) " "Inferred latch for \"o_WSTRB\[0\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WSTRB\[1\] write_data_ms.v(102) " "Inferred latch for \"o_WSTRB\[1\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WSTRB\[2\] write_data_ms.v(102) " "Inferred latch for \"o_WSTRB\[2\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WSTRB\[3\] write_data_ms.v(102) " "Inferred latch for \"o_WSTRB\[3\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WREADY write_data_ms.v(102) " "Inferred latch for \"o_WREADY\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[0\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[0\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[1\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[1\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[2\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[2\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[3\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[3\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[4\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[4\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[5\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[5\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[6\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[6\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[7\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[7\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[8\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[8\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[9\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[9\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[10\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[10\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[11\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[11\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[12\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[12\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[13\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[13\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[14\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[14\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[15\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[15\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[16\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[16\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[17\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[17\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[18\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[18\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106819 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[19\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[19\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[20\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[20\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[21\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[21\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[22\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[22\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[23\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[23\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[24\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[24\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[25\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[25\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[26\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[26\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[27\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[27\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[28\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[28\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[29\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[29\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[30\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[30\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[31\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[31\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_response_ms write_response_ms:wr " "Elaborating entity \"write_response_ms\" for hierarchy \"write_response_ms:wr\"" {  } { { "AXI_lite.v" "wr" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_response_slave write_response_ms:wr\|write_response_slave:resp_s " "Elaborating entity \"write_response_slave\" for hierarchy \"write_response_ms:wr\|write_response_slave:resp_s\"" {  } { { "write_response_ms.v" "resp_s" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106821 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_BVALID write_response_ms.v(57) " "Verilog HDL Always Construct warning at write_response_ms.v(57): inferring latch(es) for variable \"o_BVALID\", which holds its previous value in one or more paths through the always construct" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106822 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_BRESP write_response_ms.v(57) " "Verilog HDL Always Construct warning at write_response_ms.v(57): inferring latch(es) for variable \"o_BRESP\", which holds its previous value in one or more paths through the always construct" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106822 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BRESP\[0\] write_response_ms.v(57) " "Inferred latch for \"o_BRESP\[0\]\" at write_response_ms.v(57)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106822 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BRESP\[1\] write_response_ms.v(57) " "Inferred latch for \"o_BRESP\[1\]\" at write_response_ms.v(57)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106822 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BVALID write_response_ms.v(57) " "Inferred latch for \"o_BVALID\" at write_response_ms.v(57)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106822 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_response_master write_response_ms:wr\|write_response_master:resp_m " "Elaborating entity \"write_response_master\" for hierarchy \"write_response_ms:wr\|write_response_master:resp_m\"" {  } { { "write_response_ms.v" "resp_m" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106822 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_BREADY write_response_ms.v(28) " "Verilog HDL Always Construct warning at write_response_ms.v(28): inferring latch(es) for variable \"o_BREADY\", which holds its previous value in one or more paths through the always construct" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106823 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_BRESP write_response_ms.v(28) " "Verilog HDL Always Construct warning at write_response_ms.v(28): inferring latch(es) for variable \"o_BRESP\", which holds its previous value in one or more paths through the always construct" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106823 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BRESP\[0\] write_response_ms.v(28) " "Inferred latch for \"o_BRESP\[0\]\" at write_response_ms.v(28)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106823 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BRESP\[1\] write_response_ms.v(28) " "Inferred latch for \"o_BRESP\[1\]\" at write_response_ms.v(28)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106823 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BREADY write_response_ms.v(28) " "Inferred latch for \"o_BREADY\" at write_response_ms.v(28)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106823 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_address_ms read_address_ms:ra " "Elaborating entity \"read_address_ms\" for hierarchy \"read_address_ms:ra\"" {  } { { "AXI_lite.v" "ra" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_address_master read_address_ms:ra\|read_address_master:addr1 " "Elaborating entity \"read_address_master\" for hierarchy \"read_address_ms:ra\|read_address_master:addr1\"" {  } { { "read_address_ms.v" "addr1" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_address_slave read_address_ms:ra\|read_address_slave:addr2 " "Elaborating entity \"read_address_slave\" for hierarchy \"read_address_ms:ra\|read_address_slave:addr2\"" {  } { { "read_address_ms.v" "addr2" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_ms read_data_ms:rd " "Elaborating entity \"read_data_ms\" for hierarchy \"read_data_ms:rd\"" {  } { { "AXI_lite.v" "rd" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_slave read_data_ms:rd\|read_data_slave:data2 " "Elaborating entity \"read_data_slave\" for hierarchy \"read_data_ms:rd\|read_data_slave:data2\"" {  } { { "read_data_ms.v" "data2" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106846 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_RVALID read_data_ms.v(67) " "Verilog HDL Always Construct warning at read_data_ms.v(67): inferring latch(es) for variable \"o_RVALID\", which holds its previous value in one or more paths through the always construct" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106847 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_RDATA read_data_ms.v(67) " "Verilog HDL Always Construct warning at read_data_ms.v(67): inferring latch(es) for variable \"o_RDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106847 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_RRESP read_data_ms.v(53) " "Output port \"o_RRESP\" at read_data_ms.v(53) has no driver" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655204106847 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[0\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[0\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[1\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[1\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[2\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[2\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[3\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[3\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[4\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[4\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[5\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[5\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[6\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[6\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[7\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[7\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[8\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[8\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[9\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[9\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[10\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[10\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[11\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[11\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[12\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[12\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[13\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[13\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[14\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[14\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[15\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[15\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[16\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[16\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[17\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[17\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[18\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[18\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[19\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[19\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[20\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[20\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[21\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[21\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[22\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[22\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[23\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[23\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[24\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[24\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[25\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[25\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[26\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[26\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[27\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[27\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[28\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[28\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[29\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[29\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106848 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[30\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[30\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106849 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[31\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[31\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106849 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RVALID read_data_ms.v(67) " "Inferred latch for \"o_RVALID\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106849 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_master read_data_ms:rd\|read_data_master:data1 " "Elaborating entity \"read_data_master\" for hierarchy \"read_data_ms:rd\|read_data_master:data1\"" {  } { { "read_data_ms.v" "data1" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204106849 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_RREADY read_data_ms.v(32) " "Verilog HDL Always Construct warning at read_data_ms.v(32): inferring latch(es) for variable \"o_RREADY\", which holds its previous value in one or more paths through the always construct" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106850 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_RDATA read_data_ms.v(32) " "Verilog HDL Always Construct warning at read_data_ms.v(32): inferring latch(es) for variable \"o_RDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204106850 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_RRESP read_data_ms.v(27) " "Output port \"o_RRESP\" at read_data_ms.v(27) has no driver" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655204106850 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[0\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[0\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[1\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[1\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[2\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[2\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[3\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[3\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[4\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[4\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[5\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[5\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[6\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[6\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[7\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[7\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[8\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[8\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[9\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[9\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[10\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[10\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[11\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[11\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[12\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[12\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[13\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[13\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[14\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[14\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[15\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[15\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[16\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[16\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[17\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[17\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[18\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[18\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[19\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[19\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[20\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[20\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[21\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[21\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[22\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[22\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[23\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[23\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[24\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[24\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[25\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[25\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[26\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[26\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[27\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[27\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[28\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[28\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[29\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[29\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[30\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[30\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106851 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[31\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[31\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106852 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RREADY read_data_ms.v(32) " "Inferred latch for \"o_RREADY\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204106852 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655204107336 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_BRESP\[0\] GND " "Pin \"o_BRESP\[0\]\" is stuck at GND" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655204107372 "|AXI_lite|o_BRESP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_BRESP\[1\] GND " "Pin \"o_BRESP\[1\]\" is stuck at GND" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655204107372 "|AXI_lite|o_BRESP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RRESP\[0\] GND " "Pin \"o_RRESP\[0\]\" is stuck at GND" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655204107372 "|AXI_lite|o_RRESP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RRESP\[1\] GND " "Pin \"o_RRESP\[1\]\" is stuck at GND" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655204107372 "|AXI_lite|o_RRESP[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655204107372 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655204107431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/AMBA-AXI4-Lite/output_files/AXI_lite.map.smsg " "Generated suppressed messages file D:/Workspace/AMBA-AXI4-Lite/output_files/AXI_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204107915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655204108027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204108027 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BREADY " "No output dependent on input pin \"BREADY\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|BREADY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BVALID " "No output dependent on input pin \"BVALID\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|BVALID"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_BRESP\[0\] " "No output dependent on input pin \"i_BRESP\[0\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|i_BRESP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_BRESP\[1\] " "No output dependent on input pin \"i_BRESP\[1\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|i_BRESP[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWPROT\[0\] " "No output dependent on input pin \"AWPROT\[0\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|AWPROT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWPROT\[1\] " "No output dependent on input pin \"AWPROT\[1\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|AWPROT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWPROT\[2\] " "No output dependent on input pin \"AWPROT\[2\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|AWPROT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARPROT\[0\] " "No output dependent on input pin \"ARPROT\[0\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|ARPROT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARPROT\[1\] " "No output dependent on input pin \"ARPROT\[1\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|ARPROT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARPROT\[2\] " "No output dependent on input pin \"ARPROT\[2\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|ARPROT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RRESP\[0\] " "No output dependent on input pin \"i_RRESP\[0\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|i_RRESP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RRESP\[1\] " "No output dependent on input pin \"i_RRESP\[1\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204108101 "|AXI_lite|i_RRESP[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655204108101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "625 " "Implemented 625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "154 " "Implemented 154 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655204108101 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655204108101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "335 " "Implemented 335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655204108101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655204108101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655204108115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 16:25:08 2022 " "Processing ended: Tue Jun 14 16:25:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655204108115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655204108115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655204108115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204108115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655204109295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655204109295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 16:25:08 2022 " "Processing started: Tue Jun 14 16:25:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655204109295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655204109295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AXI_lite -c AXI_lite " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AXI_lite -c AXI_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655204109295 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655204109393 ""}
{ "Info" "0" "" "Project  = AXI_lite" {  } {  } 0 0 "Project  = AXI_lite" 0 0 "Fitter" 0 0 1655204109393 ""}
{ "Info" "0" "" "Revision = AXI_lite" {  } {  } 0 0 "Revision = AXI_lite" 0 0 "Fitter" 0 0 1655204109393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655204109513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655204109514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AXI_lite 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"AXI_lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655204109524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655204109562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655204109562 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655204109764 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655204109770 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655204109849 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1655204109849 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/others/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/others/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655204109850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/others/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/others/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655204109850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/others/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/others/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655204109850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/others/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/others/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655204109850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/others/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/others/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 1104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655204109850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/others/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/others/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655204109850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/others/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/others/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655204109850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/others/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/others/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655204109850 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1655204109850 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655204109850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655204109850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655204109850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1655204109850 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655204109855 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "290 290 " "No exact pin location assignment(s) for 290 pins of 290 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1655204110214 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "105 " "The Timing Analyzer is analyzing 105 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1655204110917 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AXI_lite.sdc " "Synopsys Design Constraints File file not found: 'AXI_lite.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655204110926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655204110926 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655204110928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655204110928 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655204110935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node ACLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655204111003 ""}  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655204111003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RREADY~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node RREADY~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655204111003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_data_ms:rd\|read_data_master:data1\|o_RREADY " "Destination node read_data_ms:rd\|read_data_master:data1\|o_RREADY" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111003 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655204111003 ""}  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655204111003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RVALID~input (placed in PIN N4 (CLK0n, DIFFIO_RX_L28n, DIFFOUT_L28n, High_Speed)) " "Automatically promoted node RVALID~input (placed in PIN N4 (CLK0n, DIFFIO_RX_L28n, DIFFOUT_L28n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655204111003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_data_ms:rd\|read_data_slave:data2\|o_RVALID " "Destination node read_data_ms:rd\|read_data_slave:data2\|o_RVALID" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111003 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655204111003 ""}  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655204111003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WREADY~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node WREADY~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WSTRB\[3\]~0 " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WSTRB\[3\]~0" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WREADY " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WREADY" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655204111008 ""}  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655204111008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "write_data_ms:wd\|write_data_slave:data2\|o_WSTRB\[3\]~0  " "Automatically promoted node write_data_ms:wd\|write_data_slave:data2\|o_WSTRB\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655204111008 ""}  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655204111008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARESETn~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node ARESETn~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_address_ms:ra\|read_address_master:addr1\|o_ARVALID~0 " "Destination node read_address_ms:ra\|read_address_master:addr1\|o_ARVALID~0" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_address_ms:ra\|read_address_slave:addr2\|o_ARREADY~0 " "Destination node read_address_ms:ra\|read_address_slave:addr2\|o_ARREADY~0" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[0\] " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[0\]" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[1\] " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[1\]" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[2\] " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[2\]" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[3\] " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[3\]" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[4\] " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[4\]" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[5\] " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[5\]" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[6\] " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[6\]" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[7\] " "Destination node write_data_ms:wd\|write_data_slave:data2\|o_WDATA\[7\]" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655204111008 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1655204111008 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655204111008 ""}  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655204111008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655204111503 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655204111505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655204111505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655204111505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655204111508 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655204111510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655204111510 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655204111511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655204111534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1655204111534 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655204111534 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "285 unused 2.5V 149 136 0 " "Number of I/O pins in group: 285 (unused VREF, 2.5V VCCIO, 149 input, 136 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1655204111540 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1655204111540 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1655204111540 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655204111540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655204111540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 32 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655204111540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655204111540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655204111540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655204111540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655204111540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655204111540 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655204111540 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1655204111540 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1655204111540 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655204111945 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1655204111953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655204113489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655204113596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655204113622 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655204166457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:53 " "Fitter placement operations ending: elapsed time is 00:00:53" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655204166458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655204169986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y22 X78_Y32 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32" {  } { { "loc" "" { Generic "D:/Workspace/AMBA-AXI4-Lite/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32"} { { 12 { 0 ""} 67 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655204171396 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655204171396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655204172276 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655204172276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655204172282 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655204172444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655204172460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655204173010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655204173010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655204173850 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655204174674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/AMBA-AXI4-Lite/output_files/AXI_lite.fit.smsg " "Generated suppressed messages file D:/Workspace/AMBA-AXI4-Lite/output_files/AXI_lite.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655204175400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5562 " "Peak virtual memory: 5562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655204175864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 16:26:15 2022 " "Processing ended: Tue Jun 14 16:26:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655204175864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655204175864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655204175864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655204175864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655204177285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655204177285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 16:26:17 2022 " "Processing started: Tue Jun 14 16:26:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655204177285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655204177285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AXI_lite -c AXI_lite " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AXI_lite -c AXI_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655204177285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655204177564 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1655204179347 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655204179595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655204180884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 16:26:20 2022 " "Processing ended: Tue Jun 14 16:26:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655204180884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655204180884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655204180884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655204180884 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655204181504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655204182231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655204182231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 16:26:21 2022 " "Processing started: Tue Jun 14 16:26:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655204182231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655204182231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AXI_lite -c AXI_lite " "Command: quartus_sta AXI_lite -c AXI_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655204182231 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655204182311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655204182466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655204182466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204182529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204182529 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "105 " "The Timing Analyzer is analyzing 105 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1655204182753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AXI_lite.sdc " "Synopsys Design Constraints File file not found: 'AXI_lite.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655204182769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204182770 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ACLK ACLK " "create_clock -period 1.000 -name ACLK ACLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655204182770 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RVALID RVALID " "create_clock -period 1.000 -name RVALID RVALID" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655204182770 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WREADY WREADY " "create_clock -period 1.000 -name WREADY WREADY" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655204182770 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RREADY RREADY " "create_clock -period 1.000 -name RREADY RREADY" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655204182770 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655204182770 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1655204182770 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655204182770 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655204182778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655204182788 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1655204182794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655204182795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.196 " "Worst-case setup slack is -1.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196             -32.131 RREADY  " "   -1.196             -32.131 RREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705             -39.394 ACLK  " "   -0.705             -39.394 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204182797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.424 " "Worst-case hold slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 ACLK  " "    0.424               0.000 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 RREADY  " "    0.524               0.000 RREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204182800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655204182802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655204182804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -185.390 ACLK  " "   -3.000            -185.390 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RREADY  " "   -3.000              -3.000 RREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RVALID  " "   -3.000              -3.000 RVALID " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 WREADY  " "   -3.000              -3.000 WREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204182805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204182805 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655204182818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655204182830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655204185008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655204185081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655204185088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.011 " "Worst-case setup slack is -1.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011             -26.743 RREADY  " "   -1.011             -26.743 RREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546             -29.198 ACLK  " "   -0.546             -29.198 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204185090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.390 " "Worst-case hold slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 ACLK  " "    0.390               0.000 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 RREADY  " "    0.459               0.000 RREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204185093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655204185096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655204185100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -185.390 ACLK  " "   -3.000            -185.390 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RREADY  " "   -3.000              -3.000 RREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RVALID  " "   -3.000              -3.000 RVALID " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 WREADY  " "   -3.000              -3.000 WREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204185101 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655204185111 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655204185274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.055 " "Worst-case setup slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 RREADY  " "    0.055               0.000 RREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 ACLK  " "    0.217               0.000 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204185286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 ACLK  " "    0.160               0.000 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 RREADY  " "    0.182               0.000 RREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204185290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655204185293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655204185295 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655204185296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -136.994 ACLK  " "   -3.000            -136.994 ACLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.502 WREADY  " "   -3.000              -3.502 WREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RREADY  " "   -3.000              -3.000 RREADY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RVALID  " "   -3.000              -3.000 RVALID " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655204185297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655204185297 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655204186572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655204186585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655204186636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 16:26:26 2022 " "Processing ended: Tue Jun 14 16:26:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655204186636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655204186636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655204186636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655204186636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1655204187683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655204187683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 16:26:27 2022 " "Processing started: Tue Jun 14 16:26:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655204187683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655204187683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AXI_lite -c AXI_lite " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AXI_lite -c AXI_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655204187683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1655204188011 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AXI_lite.vo D:/Workspace/AMBA-AXI4-Lite/simulation/modelsim/ simulation " "Generated file AXI_lite.vo in folder \"D:/Workspace/AMBA-AXI4-Lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655204188096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655204188124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 16:26:28 2022 " "Processing ended: Tue Jun 14 16:26:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655204188124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655204188124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655204188124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655204188124 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655204188775 ""}
