I"
<h4 id="component">Component</h4>
<p>One bit of computer memory is made of only four NAND gates.
| a | b | c |
|â€”|â€”|â€”|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |</p>

<p><img src="/images/cs_processor_memory_bit.png" />
<img src="/images/cs_processor_memory_byte.png" />
<img src="/images/cs_processor_memory_enabler.png" /></p>

<ol>
  <li>When gates are used for something like this, the name â€œgateâ€ starts to make some sense.</li>
  <li>An enabler allows a byte through when the bit â€˜eâ€™ is 1 and stops the byte when it is 0.</li>
  <li>So â€˜eâ€™ being on is like opening a gate, and â€˜eâ€™ being off is like closing a gate.</li>
  <li>There will be a few places where there are registers that never need to have their outputs turned
off. In those cases, we will draw a register that only has a â€˜setâ€™ bit, and no â€˜enableâ€™ bit, we
should probably refer to these devices as bytes, but we will call them registers nonetheless.</li>
</ol>

<p><img src="/images/cs_processor_memory_register.png" /></p>

:ET