INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/serial_adder/serial_adder.srcs/sim_1/new/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
