[{"DBLP title": "A Low-Overhead Profiling and Visualization Framework for Hybrid Transactional Memory.", "DBLP authors": ["Oriol Arcas", "Philipp Kirchhofer", "Nehir S\u00f6nmez", "Martin Schindewolf", "Osman S. Unsal", "Wolfgang Karl", "Adri\u00e1n Cristal"], "year": 2012, "MAG papers": [{"PaperId": 2147891377, "PaperTitle": "a low overhead profiling and visualization framework for hybrid transactional memory", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of catalonia": 2.0, "karlsruhe institute of technology": 2.0, "spanish national research council": 1.0, "barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "Towards a Universal FPGA Matrix-Vector Multiplication Architecture.", "DBLP authors": ["Srinidhi Kestur", "John D. Davis", "Eric S. Chung"], "year": 2012, "MAG papers": [{"PaperId": 2106111377, "PaperTitle": "towards a universal fpga matrix vector multiplication architecture", "Year": 2012, "CitationCount": 54, "EstimatedCitation": 92, "Affiliations": {"carnegie mellon university": 1.0, "microsoft": 1.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems.", "DBLP authors": ["Jongsok Choi", "Kevin Nam", "Andrew Canis", "Jason Helge Anderson", "Stephen Dean Brown", "Tomasz S. Czajkowski"], "year": 2012, "MAG papers": [{"PaperId": 2097537332, "PaperTitle": "impact of cache architecture and interface on performance and area of fpga based processor parallel accelerator systems", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 77, "Affiliations": {"university of toronto": 5.0}}], "source": "ES"}, {"DBLP title": "Area-Efficient Architectures for Large Integer and Quadruple Precision Floating Point Multipliers.", "DBLP authors": ["Manish Kumar Jaiswal", "Ray C. C. Cheung"], "year": 2012, "MAG papers": [{"PaperId": 2187385979, "PaperTitle": "area efficient architectures for large integer and quadruple precision floating point multipliers", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"city university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Multi-Resolution Real-Time Dense Stereo Vision Processing in FPGA.", "DBLP authors": ["Eduardo Gudis", "Gooitzen S. van der Wal", "Sujit Kuthirummal", "Sek M. Chai"], "year": 2012, "MAG papers": [{"PaperId": 2136375504, "PaperTitle": "multi resolution real time dense stereo vision processing in fpga", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"princeton university": 4.0}}], "source": "ES"}, {"DBLP title": "A Mixed Precision Methodology for Mathematical Optimisation.", "DBLP authors": ["Gary C. T. Chow", "Wayne Luk", "Philip Heng Wai Leong"], "year": 2012, "MAG papers": [{"PaperId": 2098454008, "PaperTitle": "a mixed precision methodology for mathematical optimisation", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of sydney": 1.0, "imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Go Ahead: A Partial Reconfiguration Framework.", "DBLP authors": ["Christian Beckhoff", "Dirk Koch", "Jim T\u00f8rresen"], "year": 2012, "MAG papers": [{"PaperId": 2183064252, "PaperTitle": "go ahead a partial reconfiguration framework", "Year": 2012, "CitationCount": 102, "EstimatedCitation": 171, "Affiliations": {"university of oslo": 3.0}}], "source": "ES"}, {"DBLP title": "On-the-fly Composition of FPGA-Based SQL Query Accelerators Using a Partially Reconfigurable Module Library.", "DBLP authors": ["Christopher Dennl", "Daniel Ziener", "J\u00fcrgen Teich"], "year": 2012, "MAG papers": [{"PaperId": 2131595909, "PaperTitle": "on the fly composition of fpga based sql query accelerators using a partially reconfigurable module library", "Year": 2012, "CitationCount": 70, "EstimatedCitation": 94, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Fixed Point Lanczos: Sustaining TFLOP-equivalent Performance in FPGAs for Scientific Computing.", "DBLP authors": ["Juan Luis Jerez", "George A. Constantinides", "Eric C. Kerrigan"], "year": 2012, "MAG papers": [{"PaperId": 2135481120, "PaperTitle": "fixed point lanczos sustaining tflop equivalent performance in fpgas for scientific computing", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Formic: Cost-efficient and Scalable Prototyping of Manycore Architectures.", "DBLP authors": ["Spyros Lyberis", "George Kalokerinos", "Michalis Lygerakis", "Vassilis Papaefstathiou", "Dimitrios Tsaliagkos", "Manolis Katevenis", "Dionisios N. Pnevmatikatos", "Dimitrios S. Nikolopoulos"], "year": 2012, "MAG papers": [{"PaperId": 2146990980, "PaperTitle": "formic cost efficient and scalable prototyping of manycore architectures", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast Multi-Objective Algorithmic Design Co-Exploration for FPGA-based Accelerators.", "DBLP authors": ["Kumud Nepal", "Onur Ulusel", "R. Iris Bahar", "Sherief Reda"], "year": 2012, "MAG papers": [{"PaperId": 2102652800, "PaperTitle": "fast multi objective algorithmic design co exploration for fpga based accelerators", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"brown university": 4.0}}], "source": "ES"}, {"DBLP title": "FLEXDET: Flexible, Efficient Multi-Mode MIMO Detection Using Reconfigurable ASIP.", "DBLP authors": ["Xiaolin Chen", "Andreas Minwegen", "Yahia Hassan", "David Kammler", "Shuai Li", "Torsten Kempf", "Anupam Chattopadhyay", "Gerd Ascheid"], "year": 2012, "MAG papers": [{"PaperId": 2123565700, "PaperTitle": "flexdet flexible efficient multi mode mimo detection using reconfigurable asip", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"rwth aachen university": 8.0}}], "source": "ES"}, {"DBLP title": "FX-SCORE: A Framework for Fixed-Point Compilation of SPICE Device Models Using Gappa++.", "DBLP authors": ["H\u00e9l\u00e8ne Martorell", "Nachiket Kapre"], "year": 2012, "MAG papers": [{"PaperId": 2109797435, "PaperTitle": "fx score a framework for fixed point compilation of spice device models using gappa", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-based Acceleration for Tracking Audio Effects in Movies.", "DBLP authors": ["Mihalis Psarakis", "Aggelos Pikrakis", "Giannis Dendrinos"], "year": 2012, "MAG papers": [{"PaperId": 2133654029, "PaperTitle": "fpga based acceleration for tracking audio effects in movies", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of piraeus": 3.0}}], "source": "ES"}, {"DBLP title": "ZUMA: An Open FPGA Overlay Architecture.", "DBLP authors": ["Alexander Brant", "Guy G. F. Lemieux"], "year": 2012, "MAG papers": [{"PaperId": 2150022482, "PaperTitle": "zuma an open fpga overlay architecture", "Year": 2012, "CitationCount": 90, "EstimatedCitation": 137, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Efficient Query Processing for Web Search Engine with FPGAs.", "DBLP authors": ["Jing Yan", "Zhanxiang Zhao", "Ning-Yi Xu", "Xi Jin", "Lin-Tao Zhang", "Feng-Hsiung Hsu"], "year": 2012, "MAG papers": [{"PaperId": 2142945794, "PaperTitle": "efficient query processing for web search engine with fpgas", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"microsoft": 5.0, "university of science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "Power Management Strategies for Serial RapidIO Endpoints in FPGAs.", "DBLP authors": ["Moritz Schmid", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2012, "MAG papers": [{"PaperId": 2116613021, "PaperTitle": "power management strategies for serial rapidio endpoints in fpgas", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Online Measurement of Timing in Circuits: For Health Monitoring and Dynamic Voltage & Frequency Scaling.", "DBLP authors": ["Joshua M. Levine", "Edward A. Stott", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2012, "MAG papers": [{"PaperId": 2111122459, "PaperTitle": "online measurement of timing in circuits for health monitoring and dynamic voltage frequency scaling", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 50, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "An Extensible and Portable Tool Suite for Managing Multi-Node FPGA Systems.", "DBLP authors": ["Yamuna Rajasekhar", "Rahul R. Sharma", "Ron Sass"], "year": 2012, "MAG papers": [{"PaperId": 2113316067, "PaperTitle": "an extensible and portable tool suite for managing multi node fpga systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of north carolina at charlotte": 3.0}}], "source": "ES"}, {"DBLP title": "Remote Execution in Distributed Memory MPSoC.", "DBLP authors": ["R\u00e9mi Busseuil", "Luciano Ost", "Rafael Garibotti", "Gilles Sassatelli", "Michel Robert"], "year": 2012, "MAG papers": [{"PaperId": 2138827454, "PaperTitle": "remote execution in distributed memory mpsoc", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Heterogeneous Architecture for Evaluating Real-Time One-Dimensional Computational Fluid Dynamics on FPGAs.", "DBLP authors": ["Isaac Liu", "Edward A. Lee", "Matthew Viele", "Guoqiang Wang", "Hugo A. Andrade"], "year": 2012, "MAG papers": [{"PaperId": 2104490821, "PaperTitle": "a heterogeneous architecture for evaluating real time one dimensional computational fluid dynamics on fpgas", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california berkeley": 2.0, "national instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Bluehive - A Field-Programable Custom Computing Machine for Extreme-Scale Real-Time Neural Network Simulation.", "DBLP authors": ["Simon W. Moore", "Paul J. Fox", "Steven J. T. Marsh", "A. Theodore Markettos", "Alan Mujumdar"], "year": 2012, "MAG papers": [{"PaperId": 2114691690, "PaperTitle": "bluehive a field programable custom computing machine for extreme scale real time neural network simulation", "Year": 2012, "CitationCount": 67, "EstimatedCitation": 113, "Affiliations": {"university of cambridge": 5.0}}], "source": "ES"}, {"DBLP title": "Emulating Mammalian Vision on Reconfigurable Hardware.", "DBLP authors": ["Srinidhi Kestur", "Mi Sun Park", "Jagdish Sabarad", "Dharav Dantara", "Vijaykrishnan Narayanan", "Yang Chen", "Deepak Khosla"], "year": 2012, "MAG papers": [{"PaperId": 2110587186, "PaperTitle": "emulating mammalian vision on reconfigurable hardware", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"hrl laboratories": 2.0, "pennsylvania state university": 5.0}}], "source": "ES"}, {"DBLP title": "Exploiting Modified Placement and Hardwired Resources to Provide High Reliability in FPGAs.", "DBLP authors": ["Gabriel L. Nazar", "Luigi Carro"], "year": 2012, "MAG papers": [{"PaperId": 2108903236, "PaperTitle": "exploiting modified placement and hardwired resources to provide high reliability in fpgas", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Custom Precision Based Architecture for Accelerating Parallel Tempering MCMC on FPGAs without Introducing Sampling Error.", "DBLP authors": ["Grigorios Mingas", "Christos-Savvas Bouganis"], "year": 2012, "MAG papers": [{"PaperId": 2139244034, "PaperTitle": "a custom precision based architecture for accelerating parallel tempering mcmc on fpgas without introducing sampling error", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting Memory-Level Parallelism in Reconfigurable Accelerators.", "DBLP authors": ["Shaoyi Cheng", "Mingjie Lin", "Hao Jun Liu", "Simon Scott", "John Wawrzynek"], "year": 2012, "MAG papers": [{"PaperId": 2127788760, "PaperTitle": "exploiting memory level parallelism in reconfigurable accelerators", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california berkeley": 4.0, "university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Acceleration of Short Read Mapping.", "DBLP authors": ["Corey B. Olson", "Maria Kim", "Cooper Clauson", "Boris Kogon", "Carl Ebeling", "Scott Hauck", "Walter L. Ruzzo"], "year": 2012, "MAG papers": [{"PaperId": 2146496959, "PaperTitle": "hardware acceleration of short read mapping", "Year": 2012, "CitationCount": 97, "EstimatedCitation": 145, "Affiliations": {"university of washington": 7.0}}], "source": "ES"}, {"DBLP title": "Short-Read Mapping by a Systolic Custom FPGA Computation.", "DBLP authors": ["Thomas B. Preu\u00dfer", "Oliver Knodel", "Rainer G. Spallek"], "year": 2012, "MAG papers": [{"PaperId": 2111305378, "PaperTitle": "short read mapping by a systolic custom fpga computation", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "FMSA: FPGA-Accelerated ClustalW-Based Multiple Sequence Alignment through Pipelined Prefiltering.", "DBLP authors": ["Atabak Mahram", "Martin C. Herbordt"], "year": 2012, "MAG papers": [{"PaperId": 2143599190, "PaperTitle": "fmsa fpga accelerated clustalw based multiple sequence alignment through pipelined prefiltering", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"boston university": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating Millions of Short Reads Mapping on a Heterogeneous Architecture with FPGA Accelerator.", "DBLP authors": ["Wen Tang", "Wendi Wang", "Bo Duan", "Chunming Zhang", "Guangming Tan", "Peiheng Zhang", "Ninghui Sun"], "year": 2012, "MAG papers": [{"PaperId": 2154826966, "PaperTitle": "accelerating millions of short reads mapping on a heterogeneous architecture with fpga accelerator", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 62, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Memory Bandwidth Efficient Two-Dimensional Fast Fourier Transform Algorithm and Implementation for Large Problem Sizes.", "DBLP authors": ["Berkin Akin", "Peter A. Milder", "Franz Franchetti", "James C. Hoe"], "year": 2012, "MAG papers": [{"PaperId": 2102699354, "PaperTitle": "memory bandwidth efficient two dimensional fast fourier transform algorithm and implementation for large problem sizes", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Specifying Compiler Strategies for FPGA-based Systems.", "DBLP authors": ["Jo\u00e3o M. P. Cardoso", "Jo\u00e3o Teixeira", "Jos\u00e9 C. Alves", "Ricardo Nobre", "Pedro C. Diniz", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk"], "year": 2012, "MAG papers": [{"PaperId": 2136272191, "PaperTitle": "specifying compiler strategies for fpga based systems", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Bus-based MPSoC Security through Communication Protection: A Latency-efficient Alternative.", "DBLP authors": ["Pascal Cotret", "J\u00e9r\u00e9mie Crenne", "Guy Gogniat", "Jean-Philippe Diguet"], "year": 2012, "MAG papers": [{"PaperId": 2121030089, "PaperTitle": "bus based mpsoc security through communication protection a latency efficient alternative", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PATS: A Performance Aware Task Scheduler for Runtime Reconfigurable Processors.", "DBLP authors": ["Lars Bauer", "Artjom Grudnitsky", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2012, "MAG papers": [{"PaperId": 2104458697, "PaperTitle": "pats a performance aware task scheduler for runtime reconfigurable processors", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "RIFFA: A Reusable Integration Framework for FPGA Accelerators.", "DBLP authors": ["Matthew Jacobsen", "Yoav Freund", "Ryan Kastner"], "year": 2012, "MAG papers": [{"PaperId": 2126948472, "PaperTitle": "riffa a reusable integration framework for fpga accelerators", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Groundhog - A Serial ATA Host Bus Adapter (HBA) for FPGAs.", "DBLP authors": ["Louis Woods", "Ken Eguro"], "year": 2012, "MAG papers": [{"PaperId": 2152983905, "PaperTitle": "groundhog a serial ata host bus adapter hba for fpgas", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"microsoft": 1.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Shortening Design Time through Multiplatform Simulations with a Portable OpenCL Golden-model: The LDPC Decoder Case.", "DBLP authors": ["Gabriel Falc\u00e3o", "Muhsen Owaida", "David Novo", "Madhura Purnaprajna", "Nikolaos Bellas", "Christos D. Antonopoulos", "Georgios Karakonstantis", "Andreas Burg", "Paolo Ienne"], "year": 2012, "MAG papers": [{"PaperId": 2138336319, "PaperTitle": "shortening design time through multiplatform simulations with a portable opencl golden model the ldpc decoder case", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of thessaly": 3.0, "university of coimbra": 1.0, "ecole normale superieure": 5.0}}], "source": "ES"}, {"DBLP title": "Accelerating a Random Forest Classifier: Multi-Core, GP-GPU, or FPGA?", "DBLP authors": ["Brian Van Essen", "Chris Macaraeg", "Maya B. Gokhale", "Ryan Prenger"], "year": 2012, "MAG papers": [{"PaperId": 2162741763, "PaperTitle": "accelerating a random forest classifier multi core gp gpu or fpga", "Year": 2012, "CitationCount": 101, "EstimatedCitation": 147, "Affiliations": {"lawrence livermore national laboratory": 4.0}}], "source": "ES"}]