[03/23 22:01:14     0s] 
[03/23 22:01:14     0s] Cadence Innovus(TM) Implementation System.
[03/23 22:01:14     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 22:01:14     0s] 
[03/23 22:01:14     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[03/23 22:01:14     0s] Options:	-common_ui 
[03/23 22:01:14     0s] Date:		Thu Mar 23 22:01:14 2023
[03/23 22:01:14     0s] Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/23 22:01:14     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/23 22:01:14     0s] 
[03/23 22:01:14     0s] License:
[03/23 22:01:14     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/23 22:01:14     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 22:01:26    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/23 22:01:26    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[03/23 22:01:26    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[03/23 22:01:26    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[03/23 22:01:26    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[03/23 22:01:26    11s] @(#)CDS: CPE v15.20-p002
[03/23 22:01:26    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[03/23 22:01:26    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[03/23 22:01:26    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/23 22:01:26    11s] @(#)CDS: RCDB 11.6
[03/23 22:01:26    11s] --- Running on pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/23 22:01:26    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc.

[03/23 22:01:26    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc.
[03/23 22:01:26    11s] 
[03/23 22:01:28    12s] 
[03/23 22:01:28    12s] **INFO:  MMMC transition support version v31-84 
[03/23 22:01:28    12s] 
[03/23 22:01:28    13s] Loading fill procedures ...
[03/23 22:01:30    14s] [DEV]innovus 1> eval_legacy { report_message -start_cmd }
[03/23 22:01:50    18s] exclude_path_collection 0
[03/23 22:01:50    18s] eval_legacy { report_message -start_cmd }
[03/23 22:01:50    18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 22:01:50    18s] source miniMIPS_CTS/miniMIPS_chip.dbglobals
[03/23 22:01:50    18s] source miniMIPS_CTS/root.init
[03/23 22:01:50    18s] Set Default Net Delay as 1000 ps.
[03/23 22:01:50    18s] Set Default Net Load as 0.5 pF. 
[03/23 22:01:50    18s] Set Using Default Delay Limit as 1000.
[03/23 22:01:50    18s] source miniMIPS_CTS/miniMIPS_chip.globals
[03/23 22:01:50    18s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/23 22:01:50    18s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
[03/23 22:01:53    21s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[03/23 22:01:53    21s] Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
[03/23 22:01:53    21s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
[03/23 22:01:55    23s] Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
[03/23 22:01:55    23s] 
[03/23 22:01:55    23s] Loading LEF file /home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/lef/xc018m6_FE.lef ...
[03/23 22:01:55    23s] 
[03/23 22:01:55    23s] Loading LEF file /home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/lef/D_CELLS.lef ...
[03/23 22:01:55    23s] Set DBUPerIGU to M2 pitch 630.
[03/23 22:01:55    23s] 
[03/23 22:01:55    23s] Loading LEF file /home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/lef/IO_CELLS_5V.lef ...
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-200' for more detail.
[03/23 22:01:56    24s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/23 22:01:56    24s] To increase the message display limit, refer to the product command reference manual.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 22:01:56    24s] Type 'man IMPLF-201' for more detail.
[03/23 22:01:56    24s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/23 22:01:56    24s] To increase the message display limit, refer to the product command reference manual.
[03/23 22:01:56    24s] 
[03/23 22:01:56    24s] viaInitial starts at Thu Mar 23 22:01:56 2023
[03/23 22:01:56    24s] viaInitial ends at Thu Mar 23 22:01:56 2023
[03/23 22:01:56    24s] get_multi_cpu_usage -local_cpu
[03/23 22:01:56    24s] Loading view definition file from miniMIPS_CTS/viewDefinition.tcl
[03/23 22:01:56    24s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.39min, fe_real=0.70min, fe_mem=548.8M) ***
[03/23 22:01:56    24s] *** Begin netlist parsing (mem=548.8M) ***
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/23 22:01:56    24s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 22:01:56    24s] To increase the message display limit, refer to the product command reference manual.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/23 22:01:56    24s] Created 1225 new cells from 2 timing libraries.
[03/23 22:01:56    24s] Reading netlist ...
[03/23 22:01:56    24s] Backslashed names will retain backslash and a trailing blank character.
[03/23 22:01:56    24s] Reading verilog netlist '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/miniMIPS_chip.v.gz'
[03/23 22:01:56    24s] 
[03/23 22:01:56    24s] *** Memory Usage v#1 (Current mem = 553.809M, initial mem = 173.848M) ***
[03/23 22:01:56    24s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=553.8M) ***
[03/23 22:01:56    24s] set_current_design {}
[03/23 22:01:56    24s] Top level cell is miniMIPS_chip.
[03/23 22:01:57    24s] ** Removed 1 unused lib cells.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/23 22:01:57    25s] Type 'man IMPTS-282' for more detail.
[03/23 22:01:57    25s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/23 22:01:57    25s] To increase the message display limit, refer to the product command reference manual.
[03/23 22:01:57    25s] Hooked 1224 DB cells to tlib cells.
[03/23 22:01:57    25s] Starting recursive module instantiation check.
[03/23 22:01:57    25s] No recursion found.
[03/23 22:01:57    25s] Building hierarchical netlist for Cell miniMIPS_chip ...
[03/23 22:01:57    25s] *** Netlist is unique.
[03/23 22:01:57    25s] ** info: there are 1286 modules.
[03/23 22:01:57    25s] ** info: there are 10486 stdCell insts.
[03/23 22:01:57    25s] ** info: there are 80 Pad insts.
[03/23 22:01:57    25s] 
[03/23 22:01:57    25s] *** Memory Usage v#1 (Current mem = 602.316M, initial mem = 173.848M) ***
[03/23 22:01:57    25s] Initializing I/O assignment ...
[03/23 22:01:57    25s] Adjusting Core to Left to: 0.0400. Core to Bottom to: 0.4200.
[03/23 22:01:57    25s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/23 22:01:57    25s] Type 'man IMPFP-3961' for more detail.
[03/23 22:01:57    25s] Set Default Net Delay as 1000 ps.
[03/23 22:01:57    25s] Set Default Net Load as 0.5 pF. 
[03/23 22:01:57    25s] Set Default Input Pin Transition as 0.1 ps.
[03/23 22:01:57    25s] Loading preference file miniMIPS_CTS/gui.pref.tcl ...
[03/23 22:01:57    25s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 22:01:57    25s] Reading Capacitance Table File /home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/mmmc/xc018m6_typ.capTbl ...
[03/23 22:01:57    25s] Cap table was created using Encounter 07.10-s219_1.
[03/23 22:01:57    25s] Process name: xc018m6_typ.
[03/23 22:01:57    25s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/23 22:01:57    25s] Type 'man IMPEXT-2773' for more detail.
[03/23 22:01:57    25s] Importing multi-corner RC tables ... 
[03/23 22:01:57    25s] Summary of Active RC-Corners : 
[03/23 22:01:57    25s]  
[03/23 22:01:57    25s]  Analysis View: default_emulate_view
[03/23 22:01:57    25s]     RC-Corner Name        : default_emulate_rc_corner
[03/23 22:01:57    25s]     RC-Corner Index       : 0
[03/23 22:01:57    25s]     RC-Corner Temperature : 25 Celsius
[03/23 22:01:57    25s]     RC-Corner Cap Table   : '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/mmmc/xc018m6_typ.capTbl'
[03/23 22:01:57    25s]     RC-Corner PreRoute Res Factor         : 1
[03/23 22:01:57    25s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 22:01:57    25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 22:01:57    25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 22:01:57    25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 22:01:57    25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 22:01:57    25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 22:01:57    25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/23 22:01:57    25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/23 22:01:57    25s] *Info: initialize multi-corner CTS.
[03/23 22:01:58    25s] Reading timing constraints file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc' ...
[03/23 22:01:58    26s] Current (total cpu=0:00:25.3, real=0:00:44.0, peak res=337.7M, current mem=720.1M)
[03/23 22:01:58    26s] miniMIPS_chip
[03/23 22:01:58    26s] Number of path exceptions in the constraint file = 1
[03/23 22:01:58    26s] Number of paths exceptions after getting compressed = 1
[03/23 22:01:58    26s] INFO (CTE): Constraints read successfully.
[03/23 22:01:58    26s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=355.7M, current mem=739.5M)
[03/23 22:01:58    26s] Current (total cpu=0:00:25.5, real=0:00:44.0, peak res=355.7M, current mem=739.5M)
[03/23 22:01:58    26s] Summary for sequential cells idenfication: 
[03/23 22:01:58    26s] Identified SBFF number: 128
[03/23 22:01:58    26s] Identified MBFF number: 0
[03/23 22:01:58    26s] Not identified SBFF number: 0
[03/23 22:01:58    26s] Not identified MBFF number: 0
[03/23 22:01:58    26s] Number of sequential cells which are not FFs: 106
[03/23 22:01:58    26s] 
[03/23 22:01:58    26s] Total number of combinational cells: 511
[03/23 22:01:58    26s] Total number of sequential cells: 234
[03/23 22:01:58    26s] Total number of tristate cells: 64
[03/23 22:01:58    26s] Total number of level shifter cells: 0
[03/23 22:01:58    26s] Total number of power gating cells: 0
[03/23 22:01:58    26s] Total number of isolation cells: 0
[03/23 22:01:58    26s] Total number of power switch cells: 0
[03/23 22:01:58    26s] Total number of pulse generator cells: 0
[03/23 22:01:58    26s] Total number of always on buffers: 0
[03/23 22:01:58    26s] Total number of retention cells: 0
[03/23 22:01:58    26s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/23 22:01:58    26s] Total number of usable buffers: 10
[03/23 22:01:58    26s] List of unusable buffers:
[03/23 22:01:58    26s] Total number of unusable buffers: 0
[03/23 22:01:58    26s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/23 22:01:58    26s] Total number of usable inverters: 13
[03/23 22:01:58    26s] List of unusable inverters:
[03/23 22:01:58    26s] Total number of unusable inverters: 0
[03/23 22:01:58    26s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/23 22:01:58    26s] Total number of identified usable delay cells: 14
[03/23 22:01:58    26s] List of identified unusable delay cells:
[03/23 22:01:58    26s] Total number of identified unusable delay cells: 0
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHCX4
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/BTHCX4 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/BTHCX6 already has a dont_use attribute false.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHCX6
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/BTHCX8 already has a dont_use attribute false.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTHCX8
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLCX4
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/BTLCX4 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLCX6
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/BTLCX6 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/BTLCX8 already has a dont_use attribute false.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/BTLCX8
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLY1X0
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/DLY1X0 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLY1X1
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/DLY1X1 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLY2X0
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/DLY2X0 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLY2X1
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/DLY2X1 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLY4X0
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/DLY4X0 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/DLY4X1 already has a dont_use attribute false.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLY4X1
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLY8X0
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/DLY8X0 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/DLY8X1
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/DLY8X1 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/INCX12 already has a dont_use attribute false.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/INCX12
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/INCX16
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/INCX16 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/INCX20 already has a dont_use attribute false.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/INCX20
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/ITHCX16 already has a dont_use attribute false.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHCX16
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHCX8
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/ITHCX8 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITHX1
[03/23 22:01:58    26s] **WARN: (IMPOPT-3058):	Cell D_CELLS_MOSST_typ_1_80V_25C/ITHX1 already has a dont_use attribute false.
[03/23 22:01:58    26s] Type 'man IMPOPT-3058' for more detail.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLCX4
[03/23 22:01:58    26s] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/23 22:01:58    26s] To increase the message display limit, refer to the product command reference manual.
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLCX8
[03/23 22:01:58    26s]  Setting dont_use false for cell D_CELLS_MOSST_typ_1_80V_25C/ITLX1
[03/23 22:01:58    26s] Reading floorplan file - miniMIPS_CTS/miniMIPS_chip.fp.gz (mem = 743.5M).
[03/23 22:01:58    26s] *info: reset 12114 existing net BottomPreferredLayer and AvoidDetour
[03/23 22:01:58    26s] Deleting old partition specification.
[03/23 22:01:58    26s] Set FPlanBox to (0 0 1654000 1654000)
[03/23 22:01:58    26s]  ... processed partition successfully.
[03/23 22:01:58    26s] There are 80 io inst loaded
[03/23 22:01:58    26s] There are 90 nets with weight being set
[03/23 22:01:58    26s] There are 90 nets with bottomPreferredRoutingLayer being set
[03/23 22:01:58    26s] There are 90 nets with avoidDetour being set
[03/23 22:01:58    26s] Extracting standard cell pins and blockage ...... 
[03/23 22:01:58    26s] Pin and blockage extraction finished
[03/23 22:01:58    26s] Delete all existing relative floorplan constraints.
[03/23 22:01:58    26s] *** End loading floorplan (cpu = 0:00:00.1, mem = 743.5M) ***
[03/23 22:01:58    26s] *** Checked 7 GNC rules.
[03/23 22:01:58    26s] *** applyConnectGlobalNets disabled.
[03/23 22:01:58    26s] Reading placement file - miniMIPS_CTS/miniMIPS_chip.place.gz.
[03/23 22:01:58    26s] ** Reading stdCellPlacement "miniMIPS_CTS/miniMIPS_chip.place.gz" ...
[03/23 22:01:58    26s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=745.5M) ***
[03/23 22:01:58    26s] Total net length = 5.966e+05 (2.851e+05 3.115e+05) (ext = 0.000e+00)
[03/23 22:01:58    26s] *** Checked 7 GNC rules.
[03/23 22:01:58    26s] *** Applying global-net connections...
[03/23 22:01:58    26s] *** Applied 7 GNC rules (cpu = 0:00:00.0)
[03/23 22:01:58    26s] Reading routing file - miniMIPS_CTS/miniMIPS_chip.route.gz.
[03/23 22:01:58    26s] Reading Innovus routing data (Created by Innovus v15.20-p005_1 on Thu Mar 23 21:36:59 2023 Format: 15.2) ...
[03/23 22:01:58    26s] routingBox: (315 610) (1653435 1653710)
[03/23 22:01:58    26s] Suppress "**WARN ..." messages.
[03/23 22:01:58    26s] coreBox:    (277200 277550) (1376840 1375550)
[03/23 22:01:58    26s] Un-suppress "**WARN ..." messages.
[03/23 22:01:59    27s] *** Total 11990 nets are successfully restored.
[03/23 22:01:59    27s] *** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=762.1M) ***
[03/23 22:01:59    27s] Reading DEF file 'miniMIPS_CTS/miniMIPS_chip.def.gz', current time is Thu Mar 23 22:01:59 2023 ...
[03/23 22:01:59    27s] --- DIVIDERCHAR '/'
[03/23 22:01:59    27s] --- UnitsPerDBU = 1.0000
[03/23 22:01:59    27s] Extracting macro/IO cell pins and blockage ...... 
[03/23 22:01:59    27s] Pin and blockage extraction finished
[03/23 22:01:59    27s] DEF file 'miniMIPS_CTS/miniMIPS_chip.def.gz' is parsed, current time is Thu Mar 23 22:01:59 2023.
[03/23 22:01:59    27s] source miniMIPS_CTS/miniMIPS_chip_power_constraints.tcl
[03/23 22:01:59    27s] 'set_default_switching_activity' finished successfully.
[03/23 22:01:59    27s] Summary for sequential cells idenfication: 
[03/23 22:01:59    27s] Identified SBFF number: 128
[03/23 22:01:59    27s] Identified MBFF number: 0
[03/23 22:01:59    27s] Not identified SBFF number: 0
[03/23 22:01:59    27s] Not identified MBFF number: 0
[03/23 22:01:59    27s] Number of sequential cells which are not FFs: 106
[03/23 22:01:59    27s] 
[03/23 22:01:59    27s] **ERROR: (IMPIMEX-7333):	Error 'invalid command name "::ui::create_ccopt_clock_tree_legacy"', while loading CCOPT configuration.
[03/23 22:01:59    27s] Updating RC grid for preRoute extraction ...
[03/23 22:01:59    27s] Initializing multi-corner capacitance tables ... 
[03/23 22:01:59    27s] Initializing multi-corner resistance tables ...
[03/23 22:01:59    27s] Loading rc congestion map miniMIPS_CTS/miniMIPS_chip.congmap.gz ...
[03/23 22:01:59    27s] 
[03/23 22:01:59    27s] *** Summary of all messages that are not suppressed in this session:
[03/23 22:01:59    27s] Severity  ID               Count  Summary                                  
[03/23 22:01:59    27s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/23 22:01:59    27s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 22:01:59    27s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[03/23 22:01:59    27s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[03/23 22:01:59    27s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/23 22:01:59    27s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 22:01:59    27s] WARNING   IMPOPT-3058         23  Cell %s/%s already has a dont_use attrib...
[03/23 22:01:59    27s] ERROR     IMPIMEX-7333         1  Error '%s', while loading CCOPT configur...
[03/23 22:01:59    27s] *** Message Summary: 2471 warning(s), 1 error(s)
[03/23 22:01:59    27s] 
[03/23 22:01:59    27s] **ERROR: (IMPSE-101):	report_messages: Must specify a '-start_cmd' before '-end_cmd' option. Ignore.
[03/23 22:01:59    27s] gui_set_draw_view fplan
[03/23 22:02:04    30s] gui_set_draw_view place
source physical/4_nano_route.tcl 
[03/23 22:02:24    36s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 733.86 (MB), peak = 733.86 (MB)
[03/23 22:02:24    36s] #**INFO: setDesignMode -flowEffort standard
[03/23 22:02:24    36s] #**INFO: mulit-cut via swapping is disabled by user.
[03/23 22:02:24    36s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/23 22:02:24    36s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/23 22:02:24    36s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/23 22:02:24    36s] #spOpts: no_cmu 
[03/23 22:02:25    36s] Core basic site is core
[03/23 22:02:25    36s] Estimated cell power/ground rail width = 0.915 um
[03/23 22:02:25    36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:02:25    36s] Begin checking placement ... (start mem=934.7M, init mem=943.7M)
[03/23 22:02:25    36s] *info: Placed = 16786          (Fixed = 6388)
[03/23 22:02:25    36s] *info: Unplaced = 0           
[03/23 22:02:25    36s] Placement Density:23.15%(275008/1187718)
[03/23 22:02:25    36s] Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.1; mem=946.7M)
[03/23 22:02:25    36s] #**INFO: auto set of routeWithTimingDriven to true
[03/23 22:02:25    36s] #**INFO: auto set of routeWithSiDriven to true
[03/23 22:02:25    36s] 
[03/23 22:02:25    36s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/23 22:02:25    36s] *** Changed status on (89) nets in Clock.
[03/23 22:02:25    36s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=946.7M) ***
[03/23 22:02:25    36s] 
[03/23 22:02:25    36s] globalRoute
[03/23 22:02:25    36s] 
[03/23 22:02:25    36s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/23 22:02:25    36s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/23 22:02:25    36s] #setNanoRouteMode -routeWithSiDriven true
[03/23 22:02:25    36s] #setNanoRouteMode -routeWithTimingDriven true
[03/23 22:02:25    36s] #Start globalRoute on Thu Mar 23 22:02:25 2023
[03/23 22:02:25    36s] #
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/23 22:02:25    36s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/23 22:02:25    36s] #To increase the message display limit, refer to the product command reference manual.
[03/23 22:02:27    39s] Initializing multi-corner capacitance tables ... 
[03/23 22:02:27    39s] Initializing multi-corner resistance tables ...
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/23 22:02:27    39s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[03/23 22:02:27    39s] #To increase the message display limit, refer to the product command reference manual.
[03/23 22:02:27    39s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST minimips_core_instance/U3_di_DI_op2_reg[4] connects to NET minimips_core_instance/CTS_312 at location ( 862.785 880.230 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/23 22:02:27    39s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST minimips_core_instance/U3_di_DI_op2_reg[12] connects to NET minimips_core_instance/CTS_312 at location ( 873.495 972.950 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/23 22:02:27    39s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST minimips_core_instance/U3_di_DI_op2_reg[13] connects to NET minimips_core_instance/CTS_312 at location ( 885.465 968.070 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/23 22:02:27    39s] #WARNING (NRIG-44) Imported NET minimips_core_instance/CTS_312 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN clock in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN it_mat in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_ack in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[0] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[10] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[11] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[12] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[13] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[14] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[15] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[16] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[17] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[18] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[19] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[1] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[20] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[21] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[22] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[23] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (NRDB-733) PIN ram_adr[24] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/23 22:02:27    39s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/23 22:02:27    39s] #To increase the message display limit, refer to the product command reference manual.
[03/23 22:02:27    39s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/23 22:02:27    39s] #Start routing data preparation.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/23 22:02:27    39s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/23 22:02:27    39s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/23 22:02:28    39s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:02:28    39s] #Maximum voltage of a net in the design = 1.800.
[03/23 22:02:28    39s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/23 22:02:28    39s] #Voltage range [0.000 - 1.800] has 12110 nets.
[03/23 22:02:30    42s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/23 22:02:30    42s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/23 22:02:30    42s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/23 22:02:30    42s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/23 22:02:30    42s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/23 22:02:30    42s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/23 22:02:30    42s] #Regenerating Ggrids automatically.
[03/23 22:02:30    42s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/23 22:02:30    42s] #Using automatically generated G-grids.
[03/23 22:02:30    42s] #Done routing data preparation.
[03/23 22:02:30    42s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 823.03 (MB), peak = 854.80 (MB)
[03/23 22:02:30    42s] #Merging special wires...
[03/23 22:02:30    42s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 863.380 880.155 ) on MET1 for NET minimips_core_instance/CTS_312. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/23 22:02:30    42s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 886.060 967.995 ) on MET1 for NET minimips_core_instance/CTS_312. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/23 22:02:30    42s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 874.090 973.025 ) on MET1 for NET minimips_core_instance/CTS_312. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/23 22:02:30    42s] #
[03/23 22:02:30    42s] #Connectivity extraction summary:
[03/23 22:02:30    42s] #1 routed net are extracted.
[03/23 22:02:30    42s] #    1 (0.01%) extracted nets are partially routed.
[03/23 22:02:30    42s] #88 routed nets are imported.
[03/23 22:02:30    42s] #11514 (95.05%) nets are without wires.
[03/23 22:02:30    42s] #511 nets are fixed|skipped|trivial (not extracted).
[03/23 22:02:30    42s] #Total number of nets = 12114.
[03/23 22:02:30    42s] #
[03/23 22:02:30    42s] #Number of eco nets is 1
[03/23 22:02:30    42s] #
[03/23 22:02:30    42s] #Start data preparation...
[03/23 22:02:30    42s] #
[03/23 22:02:30    42s] #Data preparation is done on Thu Mar 23 22:02:30 2023
[03/23 22:02:30    42s] #
[03/23 22:02:30    42s] #Analyzing routing resource...
[03/23 22:02:31    42s] #Routing resource analysis is done on Thu Mar 23 22:02:31 2023
[03/23 22:02:31    42s] #
[03/23 22:02:31    42s] #  Resource Analysis:
[03/23 22:02:31    42s] #
[03/23 22:02:31    42s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 22:02:31    42s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 22:02:31    42s] #  --------------------------------------------------------------
[03/23 22:02:31    42s] #  Metal 1        H        1275        1436       30625    66.20%
[03/23 22:02:31    42s] #  Metal 2        V        1231        1394       30625    52.98%
[03/23 22:02:31    42s] #  Metal 3        H        1278        1433       30625    52.98%
[03/23 22:02:31    42s] #  Metal 4        V        1239        1386       30625    52.98%
[03/23 22:02:31    42s] #  Metal 5        H        1280        1431       30625    52.98%
[03/23 22:02:31    42s] #  Metal 6        V         617         695       30625    52.98%
[03/23 22:02:31    42s] #  --------------------------------------------------------------
[03/23 22:02:31    42s] #  Total                   6920      52.91%  183750    55.19%
[03/23 22:02:31    42s] #
[03/23 22:02:31    42s] #  90 nets (0.74%) with 1 preferred extra spacing.
[03/23 22:02:31    42s] #
[03/23 22:02:31    42s] #
[03/23 22:02:31    43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 826.52 (MB), peak = 854.80 (MB)
[03/23 22:02:31    43s] #
[03/23 22:02:31    43s] #start global routing iteration 1...
[03/23 22:02:39    51s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 888.36 (MB), peak = 888.36 (MB)
[03/23 22:02:39    51s] #
[03/23 22:02:39    51s] #start global routing iteration 2...
[03/23 22:02:42    54s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 892.66 (MB), peak = 892.66 (MB)
[03/23 22:02:42    54s] #
[03/23 22:02:42    54s] #
[03/23 22:02:42    54s] #Total number of trivial nets (e.g. < 2 pins) = 511 (skipped).
[03/23 22:02:42    54s] #Total number of routable nets = 11603.
[03/23 22:02:42    54s] #Total number of nets in the design = 12114.
[03/23 22:02:42    54s] #
[03/23 22:02:42    54s] #11515 routable nets have only global wires.
[03/23 22:02:42    54s] #88 routable nets have only detail routed wires.
[03/23 22:02:42    54s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:02:42    54s] #88 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 22:02:42    54s] #
[03/23 22:02:42    54s] #Routed nets constraints summary:
[03/23 22:02:42    54s] #------------------------------------------------
[03/23 22:02:42    54s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 22:02:42    54s] #------------------------------------------------
[03/23 22:02:42    54s] #      Default                  1           11514  
[03/23 22:02:42    54s] #------------------------------------------------
[03/23 22:02:42    54s] #        Total                  1           11514  
[03/23 22:02:42    54s] #------------------------------------------------
[03/23 22:02:42    54s] #
[03/23 22:02:42    54s] #Routing constraints summary of the whole design:
[03/23 22:02:42    54s] #------------------------------------------------
[03/23 22:02:42    54s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 22:02:42    54s] #------------------------------------------------
[03/23 22:02:42    54s] #      Default                 89           11514  
[03/23 22:02:42    54s] #------------------------------------------------
[03/23 22:02:42    54s] #        Total                 89           11514  
[03/23 22:02:42    54s] #------------------------------------------------
[03/23 22:02:42    54s] #
[03/23 22:02:43    54s] #
[03/23 22:02:43    54s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 22:02:43    54s] #
[03/23 22:02:43    54s] #                 OverCon          
[03/23 22:02:43    54s] #                  #Gcell    %Gcell
[03/23 22:02:43    54s] #     Layer           (1)   OverCon
[03/23 22:02:43    54s] #  --------------------------------
[03/23 22:02:43    54s] #   Metal 1      0(0.00%)   (0.00%)
[03/23 22:02:43    54s] #   Metal 2      0(0.00%)   (0.00%)
[03/23 22:02:43    54s] #   Metal 3      0(0.00%)   (0.00%)
[03/23 22:02:43    54s] #   Metal 4      0(0.00%)   (0.00%)
[03/23 22:02:43    54s] #   Metal 5      0(0.00%)   (0.00%)
[03/23 22:02:43    54s] #   Metal 6      0(0.00%)   (0.00%)
[03/23 22:02:43    54s] #  --------------------------------
[03/23 22:02:43    54s] #     Total      0(0.00%)   (0.00%)
[03/23 22:02:43    54s] #
[03/23 22:02:43    54s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/23 22:02:43    54s] #  Overflow after GR: 0.00% H + 0.00% V
[03/23 22:02:43    54s] #
[03/23 22:02:43    54s] #Complete Global Routing.
[03/23 22:02:43    54s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:02:43    54s] #Total wire length = 731205 um.
[03/23 22:02:43    54s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:02:43    54s] #Total wire length on LAYER MET1 = 14681 um.
[03/23 22:02:43    54s] #Total wire length on LAYER MET2 = 208195 um.
[03/23 22:02:43    54s] #Total wire length on LAYER MET3 = 241455 um.
[03/23 22:02:43    54s] #Total wire length on LAYER MET4 = 167762 um.
[03/23 22:02:43    54s] #Total wire length on LAYER MET5 = 95541 um.
[03/23 22:02:43    54s] #Total wire length on LAYER METTP = 3572 um.
[03/23 22:02:43    54s] #Total number of vias = 75779
[03/23 22:02:43    54s] #Up-Via Summary (total 75779):
[03/23 22:02:43    54s] #           
[03/23 22:02:43    54s] #-----------------------
[03/23 22:02:43    54s] #  Metal 1        39784
[03/23 22:02:43    54s] #  Metal 2        25998
[03/23 22:02:43    54s] #  Metal 3         7550
[03/23 22:02:43    54s] #  Metal 4         2369
[03/23 22:02:43    54s] #  Metal 5           78
[03/23 22:02:43    54s] #-----------------------
[03/23 22:02:43    54s] #                 75779 
[03/23 22:02:43    54s] #
[03/23 22:02:43    54s] #Max overcon = 0 track.
[03/23 22:02:43    54s] #Total overcon = 0.00%.
[03/23 22:02:43    54s] #Worst layer Gcell overcon rate = 0.00%.
[03/23 22:02:43    54s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 892.71 (MB), peak = 892.71 (MB)
[03/23 22:02:43    54s] #
[03/23 22:02:43    54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.34 (MB), peak = 892.71 (MB)
[03/23 22:02:43    54s] #Start Track Assignment.
[03/23 22:02:45    57s] #Done with 17625 horizontal wires in 2 hboxes and 19469 vertical wires in 2 hboxes.
[03/23 22:02:47    59s] #Done with 4575 horizontal wires in 2 hboxes and 4469 vertical wires in 2 hboxes.
[03/23 22:02:47    59s] #Complete Track Assignment.
[03/23 22:02:47    59s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:02:47    59s] #Total wire length = 770051 um.
[03/23 22:02:47    59s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:02:47    59s] #Total wire length on LAYER MET1 = 42528 um.
[03/23 22:02:47    59s] #Total wire length on LAYER MET2 = 206488 um.
[03/23 22:02:47    59s] #Total wire length on LAYER MET3 = 251275 um.
[03/23 22:02:47    59s] #Total wire length on LAYER MET4 = 169206 um.
[03/23 22:02:47    59s] #Total wire length on LAYER MET5 = 96939 um.
[03/23 22:02:47    59s] #Total wire length on LAYER METTP = 3615 um.
[03/23 22:02:47    59s] #Total number of vias = 75779
[03/23 22:02:47    59s] #Up-Via Summary (total 75779):
[03/23 22:02:47    59s] #           
[03/23 22:02:47    59s] #-----------------------
[03/23 22:02:47    59s] #  Metal 1        39784
[03/23 22:02:48    59s] #  Metal 2        25998
[03/23 22:02:48    59s] #  Metal 3         7550
[03/23 22:02:48    59s] #  Metal 4         2369
[03/23 22:02:48    59s] #  Metal 5           78
[03/23 22:02:48    59s] #-----------------------
[03/23 22:02:48    59s] #                 75779 
[03/23 22:02:48    59s] #
[03/23 22:02:48    59s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 853.36 (MB), peak = 892.71 (MB)
[03/23 22:02:48    59s] #
[03/23 22:02:48    59s] #
[03/23 22:02:48    59s] #globalRoute statistics:
[03/23 22:02:48    59s] #Cpu time = 00:00:23
[03/23 22:02:48    59s] #Elapsed time = 00:00:23
[03/23 22:02:48    59s] #Increased memory = 74.76 (MB)
[03/23 22:02:48    59s] #Total memory = 821.68 (MB)
[03/23 22:02:48    59s] #Peak memory = 892.71 (MB)
[03/23 22:02:48    59s] #Number of warnings = 90
[03/23 22:02:48    59s] #Total number of warnings = 90
[03/23 22:02:48    59s] #Number of fails = 0
[03/23 22:02:48    59s] #Total number of fails = 0
[03/23 22:02:48    59s] #Complete globalRoute on Thu Mar 23 22:02:48 2023
[03/23 22:02:48    59s] #
[03/23 22:02:48    59s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/23 22:02:48    59s] UM:                                                                   final
[03/23 22:02:48    60s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/23 22:02:48    60s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/23 22:02:48    60s] UM:         34.62             51                                      route_design
[03/23 22:02:48    60s] #routeDesign: cpu time = 00:00:24, elapsed time = 00:00:24, memory = 818.93 (MB), peak = 892.71 (MB)
[03/23 22:02:48    60s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:02:48    60s] 
[03/23 22:02:48    60s] 
[03/23 22:02:48    60s] detailRoute
[03/23 22:02:48    60s] 
[03/23 22:02:48    60s] #Start detailRoute on Thu Mar 23 22:02:48 2023
[03/23 22:02:48    60s] #
[03/23 22:02:49    61s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/23 22:02:49    61s] #Start routing data preparation.
[03/23 22:02:49    61s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:02:49    61s] #Maximum voltage of a net in the design = 1.800.
[03/23 22:02:49    61s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/23 22:02:49    61s] #Voltage range [0.000 - 1.800] has 12110 nets.
[03/23 22:02:50    61s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/23 22:02:50    61s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/23 22:02:50    61s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/23 22:02:50    61s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/23 22:02:50    61s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/23 22:02:50    61s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/23 22:02:50    62s] #Using user defined Ggrids in DB.
[03/23 22:02:50    62s] #Done routing data preparation.
[03/23 22:02:50    62s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 829.35 (MB), peak = 892.71 (MB)
[03/23 22:02:50    62s] #Merging special wires...
[03/23 22:02:50    62s] #
[03/23 22:02:50    62s] #Start Detail Routing..
[03/23 22:02:50    62s] #start initial detail routing ...
[03/23 22:03:53   125s] #    number of violations = 43
[03/23 22:03:53   125s] #
[03/23 22:03:53   125s] #    By Layer and Type :
[03/23 22:03:53   125s] #	         MetSpc    Short   WreExt   Totals
[03/23 22:03:53   125s] #	MET1         16       15        0       31
[03/23 22:03:53   125s] #	MET2          0        5        7       12
[03/23 22:03:53   125s] #	Totals       16       20        7       43
[03/23 22:03:53   125s] #6 out of 16866 instances need to be verified(marked ipoed).
[03/23 22:03:53   125s] #0.2% of the total area is being checked for drcs
[03/23 22:03:53   125s] #0.2% of the total area was checked
[03/23 22:03:53   125s] #    number of violations = 43
[03/23 22:03:53   125s] #
[03/23 22:03:53   125s] #    By Layer and Type :
[03/23 22:03:53   125s] #	         MetSpc    Short   WreExt   Totals
[03/23 22:03:53   125s] #	MET1         16       15        0       31
[03/23 22:03:53   125s] #	MET2          0        5        7       12
[03/23 22:03:53   125s] #	Totals       16       20        7       43
[03/23 22:03:53   125s] #cpu time = 00:01:03, elapsed time = 00:01:03, memory = 884.41 (MB), peak = 892.71 (MB)
[03/23 22:03:53   125s] #start 1st optimization iteration ...
[03/23 22:03:55   127s] #    number of violations = 30
[03/23 22:03:55   127s] #
[03/23 22:03:55   127s] #    By Layer and Type :
[03/23 22:03:55   127s] #	         MetSpc    Short   WreExt   Totals
[03/23 22:03:55   127s] #	MET1          7        1        0        8
[03/23 22:03:55   127s] #	MET2          4       17        1       22
[03/23 22:03:55   127s] #	Totals       11       18        1       30
[03/23 22:03:55   127s] #    number of process antenna violations = 76
[03/23 22:03:55   127s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 866.48 (MB), peak = 909.07 (MB)
[03/23 22:03:55   127s] #start 2nd optimization iteration ...
[03/23 22:03:57   128s] #    number of violations = 18
[03/23 22:03:57   128s] #
[03/23 22:03:57   128s] #    By Layer and Type :
[03/23 22:03:57   128s] #	         MetSpc    Short   Totals
[03/23 22:03:57   128s] #	MET1          0        0        0
[03/23 22:03:57   128s] #	MET2          5       13       18
[03/23 22:03:57   128s] #	Totals        5       13       18
[03/23 22:03:57   128s] #    number of process antenna violations = 76
[03/23 22:03:57   128s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 866.82 (MB), peak = 909.07 (MB)
[03/23 22:03:57   128s] #start 3rd optimization iteration ...
[03/23 22:03:57   129s] #    number of violations = 0
[03/23 22:03:57   129s] #    number of process antenna violations = 85
[03/23 22:03:57   129s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 864.58 (MB), peak = 909.07 (MB)
[03/23 22:03:57   129s] #start 4th optimization iteration ...
[03/23 22:03:58   130s] #    number of violations = 0
[03/23 22:03:58   130s] #    number of process antenna violations = 85
[03/23 22:03:58   130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.96 (MB), peak = 909.07 (MB)
[03/23 22:03:58   130s] #start 5th optimization iteration ...
[03/23 22:03:58   130s] #    number of violations = 0
[03/23 22:03:58   130s] #    number of process antenna violations = 37
[03/23 22:03:58   130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 850.43 (MB), peak = 909.07 (MB)
[03/23 22:03:58   130s] #start 6th optimization iteration ...
[03/23 22:03:58   130s] #    number of violations = 0
[03/23 22:03:58   130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 850.43 (MB), peak = 909.07 (MB)
[03/23 22:03:58   130s] #Complete Detail Routing.
[03/23 22:03:58   130s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:03:58   130s] #Total wire length = 748667 um.
[03/23 22:03:58   130s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:03:58   130s] #Total wire length on LAYER MET1 = 52633 um.
[03/23 22:03:58   130s] #Total wire length on LAYER MET2 = 236136 um.
[03/23 22:03:58   130s] #Total wire length on LAYER MET3 = 233613 um.
[03/23 22:03:58   130s] #Total wire length on LAYER MET4 = 143016 um.
[03/23 22:03:58   130s] #Total wire length on LAYER MET5 = 80212 um.
[03/23 22:03:58   130s] #Total wire length on LAYER METTP = 3057 um.
[03/23 22:03:58   130s] #Total number of vias = 85698
[03/23 22:03:58   130s] #Up-Via Summary (total 85698):
[03/23 22:03:58   130s] #           
[03/23 22:03:58   130s] #-----------------------
[03/23 22:03:58   130s] #  Metal 1        42469
[03/23 22:03:58   130s] #  Metal 2        33279
[03/23 22:03:58   130s] #  Metal 3         7819
[03/23 22:03:58   130s] #  Metal 4         2050
[03/23 22:03:58   130s] #  Metal 5           81
[03/23 22:03:58   130s] #-----------------------
[03/23 22:03:58   130s] #                 85698 
[03/23 22:03:58   130s] #
[03/23 22:03:58   130s] #Total number of DRC violations = 0
[03/23 22:03:58   130s] #Cpu time = 00:01:09
[03/23 22:03:58   130s] #Elapsed time = 00:01:09
[03/23 22:03:58   130s] #Increased memory = 17.28 (MB)
[03/23 22:03:58   130s] #Total memory = 844.87 (MB)
[03/23 22:03:58   130s] #Peak memory = 909.07 (MB)
[03/23 22:03:58   130s] #
[03/23 22:03:58   130s] #start routing for process antenna violation fix ...
[03/23 22:03:59   130s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 844.46 (MB), peak = 909.07 (MB)
[03/23 22:03:59   130s] #
[03/23 22:03:59   130s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:03:59   130s] #Total wire length = 748694 um.
[03/23 22:03:59   130s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:03:59   130s] #Total wire length on LAYER MET1 = 52633 um.
[03/23 22:03:59   130s] #Total wire length on LAYER MET2 = 236118 um.
[03/23 22:03:59   130s] #Total wire length on LAYER MET3 = 233561 um.
[03/23 22:03:59   130s] #Total wire length on LAYER MET4 = 143013 um.
[03/23 22:03:59   130s] #Total wire length on LAYER MET5 = 80275 um.
[03/23 22:03:59   130s] #Total wire length on LAYER METTP = 3093 um.
[03/23 22:03:59   130s] #Total number of vias = 85786
[03/23 22:03:59   130s] #Up-Via Summary (total 85786):
[03/23 22:03:59   130s] #           
[03/23 22:03:59   130s] #-----------------------
[03/23 22:03:59   130s] #  Metal 1        42469
[03/23 22:03:59   130s] #  Metal 2        33285
[03/23 22:03:59   130s] #  Metal 3         7859
[03/23 22:03:59   130s] #  Metal 4         2088
[03/23 22:03:59   130s] #  Metal 5           85
[03/23 22:03:59   130s] #-----------------------
[03/23 22:03:59   130s] #                 85786 
[03/23 22:03:59   130s] #
[03/23 22:03:59   130s] #Total number of DRC violations = 0
[03/23 22:03:59   130s] #Total number of net violated process antenna rule = 1
[03/23 22:03:59   130s] #
[03/23 22:03:59   130s] #
[03/23 22:03:59   130s] #start delete and reroute for process antenna violation fix ...
[03/23 22:03:59   131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 844.13 (MB), peak = 909.07 (MB)
[03/23 22:03:59   131s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:03:59   131s] #Total wire length = 748696 um.
[03/23 22:03:59   131s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:03:59   131s] #Total wire length on LAYER MET1 = 52633 um.
[03/23 22:03:59   131s] #Total wire length on LAYER MET2 = 236118 um.
[03/23 22:03:59   131s] #Total wire length on LAYER MET3 = 233561 um.
[03/23 22:03:59   131s] #Total wire length on LAYER MET4 = 143016 um.
[03/23 22:03:59   131s] #Total wire length on LAYER MET5 = 80275 um.
[03/23 22:03:59   131s] #Total wire length on LAYER METTP = 3093 um.
[03/23 22:03:59   131s] #Total number of vias = 85792
[03/23 22:03:59   131s] #Up-Via Summary (total 85792):
[03/23 22:03:59   131s] #           
[03/23 22:03:59   131s] #-----------------------
[03/23 22:03:59   131s] #  Metal 1        42469
[03/23 22:03:59   131s] #  Metal 2        33285
[03/23 22:03:59   131s] #  Metal 3         7865
[03/23 22:03:59   131s] #  Metal 4         2088
[03/23 22:03:59   131s] #  Metal 5           85
[03/23 22:03:59   131s] #-----------------------
[03/23 22:03:59   131s] #                 85792 
[03/23 22:03:59   131s] #
[03/23 22:03:59   131s] #Total number of DRC violations = 0
[03/23 22:03:59   131s] #Total number of net violated process antenna rule = 0
[03/23 22:03:59   131s] #
[03/23 22:04:00   131s] #
[03/23 22:04:00   131s] #detailRoute statistics:
[03/23 22:04:00   131s] #Cpu time = 00:01:11
[03/23 22:04:00   131s] #Elapsed time = 00:01:11
[03/23 22:04:00   131s] #Increased memory = 13.37 (MB)
[03/23 22:04:00   131s] #Total memory = 832.30 (MB)
[03/23 22:04:00   131s] #Peak memory = 909.07 (MB)
[03/23 22:04:00   131s] #Number of warnings = 0
[03/23 22:04:00   131s] #Total number of warnings = 90
[03/23 22:04:00   131s] #Number of fails = 0
[03/23 22:04:00   131s] #Total number of fails = 0
[03/23 22:04:00   131s] #Complete detailRoute on Thu Mar 23 22:04:00 2023
[03/23 22:04:00   131s] #
[03/23 22:04:00   131s] 
[03/23 22:04:00   131s] globalDetailRoute
[03/23 22:04:00   131s] 
[03/23 22:04:00   131s] #Start globalDetailRoute on Thu Mar 23 22:04:00 2023
[03/23 22:04:00   131s] #
[03/23 22:04:02   133s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/23 22:04:02   133s] #Start routing data preparation.
[03/23 22:04:02   133s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:04:02   133s] #Maximum voltage of a net in the design = 1.800.
[03/23 22:04:02   133s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/23 22:04:02   133s] #Voltage range [0.000 - 1.800] has 12110 nets.
[03/23 22:04:02   133s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/23 22:04:02   133s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/23 22:04:02   133s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/23 22:04:02   133s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/23 22:04:02   133s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/23 22:04:02   133s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/23 22:04:02   134s] #Regenerating Ggrids automatically.
[03/23 22:04:02   134s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/23 22:04:02   134s] #Using automatically generated G-grids.
[03/23 22:04:02   134s] #Done routing data preparation.
[03/23 22:04:02   134s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 837.56 (MB), peak = 909.07 (MB)
[03/23 22:04:02   134s] #Merging special wires...
[03/23 22:04:02   134s] #WARNING (NRGR-22) Design is already detail routed.
[03/23 22:04:02   134s] #Cpu time = 00:00:01
[03/23 22:04:02   134s] #Elapsed time = 00:00:01
[03/23 22:04:02   134s] #Increased memory = 1.91 (MB)
[03/23 22:04:02   134s] #Total memory = 838.34 (MB)
[03/23 22:04:02   134s] #Peak memory = 909.07 (MB)
[03/23 22:04:03   134s] #
[03/23 22:04:03   134s] #Start Detail Routing..
[03/23 22:04:03   134s] #start 1st optimization iteration ...
[03/23 22:04:03   134s] #    number of violations = 0
[03/23 22:04:03   134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.38 (MB), peak = 909.07 (MB)
[03/23 22:04:03   135s] #Complete Detail Routing.
[03/23 22:04:03   135s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:04:03   135s] #Total wire length = 748696 um.
[03/23 22:04:03   135s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET1 = 52633 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET2 = 236118 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET3 = 233561 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET4 = 143016 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET5 = 80275 um.
[03/23 22:04:03   135s] #Total wire length on LAYER METTP = 3093 um.
[03/23 22:04:03   135s] #Total number of vias = 85792
[03/23 22:04:03   135s] #Up-Via Summary (total 85792):
[03/23 22:04:03   135s] #           
[03/23 22:04:03   135s] #-----------------------
[03/23 22:04:03   135s] #  Metal 1        42469
[03/23 22:04:03   135s] #  Metal 2        33285
[03/23 22:04:03   135s] #  Metal 3         7865
[03/23 22:04:03   135s] #  Metal 4         2088
[03/23 22:04:03   135s] #  Metal 5           85
[03/23 22:04:03   135s] #-----------------------
[03/23 22:04:03   135s] #                 85792 
[03/23 22:04:03   135s] #
[03/23 22:04:03   135s] #Total number of DRC violations = 0
[03/23 22:04:03   135s] #Cpu time = 00:00:01
[03/23 22:04:03   135s] #Elapsed time = 00:00:01
[03/23 22:04:03   135s] #Increased memory = 0.91 (MB)
[03/23 22:04:03   135s] #Total memory = 839.26 (MB)
[03/23 22:04:03   135s] #Peak memory = 909.07 (MB)
[03/23 22:04:03   135s] #
[03/23 22:04:03   135s] #start routing for process antenna violation fix ...
[03/23 22:04:03   135s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.75 (MB), peak = 909.07 (MB)
[03/23 22:04:03   135s] #
[03/23 22:04:03   135s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:04:03   135s] #Total wire length = 748696 um.
[03/23 22:04:03   135s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET1 = 52633 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET2 = 236118 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET3 = 233561 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET4 = 143016 um.
[03/23 22:04:03   135s] #Total wire length on LAYER MET5 = 80275 um.
[03/23 22:04:03   135s] #Total wire length on LAYER METTP = 3093 um.
[03/23 22:04:03   135s] #Total number of vias = 85792
[03/23 22:04:03   135s] #Up-Via Summary (total 85792):
[03/23 22:04:03   135s] #           
[03/23 22:04:03   135s] #-----------------------
[03/23 22:04:03   135s] #  Metal 1        42469
[03/23 22:04:03   135s] #  Metal 2        33285
[03/23 22:04:03   135s] #  Metal 3         7865
[03/23 22:04:03   135s] #  Metal 4         2088
[03/23 22:04:03   135s] #  Metal 5           85
[03/23 22:04:03   135s] #-----------------------
[03/23 22:04:03   135s] #                 85792 
[03/23 22:04:03   135s] #
[03/23 22:04:03   135s] #Total number of DRC violations = 0
[03/23 22:04:03   135s] #Total number of net violated process antenna rule = 0
[03/23 22:04:03   135s] #
[03/23 22:04:04   135s] #detailRoute Statistics:
[03/23 22:04:04   135s] #Cpu time = 00:00:01
[03/23 22:04:04   135s] #Elapsed time = 00:00:01
[03/23 22:04:04   135s] #Increased memory = 1.04 (MB)
[03/23 22:04:04   135s] #Total memory = 839.40 (MB)
[03/23 22:04:04   135s] #Peak memory = 909.07 (MB)
[03/23 22:04:04   135s] #
[03/23 22:04:04   135s] #globalDetailRoute statistics:
[03/23 22:04:04   135s] #Cpu time = 00:00:04
[03/23 22:04:04   135s] #Elapsed time = 00:00:04
[03/23 22:04:04   135s] #Increased memory = -2.19 (MB)
[03/23 22:04:04   135s] #Total memory = 830.11 (MB)
[03/23 22:04:04   135s] #Peak memory = 909.07 (MB)
[03/23 22:04:04   135s] #Number of warnings = 1
[03/23 22:04:04   135s] #Total number of warnings = 91
[03/23 22:04:04   135s] #Number of fails = 0
[03/23 22:04:04   135s] #Total number of fails = 0
[03/23 22:04:04   135s] #Complete globalDetailRoute on Thu Mar 23 22:04:04 2023
[03/23 22:04:04   135s] #
[03/23 22:04:04   135s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 22:04:04   135s] #spOpts: mergeVia=F 
[03/23 22:04:04   135s] Core basic site is core
[03/23 22:04:04   136s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:04:05   136s] #spOpts: mergeVia=F 
[03/23 22:04:05   136s] Switching SI Aware to true by default in postroute mode   
[03/23 22:04:05   136s] Info: 1 threads available for lower-level modules during optimization.
[03/23 22:04:05   136s] GigaOpt running with 1 threads.
[03/23 22:04:05   137s] Updating RC grid for preRoute extraction ...
[03/23 22:04:05   137s] Initializing multi-corner capacitance tables ... 
[03/23 22:04:05   137s] Initializing multi-corner resistance tables ...
[03/23 22:04:05   137s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/23 22:04:05   137s] Type 'man IMPTS-403' for more detail.
[03/23 22:04:08   139s] Effort level <high> specified for reg2reg path_group
[03/23 22:04:08   140s] Effort level <high> specified for reg2cgate path_group
[03/23 22:04:08   140s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1124.1M, totSessionCpu=0:02:19 **
[03/23 22:04:08   140s] #Created 1240 library cell signatures
[03/23 22:04:08   140s] #Created 12114 NETS and 0 SPECIALNETS signatures
[03/23 22:04:08   140s] #Created 16867 instance signatures
[03/23 22:04:08   140s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 860.98 (MB), peak = 909.07 (MB)
[03/23 22:04:08   140s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 860.99 (MB), peak = 909.07 (MB)
[03/23 22:04:08   140s] #spOpts: no_cmu 
[03/23 22:04:08   140s] Begin checking placement ... (start mem=1124.1M, init mem=1124.1M)
[03/23 22:04:08   140s] *info: Placed = 16786          (Fixed = 6388)
[03/23 22:04:08   140s] *info: Unplaced = 0           
[03/23 22:04:08   140s] Placement Density:23.15%(275008/1187718)
[03/23 22:04:08   140s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.0; mem=1124.1M)
[03/23 22:04:08   140s]  Initial DC engine is -> aae
[03/23 22:04:08   140s]  
[03/23 22:04:08   140s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 22:04:08   140s]  
[03/23 22:04:08   140s]  
[03/23 22:04:08   140s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 22:04:08   140s]  
[03/23 22:04:08   140s] Reset EOS DB
[03/23 22:04:08   140s] Ignoring AAE DB Resetting ...
[03/23 22:04:08   140s]  Set Options for AAE Based Opt flow 
[03/23 22:04:08   140s] *** opt_design -post_route ***
[03/23 22:04:08   140s] DRC Margin: user margin 0.0; extra margin 0
[03/23 22:04:08   140s] Setup Target Slack: user slack 0
[03/23 22:04:08   140s] Hold Target Slack: user slack 0
[03/23 22:04:08   140s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/23 22:04:08   140s] Opt: RC extraction mode changed to 'detail'
[03/23 22:04:09   141s] Multi-VT timing optimization disabled based on library information.
[03/23 22:04:09   141s] Summary for sequential cells idenfication: 
[03/23 22:04:09   141s] Identified SBFF number: 128
[03/23 22:04:09   141s] Identified MBFF number: 0
[03/23 22:04:09   141s] Not identified SBFF number: 0
[03/23 22:04:09   141s] Not identified MBFF number: 0
[03/23 22:04:09   141s] Number of sequential cells which are not FFs: 106
[03/23 22:04:09   141s] 
[03/23 22:04:09   141s] ** INFO : this run is activating 'postRoute' automaton
[03/23 22:04:09   141s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/23 22:04:09   141s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/23 22:04:09   141s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/23 22:04:09   141s] 
[03/23 22:04:09   141s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[03/23 22:04:09   141s] 
[03/23 22:04:09   141s] Type 'man IMPOPT-3663' for more detail.
[03/23 22:04:10   141s] 
[03/23 22:04:10   141s] Power view               = default_emulate_view
[03/23 22:04:10   141s] Number of VT partitions  = 3
[03/23 22:04:10   141s] Standard cells in design = 810
[03/23 22:04:10   141s] Instances in design      = 10556
[03/23 22:04:10   141s] 
[03/23 22:04:10   141s] Instance distribution across the VT partitions:
[03/23 22:04:10   141s] 
[03/23 22:04:10   141s]  LVT : inst = 5103 (48.3%), cells = 557 (69%)
[03/23 22:04:10   141s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5103 (48.3%)
[03/23 22:04:10   141s] 
[03/23 22:04:10   141s]  SVT : inst = 5383 (51.0%), cells = 197 (24%)
[03/23 22:04:10   141s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5383 (51.0%)
[03/23 22:04:10   141s] 
[03/23 22:04:10   141s]  HVT : inst = 0 (0.0%), cells = 29 (4%)
[03/23 22:04:10   141s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)
[03/23 22:04:10   141s] 
[03/23 22:04:10   141s] Reporting took 0 sec
[03/23 22:04:10   141s] Extraction called for design 'miniMIPS_chip' of instances=16866 and nets=12114 using extraction engine 'postRoute' at effort level 'low' .
[03/23 22:04:10   141s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/23 22:04:10   141s] Type 'man IMPEXT-3530' for more detail.
[03/23 22:04:10   141s] PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
[03/23 22:04:10   141s] RC Extraction called in multi-corner(1) mode.
[03/23 22:04:10   141s] Process corner(s) are loaded.
[03/23 22:04:10   141s]  Corner: default_emulate_rc_corner
[03/23 22:04:10   141s] extractDetailRC Option : -outfile /tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d  -extended
[03/23 22:04:10   141s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[03/23 22:04:10   141s]       RC Corner Indexes            0   
[03/23 22:04:10   141s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:04:10   141s] Coupling Cap. Scaling Factor : 1.00000 
[03/23 22:04:10   141s] Resistance Scaling Factor    : 1.00000 
[03/23 22:04:10   141s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:04:10   141s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:04:10   141s] Shrink Factor                : 1.00000
[03/23 22:04:10   141s] Initializing multi-corner capacitance tables ... 
[03/23 22:04:10   141s] Initializing multi-corner resistance tables ...
[03/23 22:04:10   142s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1118.1M)
[03/23 22:04:10   142s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for storing RC.
[03/23 22:04:10   142s] Extracted 10.0022% (CPU Time= 0:00:00.4  MEM= 1182.2M)
[03/23 22:04:10   142s] Extracted 20.0022% (CPU Time= 0:00:00.5  MEM= 1182.2M)
[03/23 22:04:10   142s] Extracted 30.0022% (CPU Time= 0:00:00.6  MEM= 1182.2M)
[03/23 22:04:11   142s] Extracted 40.0022% (CPU Time= 0:00:00.9  MEM= 1182.2M)
[03/23 22:04:11   143s] Extracted 50.0022% (CPU Time= 0:00:01.0  MEM= 1182.2M)
[03/23 22:04:11   143s] Extracted 60.0022% (CPU Time= 0:00:01.1  MEM= 1182.2M)
[03/23 22:04:11   143s] Extracted 70.0022% (CPU Time= 0:00:01.3  MEM= 1182.2M)
[03/23 22:04:11   143s] Extracted 80.0022% (CPU Time= 0:00:01.7  MEM= 1186.2M)
[03/23 22:04:11   143s] Extracted 90.0022% (CPU Time= 0:00:01.8  MEM= 1186.2M)
[03/23 22:04:12   144s] Extracted 100% (CPU Time= 0:00:02.1  MEM= 1186.2M)
[03/23 22:04:12   144s] Number of Extracted Resistors     : 182687
[03/23 22:04:12   144s] Number of Extracted Ground Cap.   : 188617
[03/23 22:04:12   144s] Number of Extracted Coupling Cap. : 412544
[03/23 22:04:12   144s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:04:12   144s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/23 22:04:12   144s]  Corner: default_emulate_rc_corner
[03/23 22:04:12   144s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1174.2M)
[03/23 22:04:12   144s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb_Filter.rcdb.d' for storing RC.
[03/23 22:04:12   144s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:04:12   144s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1174.195M)
[03/23 22:04:12   144s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:04:12   144s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1174.195M)
[03/23 22:04:12   144s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:02.0  MEM: 1174.195M)
[03/23 22:04:12   144s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:04:12   144s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1174.2M)
[03/23 22:04:12   144s] Initializing multi-corner capacitance tables ... 
[03/23 22:04:12   144s] Initializing multi-corner resistance tables ...
[03/23 22:04:12   144s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:12   144s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/23 22:04:12   144s]  
[03/23 22:04:12   144s] **INFO: Starting Blocking QThread with 1 CPU
[03/23 22:04:12   144s]    ____________________________________________________________________
[03/23 22:04:12   144s] __/ message from Blocking QThread
[03/23 22:04:13   144s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:04:13   144s] Begin IPO call back ...
[03/23 22:04:13   144s] End IPO call back ...
[03/23 22:04:13   144s] #################################################################################
[03/23 22:04:13   144s] # Design Stage: PostRoute
[03/23 22:04:13   144s] # Design Name: miniMIPS_chip
[03/23 22:04:13   144s] # Design Mode: 90nm
[03/23 22:04:13   144s] # Analysis Mode: MMMC OCV 
[03/23 22:04:13   144s] # Parasitics Mode: SPEF/RCDB
[03/23 22:04:13   144s] # Signoff Settings: SI On 
[03/23 22:04:13   144s] #################################################################################
[03/23 22:04:14   144s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[03/23 22:04:14   144s] First Iteration Infinite Tw... 
[03/23 22:04:14   144s] Calculate late delays in OCV mode...
[03/23 22:04:14   144s] Calculate early delays in OCV mode...
[03/23 22:04:14   144s] Topological Sorting (CPU = 0:00:00.0, MEM = 16.6M, InitMEM = 16.6M)
[03/23 22:04:23   144s] AAE_INFO-618: Total number of nets in the design is 12114,  99.8 percent of the nets selected for SI analysis
[03/23 22:04:23   144s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/23 22:04:23   144s] End delay calculation. (MEM=0 CPU=0:00:07.9 REAL=0:00:08.0)
[03/23 22:04:23   144s] *** CDM Built up (cpu=0:00:09.4  real=0:00:10.0  mem= 0.0M) ***
[03/23 22:04:24   144s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/23 22:04:24   144s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:04:24   144s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/23 22:04:24   144s] 
[03/23 22:04:24   144s] Executing IPO callback for view pruning ..
[03/23 22:04:24   144s] 
[03/23 22:04:24   144s] Active hold views:
[03/23 22:04:24   144s]  default_emulate_view
[03/23 22:04:24   144s]   Dominating endpoints: 0
[03/23 22:04:24   144s]   Dominating TNS: -0.000
[03/23 22:04:24   144s] 
[03/23 22:04:24   144s] Starting SI iteration 2
[03/23 22:04:24   144s] AAE_INFO: 1 threads acquired from CTE.
[03/23 22:04:24   144s] Calculate late delays in OCV mode...
[03/23 22:04:24   144s] Calculate early delays in OCV mode...
[03/23 22:04:24   144s] AAE_INFO-618: Total number of nets in the design is 12114,  0.0 percent of the nets selected for SI analysis
[03/23 22:04:24   144s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 22:04:24   144s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[03/23 22:04:25   144s] *** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=0:00:12.3 mem=0.0M)
[03/23 22:04:25   144s] Done building cte hold timing graph (fixHold) cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:00:12.3 mem=0.0M ***
 
[03/23 22:04:26   158s] _______________________________________________________________________
[03/23 22:04:26   158s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:04:26   158s] Begin IPO call back ...
[03/23 22:04:26   158s] End IPO call back ...
[03/23 22:04:26   158s] #################################################################################
[03/23 22:04:26   158s] # Design Stage: PostRoute
[03/23 22:04:26   158s] # Design Name: miniMIPS_chip
[03/23 22:04:26   158s] # Design Mode: 90nm
[03/23 22:04:26   158s] # Analysis Mode: MMMC OCV 
[03/23 22:04:26   158s] # Parasitics Mode: SPEF/RCDB
[03/23 22:04:26   158s] # Signoff Settings: SI On 
[03/23 22:04:26   158s] #################################################################################
[03/23 22:04:26   158s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[03/23 22:04:26   158s] First Iteration Infinite Tw... 
[03/23 22:04:26   158s] Calculate early delays in OCV mode...
[03/23 22:04:26   158s] Calculate late delays in OCV mode...
[03/23 22:04:26   158s] Topological Sorting (CPU = 0:00:00.0, MEM = 1266.6M, InitMEM = 1266.6M)
[03/23 22:04:35   167s] AAE_INFO-618: Total number of nets in the design is 12114,  99.8 percent of the nets selected for SI analysis
[03/23 22:04:36   168s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/23 22:04:36   168s] End delay calculation. (MEM=1359.22 CPU=0:00:08.2 REAL=0:00:09.0)
[03/23 22:04:36   168s] *** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 1359.2M) ***
[03/23 22:04:36   168s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1359.2M)
[03/23 22:04:36   168s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:04:37   169s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1359.2M)
[03/23 22:04:37   169s] 
[03/23 22:04:37   169s] Executing IPO callback for view pruning ..
[03/23 22:04:37   169s] 
[03/23 22:04:37   169s] Active setup views:
[03/23 22:04:37   169s]  default_emulate_view
[03/23 22:04:37   169s]   Dominating endpoints: 0
[03/23 22:04:37   169s]   Dominating TNS: -0.000
[03/23 22:04:37   169s] 
[03/23 22:04:37   169s] Starting SI iteration 2
[03/23 22:04:37   169s] AAE_INFO: 1 threads acquired from CTE.
[03/23 22:04:37   169s] Calculate early delays in OCV mode...
[03/23 22:04:37   169s] Calculate late delays in OCV mode...
[03/23 22:04:37   169s] AAE_INFO-618: Total number of nets in the design is 12114,  1.0 percent of the nets selected for SI analysis
[03/23 22:04:37   169s] End delay calculation. (MEM=1335.27 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 22:04:37   169s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1335.3M) ***
[03/23 22:04:38   170s] *** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:02:48 mem=1335.3M)
[03/23 22:04:38   170s] Restoring autoHoldViews:  default_emulate_view
[03/23 22:04:38   170s] 
[03/23 22:04:38   170s] ------------------------------------------------------------
[03/23 22:04:38   170s]      Initial SI Timing Summary                             
[03/23 22:04:38   170s] ------------------------------------------------------------
[03/23 22:04:38   170s] 
[03/23 22:04:38   170s] Setup views included:
[03/23 22:04:38   170s]  default_emulate_view 
[03/23 22:04:38   170s] 
[03/23 22:04:38   170s] +--------------------+---------+---------+---------+---------+
[03/23 22:04:38   170s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/23 22:04:38   170s] +--------------------+---------+---------+---------+---------+
[03/23 22:04:38   170s] |           WNS (ns):|  0.000  |  0.000  |  2.575  |  4.189  |
[03/23 22:04:38   170s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/23 22:04:38   170s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/23 22:04:38   170s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/23 22:04:38   170s] +--------------------+---------+---------+---------+---------+
[03/23 22:04:38   170s] 
[03/23 22:04:38   170s] +----------------+-------------------------------+------------------+
[03/23 22:04:38   170s] |                |              Real             |       Total      |
[03/23 22:04:38   170s] |    DRVs        +------------------+------------+------------------|
[03/23 22:04:38   170s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/23 22:04:38   170s] +----------------+------------------+------------+------------------+
[03/23 22:04:38   170s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/23 22:04:38   170s] |   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
[03/23 22:04:38   170s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:04:38   170s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:04:38   170s] +----------------+------------------+------------+------------------+
[03/23 22:04:38   170s] 
[03/23 22:04:38   170s] Density: 23.154%
[03/23 22:04:38   170s] Total number of glitch violations: 0
[03/23 22:04:38   170s] ------------------------------------------------------------
[03/23 22:04:38   170s] **opt_design ... cpu = 0:00:29, real = 0:00:30, mem = 1253.8M, totSessionCpu=0:02:48 **
[03/23 22:04:38   170s] Setting latch borrow mode to budget during optimization.
[03/23 22:04:39   171s] Glitch fixing enabled
[03/23 22:04:39   171s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/23 22:04:39   171s] optDesignOneStep: Leakage Power Flow
[03/23 22:04:39   171s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/23 22:04:39   171s] **INFO: Start fixing DRV (Mem = 1320.55M) ...
[03/23 22:04:39   171s] **INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
[03/23 22:04:39   171s] **INFO: Start fixing DRV iteration 1 ...
[03/23 22:04:39   171s] Begin: GigaOpt DRV Optimization
[03/23 22:04:39   171s] Glitch fixing enabled
[03/23 22:04:39   171s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:04:39   171s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/23 22:04:39   171s] Info: 70 io nets excluded
[03/23 22:04:39   171s] Info: 90 clock nets excluded from IPO operation.
[03/23 22:04:39   171s] Summary for sequential cells idenfication: 
[03/23 22:04:39   171s] Identified SBFF number: 128
[03/23 22:04:39   171s] Identified MBFF number: 0
[03/23 22:04:39   171s] Not identified SBFF number: 0
[03/23 22:04:39   171s] Not identified MBFF number: 0
[03/23 22:04:39   171s] Number of sequential cells which are not FFs: 106
[03/23 22:04:39   171s] 
[03/23 22:04:40   172s] DRV pessimism of 5.00% is used.
[03/23 22:04:40   172s] PhyDesignGrid: maxLocalDensity 0.96
[03/23 22:04:40   172s] #spOpts: mergeVia=F 
[03/23 22:04:44   176s] DEBUG: @coeDRVCandCache::init.
[03/23 22:04:44   176s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:44   176s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/23 22:04:44   176s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:44   176s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/23 22:04:44   176s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:44   176s] Info: violation cost 8.206033 (cap = 0.689085, tran = 7.516947, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:04:44   176s] |    16   |    32   |     5   |      5  |     0   |     0   |     0   |     0   |     0   |     0   | 0.80 |          0|          0|          0|  23.15  |            |           |
[03/23 22:04:44   176s] Info: violation cost 6.160342 (cap = 0.413075, tran = 5.747267, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 22:04:44   176s] |    13   |    26   |     4   |      4  |     0   |     0   |     0   |     0   |     0   |     0   | 0.80 |          0|          0|          0|  23.15  |   0:00:00.0|    1537.5M|
[03/23 22:04:44   176s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 22:04:44   176s] 
[03/23 22:04:44   176s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1537.5M) ***
[03/23 22:04:44   176s] 
[03/23 22:04:44   176s] Begin: glitch net info
[03/23 22:04:44   176s] glitch slack range: number of glitch nets
[03/23 22:04:44   176s] glitch slack < -0.32 : 0
[03/23 22:04:44   176s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:04:44   176s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:04:44   176s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:04:44   176s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:04:44   176s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:04:44   176s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:04:44   176s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:04:44   176s] -0.04 < glitch slack : 0
[03/23 22:04:44   176s] End: glitch net info
[03/23 22:04:44   176s] DEBUG: @coeDRVCandCache::cleanup.
[03/23 22:04:44   177s] drv optimizer changes nothing and skips refinePlace
[03/23 22:04:44   177s] End: GigaOpt DRV Optimization
[03/23 22:04:44   177s] **opt_design ... cpu = 0:00:35, real = 0:00:36, mem = 1413.1M, totSessionCpu=0:02:55 **
[03/23 22:04:44   177s] *info:
[03/23 22:04:44   177s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1413.14M).
[03/23 22:04:45   177s] 
[03/23 22:04:45   177s] ------------------------------------------------------------
[03/23 22:04:45   177s]      SI Timing Summary (cpu=0.09min real=0.08min mem=1413.1M)                             
[03/23 22:04:45   177s] ------------------------------------------------------------
[03/23 22:04:45   177s] 
[03/23 22:04:45   177s] Setup views included:
[03/23 22:04:45   177s]  default_emulate_view 
[03/23 22:04:45   177s] 
[03/23 22:04:45   177s] +--------------------+---------+---------+---------+---------+
[03/23 22:04:45   177s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/23 22:04:45   177s] +--------------------+---------+---------+---------+---------+
[03/23 22:04:45   177s] |           WNS (ns):|  0.799  |  0.799  |  1.288  |  5.034  |
[03/23 22:04:45   177s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/23 22:04:45   177s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/23 22:04:45   177s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/23 22:04:45   177s] +--------------------+---------+---------+---------+---------+
[03/23 22:04:45   177s] 
[03/23 22:04:45   177s] +----------------+-------------------------------+------------------+
[03/23 22:04:45   177s] |                |              Real             |       Total      |
[03/23 22:04:45   177s] |    DRVs        +------------------+------------+------------------|
[03/23 22:04:45   177s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/23 22:04:45   177s] +----------------+------------------+------------+------------------+
[03/23 22:04:45   177s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/23 22:04:45   177s] |   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
[03/23 22:04:45   177s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:04:45   177s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:04:45   177s] +----------------+------------------+------------+------------------+
[03/23 22:04:45   177s] 
[03/23 22:04:45   177s] Density: 23.154%
[03/23 22:04:45   177s] Total number of glitch violations: 0
[03/23 22:04:45   177s] ------------------------------------------------------------
[03/23 22:04:45   177s] **opt_design ... cpu = 0:00:36, real = 0:00:37, mem = 1413.1M, totSessionCpu=0:02:55 **
[03/23 22:04:45   177s] *** Timing Is met
[03/23 22:04:45   177s] *** Check timing (0:00:00.0)
[03/23 22:04:45   177s] *** Setup timing is met (target slack 0ns)
[03/23 22:04:45   177s]   Timing Snapshot: (REF)
[03/23 22:04:45   177s]      Weighted WNS: 0.000
[03/23 22:04:45   177s]       All  PG WNS: 0.000
[03/23 22:04:45   177s]       High PG WNS: 0.000
[03/23 22:04:45   177s]       All  PG TNS: 0.000
[03/23 22:04:45   177s]       High PG TNS: 0.000
[03/23 22:04:45   177s]          Tran DRV: 0
[03/23 22:04:45   177s]           Cap DRV: 4
[03/23 22:04:45   177s]        Fanout DRV: 0
[03/23 22:04:45   177s]            Glitch: 0
[03/23 22:04:45   177s]    Category Slack: { [L, 0.799] [H, 0.799] [H, 0.799] }
[03/23 22:04:45   177s] 
[03/23 22:04:45   178s] Default Rule : ""
[03/23 22:04:45   178s] Non Default Rules :
[03/23 22:04:45   178s] Worst Slack : 0.799 ns
[03/23 22:04:45   178s] Total 0 nets layer assigned (0.1).
[03/23 22:04:45   178s] GigaOpt: setting up router preferences
[03/23 22:04:46   178s] GigaOpt: 0 nets assigned router directives
[03/23 22:04:46   178s] 
[03/23 22:04:46   178s] Start Assign Priority Nets ...
[03/23 22:04:46   178s] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/23 22:04:46   178s] Existing Priority Nets 0 (0.0%)
[03/23 22:04:46   178s] Assigned Priority Nets 0 (0.0%)
[03/23 22:04:46   178s] Default Rule : ""
[03/23 22:04:46   178s] Non Default Rules :
[03/23 22:04:46   178s] Worst Slack : 0.799 ns
[03/23 22:04:46   178s] Total 0 nets layer assigned (0.3).
[03/23 22:04:46   178s] GigaOpt: setting up router preferences
[03/23 22:04:46   178s] GigaOpt: 0 nets assigned router directives
[03/23 22:04:46   178s] 
[03/23 22:04:46   178s] Start Assign Priority Nets ...
[03/23 22:04:46   178s] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/23 22:04:46   178s] Existing Priority Nets 0 (0.0%)
[03/23 22:04:46   178s] Assigned Priority Nets 0 (0.0%)
[03/23 22:04:47   179s] 
[03/23 22:04:47   179s] ------------------------------------------------------------
[03/23 22:04:47   179s]         Pre-ecoRoute Summary                             
[03/23 22:04:47   179s] ------------------------------------------------------------
[03/23 22:04:47   179s] 
[03/23 22:04:47   179s] Setup views included:
[03/23 22:04:47   179s]  default_emulate_view 
[03/23 22:04:47   179s] 
[03/23 22:04:47   179s] +--------------------+---------+---------+---------+---------+
[03/23 22:04:47   179s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/23 22:04:47   179s] +--------------------+---------+---------+---------+---------+
[03/23 22:04:47   179s] |           WNS (ns):|  0.799  |  0.799  |  1.288  |  5.034  |
[03/23 22:04:47   179s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/23 22:04:47   179s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/23 22:04:47   179s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/23 22:04:47   179s] +--------------------+---------+---------+---------+---------+
[03/23 22:04:47   179s] 
[03/23 22:04:47   179s] +----------------+-------------------------------+------------------+
[03/23 22:04:47   179s] |                |              Real             |       Total      |
[03/23 22:04:47   179s] |    DRVs        +------------------+------------+------------------|
[03/23 22:04:47   179s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/23 22:04:47   179s] +----------------+------------------+------------+------------------+
[03/23 22:04:47   179s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/23 22:04:47   179s] |   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
[03/23 22:04:47   179s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:04:47   179s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:04:47   179s] +----------------+------------------+------------+------------------+
[03/23 22:04:47   179s] 
[03/23 22:04:47   179s] Density: 23.154%
[03/23 22:04:47   179s] Total number of glitch violations: 0
[03/23 22:04:47   179s] ------------------------------------------------------------
[03/23 22:04:47   179s] -routeWithEco false                      # bool, default=false
[03/23 22:04:47   179s] -routeWithEco true                       # bool, default=false, user setting
[03/23 22:04:47   179s] -routeSelectedNetOnly false              # bool, default=false
[03/23 22:04:47   179s] -routeWithTimingDriven false             # bool, default=false
[03/23 22:04:47   179s] -routeWithSiDriven false                 # bool, default=false
[03/23 22:04:47   179s] 
[03/23 22:04:47   179s] globalDetailRoute
[03/23 22:04:47   179s] 
[03/23 22:04:47   179s] #setNanoRouteMode -routeWithEco true
[03/23 22:04:47   179s] #Start globalDetailRoute on Thu Mar 23 22:04:47 2023
[03/23 22:04:47   179s] #
[03/23 22:04:47   179s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:04:49   181s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/23 22:04:49   181s] #Loading the last recorded routing design signature
[03/23 22:04:49   181s] #Created 1120 NETS and 0 SPECIALNETS new signatures
[03/23 22:04:49   181s] #No placement changes detected since last routing
[03/23 22:04:49   181s] #Start routing data preparation.
[03/23 22:04:49   181s] #Minimum voltage of a net in the design = 0.000.
[03/23 22:04:49   181s] #Maximum voltage of a net in the design = 1.800.
[03/23 22:04:49   181s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/23 22:04:49   181s] #Voltage range [0.000 - 1.800] has 12110 nets.
[03/23 22:04:49   181s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/23 22:04:49   181s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/23 22:04:49   181s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/23 22:04:49   181s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/23 22:04:49   181s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/23 22:04:49   181s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/23 22:04:50   182s] #Regenerating Ggrids automatically.
[03/23 22:04:50   182s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/23 22:04:50   182s] #Using automatically generated G-grids.
[03/23 22:04:50   182s] #Done routing data preparation.
[03/23 22:04:50   182s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 972.74 (MB), peak = 1047.38 (MB)
[03/23 22:04:50   182s] #Merging special wires...
[03/23 22:04:50   182s] #
[03/23 22:04:50   182s] #Connectivity extraction summary:
[03/23 22:04:50   182s] #1120 routed nets are extracted.
[03/23 22:04:50   182s] #10483 routed nets are imported.
[03/23 22:04:50   182s] #511 nets are fixed|skipped|trivial (not extracted).
[03/23 22:04:50   182s] #Total number of nets = 12114.
[03/23 22:04:50   182s] #
[03/23 22:04:50   182s] #Found 0 nets for post-route si or timing fixing.
[03/23 22:04:50   182s] #WARNING (NRGR-22) Design is already detail routed.
[03/23 22:04:50   182s] #Cpu time = 00:00:01
[03/23 22:04:50   182s] #Elapsed time = 00:00:01
[03/23 22:04:50   182s] #Increased memory = 0.62 (MB)
[03/23 22:04:50   182s] #Total memory = 972.76 (MB)
[03/23 22:04:50   182s] #Peak memory = 1047.38 (MB)
[03/23 22:04:50   182s] #
[03/23 22:04:50   182s] #Start Detail Routing..
[03/23 22:04:50   182s] #start initial detail routing ...
[03/23 22:04:50   182s] #    number of violations = 0
[03/23 22:04:50   182s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.27 (MB), peak = 1047.38 (MB)
[03/23 22:04:50   182s] #start 1st optimization iteration ...
[03/23 22:04:51   183s] #    number of violations = 0
[03/23 22:04:51   183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.52 (MB), peak = 1047.38 (MB)
[03/23 22:04:51   183s] #Complete Detail Routing.
[03/23 22:04:51   183s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:04:51   183s] #Total wire length = 748696 um.
[03/23 22:04:51   183s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET1 = 52633 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET2 = 236118 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET3 = 233561 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET4 = 143016 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET5 = 80275 um.
[03/23 22:04:51   183s] #Total wire length on LAYER METTP = 3093 um.
[03/23 22:04:51   183s] #Total number of vias = 85792
[03/23 22:04:51   183s] #Up-Via Summary (total 85792):
[03/23 22:04:51   183s] #           
[03/23 22:04:51   183s] #-----------------------
[03/23 22:04:51   183s] #  Metal 1        42469
[03/23 22:04:51   183s] #  Metal 2        33285
[03/23 22:04:51   183s] #  Metal 3         7865
[03/23 22:04:51   183s] #  Metal 4         2088
[03/23 22:04:51   183s] #  Metal 5           85
[03/23 22:04:51   183s] #-----------------------
[03/23 22:04:51   183s] #                 85792 
[03/23 22:04:51   183s] #
[03/23 22:04:51   183s] #Total number of DRC violations = 0
[03/23 22:04:51   183s] #Cpu time = 00:00:01
[03/23 22:04:51   183s] #Elapsed time = 00:00:01
[03/23 22:04:51   183s] #Increased memory = 0.43 (MB)
[03/23 22:04:51   183s] #Total memory = 973.19 (MB)
[03/23 22:04:51   183s] #Peak memory = 1047.38 (MB)
[03/23 22:04:51   183s] #
[03/23 22:04:51   183s] #start routing for process antenna violation fix ...
[03/23 22:04:51   183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.66 (MB), peak = 1047.38 (MB)
[03/23 22:04:51   183s] #
[03/23 22:04:51   183s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:04:51   183s] #Total wire length = 748696 um.
[03/23 22:04:51   183s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET1 = 52633 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET2 = 236118 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET3 = 233561 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET4 = 143016 um.
[03/23 22:04:51   183s] #Total wire length on LAYER MET5 = 80275 um.
[03/23 22:04:51   183s] #Total wire length on LAYER METTP = 3093 um.
[03/23 22:04:51   183s] #Total number of vias = 85792
[03/23 22:04:51   183s] #Up-Via Summary (total 85792):
[03/23 22:04:51   183s] #           
[03/23 22:04:51   183s] #-----------------------
[03/23 22:04:51   183s] #  Metal 1        42469
[03/23 22:04:51   183s] #  Metal 2        33285
[03/23 22:04:51   183s] #  Metal 3         7865
[03/23 22:04:51   183s] #  Metal 4         2088
[03/23 22:04:51   183s] #  Metal 5           85
[03/23 22:04:51   183s] #-----------------------
[03/23 22:04:51   183s] #                 85792 
[03/23 22:04:51   183s] #
[03/23 22:04:51   183s] #Total number of DRC violations = 0
[03/23 22:04:51   183s] #Total number of net violated process antenna rule = 0
[03/23 22:04:51   183s] #
[03/23 22:04:52   184s] #
[03/23 22:04:52   184s] #Start Post Route wire spreading..
[03/23 22:04:52   184s] #
[03/23 22:04:52   184s] #Start data preparation for wire spreading...
[03/23 22:04:52   184s] #
[03/23 22:04:52   184s] #Data preparation is done on Thu Mar 23 22:04:52 2023
[03/23 22:04:52   184s] #
[03/23 22:04:52   184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.67 (MB), peak = 1047.38 (MB)
[03/23 22:04:52   184s] #
[03/23 22:04:52   184s] #Start Post Route Wire Spread.
[03/23 22:04:54   186s] #Done with 6296 horizontal wires in 3 hboxes and 6042 vertical wires in 3 hboxes.
[03/23 22:04:54   186s] #Complete Post Route Wire Spread.
[03/23 22:04:54   186s] #
[03/23 22:04:54   186s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:04:54   186s] #Total wire length = 761797 um.
[03/23 22:04:54   186s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET1 = 53231 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET2 = 239983 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET3 = 239396 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET4 = 145237 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET5 = 80833 um.
[03/23 22:04:54   186s] #Total wire length on LAYER METTP = 3116 um.
[03/23 22:04:54   186s] #Total number of vias = 85792
[03/23 22:04:54   186s] #Up-Via Summary (total 85792):
[03/23 22:04:54   186s] #           
[03/23 22:04:54   186s] #-----------------------
[03/23 22:04:54   186s] #  Metal 1        42469
[03/23 22:04:54   186s] #  Metal 2        33285
[03/23 22:04:54   186s] #  Metal 3         7865
[03/23 22:04:54   186s] #  Metal 4         2088
[03/23 22:04:54   186s] #  Metal 5           85
[03/23 22:04:54   186s] #-----------------------
[03/23 22:04:54   186s] #                 85792 
[03/23 22:04:54   186s] #
[03/23 22:04:54   186s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1012.82 (MB), peak = 1047.38 (MB)
[03/23 22:04:54   186s] #
[03/23 22:04:54   186s] #Post Route wire spread is done.
[03/23 22:04:54   186s] #Total number of nets with non-default rule or having extra spacing = 90
[03/23 22:04:54   186s] #Total wire length = 761797 um.
[03/23 22:04:54   186s] #Total half perimeter of net bounding box = 629894 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET1 = 53231 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET2 = 239983 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET3 = 239396 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET4 = 145237 um.
[03/23 22:04:54   186s] #Total wire length on LAYER MET5 = 80833 um.
[03/23 22:04:54   186s] #Total wire length on LAYER METTP = 3116 um.
[03/23 22:04:54   186s] #Total number of vias = 85792
[03/23 22:04:54   186s] #Up-Via Summary (total 85792):
[03/23 22:04:54   186s] #           
[03/23 22:04:54   186s] #-----------------------
[03/23 22:04:54   186s] #  Metal 1        42469
[03/23 22:04:54   186s] #  Metal 2        33285
[03/23 22:04:54   186s] #  Metal 3         7865
[03/23 22:04:54   186s] #  Metal 4         2088
[03/23 22:04:54   186s] #  Metal 5           85
[03/23 22:04:54   186s] #-----------------------
[03/23 22:04:54   186s] #                 85792 
[03/23 22:04:54   186s] #
[03/23 22:04:54   186s] #detailRoute Statistics:
[03/23 22:04:54   186s] #Cpu time = 00:00:04
[03/23 22:04:54   186s] #Elapsed time = 00:00:04
[03/23 22:04:54   186s] #Increased memory = 8.20 (MB)
[03/23 22:04:54   186s] #Total memory = 980.95 (MB)
[03/23 22:04:54   186s] #Peak memory = 1047.38 (MB)
[03/23 22:04:54   186s] #Updating routing design signature
[03/23 22:04:54   186s] #Created 1240 library cell signatures
[03/23 22:04:54   186s] #Created 12114 NETS and 0 SPECIALNETS signatures
[03/23 22:04:54   186s] #Created 16867 instance signatures
[03/23 22:04:54   186s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.96 (MB), peak = 1047.38 (MB)
[03/23 22:04:54   186s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.96 (MB), peak = 1047.38 (MB)
[03/23 22:04:55   187s] #
[03/23 22:04:55   187s] #globalDetailRoute statistics:
[03/23 22:04:55   187s] #Cpu time = 00:00:08
[03/23 22:04:55   187s] #Elapsed time = 00:00:08
[03/23 22:04:55   187s] #Increased memory = -89.56 (MB)
[03/23 22:04:55   187s] #Total memory = 947.49 (MB)
[03/23 22:04:55   187s] #Peak memory = 1047.38 (MB)
[03/23 22:04:55   187s] #Number of warnings = 1
[03/23 22:04:55   187s] #Total number of warnings = 92
[03/23 22:04:55   187s] #Number of fails = 0
[03/23 22:04:55   187s] #Total number of fails = 0
[03/23 22:04:55   187s] #Complete globalDetailRoute on Thu Mar 23 22:04:55 2023
[03/23 22:04:55   187s] #
[03/23 22:04:55   187s] **opt_design ... cpu = 0:00:46, real = 0:00:47, mem = 1279.9M, totSessionCpu=0:03:05 **
[03/23 22:04:55   187s] -routeWithEco false                      # bool, default=false
[03/23 22:04:55   187s] -routeSelectedNetOnly false              # bool, default=false
[03/23 22:04:55   187s] -routeWithTimingDriven false             # bool, default=false
[03/23 22:04:55   187s] -routeWithSiDriven false                 # bool, default=false
[03/23 22:04:55   187s] Extraction called for design 'miniMIPS_chip' of instances=16866 and nets=12114 using extraction engine 'postRoute' at effort level 'low' .
[03/23 22:04:55   187s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/23 22:04:55   187s] Type 'man IMPEXT-3530' for more detail.
[03/23 22:04:55   187s] PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
[03/23 22:04:55   187s] RC Extraction called in multi-corner(1) mode.
[03/23 22:04:55   187s] Process corner(s) are loaded.
[03/23 22:04:55   187s]  Corner: default_emulate_rc_corner
[03/23 22:04:55   187s] extractDetailRC Option : -outfile /tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d -maxResLength 200  -extended
[03/23 22:04:55   187s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[03/23 22:04:55   187s]       RC Corner Indexes            0   
[03/23 22:04:55   187s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:04:55   187s] Coupling Cap. Scaling Factor : 1.00000 
[03/23 22:04:55   187s] Resistance Scaling Factor    : 1.00000 
[03/23 22:04:55   187s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:04:55   187s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:04:55   187s] Shrink Factor                : 1.00000
[03/23 22:04:55   187s] Initializing multi-corner capacitance tables ... 
[03/23 22:04:55   187s] Initializing multi-corner resistance tables ...
[03/23 22:04:55   187s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1279.9M)
[03/23 22:04:55   187s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for storing RC.
[03/23 22:04:55   187s] Extracted 10.0011% (CPU Time= 0:00:00.4  MEM= 1320.0M)
[03/23 22:04:55   188s] Extracted 20.0015% (CPU Time= 0:00:00.6  MEM= 1320.0M)
[03/23 22:04:55   188s] Extracted 30.0011% (CPU Time= 0:00:00.8  MEM= 1320.0M)
[03/23 22:04:56   188s] Extracted 40.0015% (CPU Time= 0:00:01.1  MEM= 1320.0M)
[03/23 22:04:56   188s] Extracted 50.0011% (CPU Time= 0:00:01.2  MEM= 1320.0M)
[03/23 22:04:56   188s] Extracted 60.0015% (CPU Time= 0:00:01.4  MEM= 1320.0M)
[03/23 22:04:56   189s] Extracted 70.0011% (CPU Time= 0:00:01.6  MEM= 1320.0M)
[03/23 22:04:57   189s] Extracted 80.0015% (CPU Time= 0:00:01.9  MEM= 1324.0M)
[03/23 22:04:57   189s] Extracted 90.0011% (CPU Time= 0:00:02.3  MEM= 1324.0M)
[03/23 22:04:57   190s] Extracted 100% (CPU Time= 0:00:02.7  MEM= 1324.0M)
[03/23 22:04:57   190s] Number of Extracted Resistors     : 229269
[03/23 22:04:57   190s] Number of Extracted Ground Cap.   : 235199
[03/23 22:04:57   190s] Number of Extracted Coupling Cap. : 501984
[03/23 22:04:57   190s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:04:57   190s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/23 22:04:57   190s]  Corner: default_emulate_rc_corner
[03/23 22:04:57   190s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1312.0M)
[03/23 22:04:57   190s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb_Filter.rcdb.d' for storing RC.
[03/23 22:04:58   190s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:04:58   190s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1312.008M)
[03/23 22:04:58   190s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:04:58   190s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1312.008M)
[03/23 22:04:58   190s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.2  Real Time: 0:00:03.0  MEM: 1312.008M)
[03/23 22:04:58   190s] **opt_design ... cpu = 0:00:49, real = 0:00:50, mem = 1279.9M, totSessionCpu=0:03:08 **
[03/23 22:04:58   190s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:04:58   190s] Begin IPO call back ...
[03/23 22:04:58   190s] End IPO call back ...
[03/23 22:04:58   191s] #################################################################################
[03/23 22:04:58   191s] # Design Stage: PostRoute
[03/23 22:04:58   191s] # Design Name: miniMIPS_chip
[03/23 22:04:58   191s] # Design Mode: 90nm
[03/23 22:04:58   191s] # Analysis Mode: MMMC OCV 
[03/23 22:04:58   191s] # Parasitics Mode: SPEF/RCDB
[03/23 22:04:58   191s] # Signoff Settings: SI On 
[03/23 22:04:58   191s] #################################################################################
[03/23 22:04:59   191s] AAE_INFO: 1 threads acquired from CTE.
[03/23 22:04:59   191s] Setting infinite Tws ...
[03/23 22:04:59   191s] First Iteration Infinite Tw... 
[03/23 22:04:59   191s] Calculate early delays in OCV mode...
[03/23 22:04:59   191s] Calculate late delays in OCV mode...
[03/23 22:04:59   191s] Topological Sorting (CPU = 0:00:00.0, MEM = 1303.4M, InitMEM = 1303.4M)
[03/23 22:04:59   191s] Initializing multi-corner capacitance tables ... 
[03/23 22:04:59   191s] Initializing multi-corner resistance tables ...
[03/23 22:04:59   191s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:04:59   191s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1303.4M)
[03/23 22:04:59   191s] AAE_INFO: 1 threads acquired from CTE.
[03/23 22:05:07   199s] AAE_INFO-618: Total number of nets in the design is 12114,  99.8 percent of the nets selected for SI analysis
[03/23 22:05:07   200s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/23 22:05:07   200s] End delay calculation. (MEM=1370.21 CPU=0:00:07.9 REAL=0:00:08.0)
[03/23 22:05:07   200s] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1370.2M) ***
[03/23 22:05:08   200s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1370.2M)
[03/23 22:05:08   200s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:05:08   200s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1370.2M)
[03/23 22:05:08   200s] Starting SI iteration 2
[03/23 22:05:08   201s] AAE_INFO: 1 threads acquired from CTE.
[03/23 22:05:08   201s] Calculate early delays in OCV mode...
[03/23 22:05:08   201s] Calculate late delays in OCV mode...
[03/23 22:05:09   201s] AAE_INFO-618: Total number of nets in the design is 12114,  0.8 percent of the nets selected for SI analysis
[03/23 22:05:09   201s] End delay calculation. (MEM=1346.25 CPU=0:00:00.3 REAL=0:00:01.0)
[03/23 22:05:09   201s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1346.2M) ***
[03/23 22:05:10   202s] *** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:03:20 mem=1346.2M)
[03/23 22:05:10   202s] *** Timing Is met
[03/23 22:05:10   202s] *** Check timing (0:00:00.0)
[03/23 22:05:10   202s] Running setup recovery post routing.
[03/23 22:05:10   202s] **opt_design ... cpu = 0:01:01, real = 0:01:02, mem = 1281.5M, totSessionCpu=0:03:20 **
[03/23 22:05:10   203s]   Timing Snapshot: (TGT)
[03/23 22:05:10   203s]      Weighted WNS: 0.000
[03/23 22:05:10   203s]       All  PG WNS: 0.000
[03/23 22:05:10   203s]       High PG WNS: 0.000
[03/23 22:05:10   203s]       All  PG TNS: 0.000
[03/23 22:05:10   203s]       High PG TNS: 0.000
[03/23 22:05:10   203s]          Tran DRV: 0
[03/23 22:05:10   203s]           Cap DRV: 4
[03/23 22:05:10   203s]        Fanout DRV: 0
[03/23 22:05:10   203s]            Glitch: 0
[03/23 22:05:10   203s]    Category Slack: { [L, 0.951] [H, 0.951] [H, 0.951] }
[03/23 22:05:10   203s] 
[03/23 22:05:10   203s] 
[03/23 22:05:10   203s]  Recovery Manager:
[03/23 22:05:10   203s] Checking setup slack degradation ...
[03/23 22:05:10   203s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.100) - Skip
[03/23 22:05:10   203s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[03/23 22:05:10   203s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/23 22:05:10   203s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/23 22:05:10   203s] 
[03/23 22:05:10   203s] 
[03/23 22:05:10   203s]  Recovery Manager:
[03/23 22:05:10   203s] Checking DRV degradation...
[03/23 22:05:10   203s]     Tran DRV degradation : 0 (0 -> 0)
[03/23 22:05:10   203s]      Cap DRV degradation : 0 (4 -> 4)
[03/23 22:05:10   203s]   Fanout DRV degradation : 0 (0 -> 0)
[03/23 22:05:10   203s]       Glitch degradation : 0 (0 -> 0)
[03/23 22:05:10   203s]   DRV Recovery (Margin: 100) - Skip
[03/23 22:05:10   203s] 
[03/23 22:05:10   203s] **INFO: Skipping DRV recovery as drv did not degraded beyond margin (100)
[03/23 22:05:10   203s] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1281.48M, totSessionCpu=0:03:20 .
[03/23 22:05:10   203s] **opt_design ... cpu = 0:01:01, real = 0:01:02, mem = 1281.5M, totSessionCpu=0:03:20 **
[03/23 22:05:10   203s] 
[03/23 22:05:11   203s] 
[03/23 22:05:11   203s] ------------------------------------------------------------
[03/23 22:05:11   203s]         Before Power Reclaim                             
[03/23 22:05:11   203s] ------------------------------------------------------------
[03/23 22:05:11   203s] 
[03/23 22:05:11   203s] Setup views included:
[03/23 22:05:11   203s]  default_emulate_view 
[03/23 22:05:11   203s] 
[03/23 22:05:11   203s] +--------------------+---------+---------+---------+---------+
[03/23 22:05:11   203s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/23 22:05:11   203s] +--------------------+---------+---------+---------+---------+
[03/23 22:05:11   203s] |           WNS (ns):|  0.951  |  0.951  |  1.367  |  5.026  |
[03/23 22:05:11   203s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/23 22:05:11   203s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/23 22:05:11   203s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/23 22:05:11   203s] +--------------------+---------+---------+---------+---------+
[03/23 22:05:11   203s] 
[03/23 22:05:11   203s] +----------------+-------------------------------+------------------+
[03/23 22:05:11   203s] |                |              Real             |       Total      |
[03/23 22:05:11   203s] |    DRVs        +------------------+------------+------------------|
[03/23 22:05:11   203s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/23 22:05:11   203s] +----------------+------------------+------------+------------------+
[03/23 22:05:11   203s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/23 22:05:11   203s] |   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
[03/23 22:05:11   203s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:05:11   203s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:05:11   203s] +----------------+------------------+------------+------------------+
[03/23 22:05:11   203s] 
[03/23 22:05:11   203s] Density: 23.154%
[03/23 22:05:11   203s] Total number of glitch violations: 0
[03/23 22:05:11   203s] ------------------------------------------------------------
[03/23 22:05:11   203s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:11   203s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/23 22:05:11   203s] Info: 70 io nets excluded
[03/23 22:05:11   203s] Info: 90 clock nets excluded from IPO operation.
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Power Net Detected:
[03/23 22:05:11   204s]     Voltage	    Name
[03/23 22:05:11   204s]     0.00V	    gnd!
[03/23 22:05:11   204s]     0.00V	    gnd
[03/23 22:05:11   204s]     0.00V	    GND
[03/23 22:05:11   204s]     0.00V	    VSS
[03/23 22:05:11   204s]     0.00V	    vdd!
[03/23 22:05:11   204s]     0.00V	    vdd
[03/23 22:05:11   204s]     1.80V	    VDD
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Begin Power Analysis
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s]     0.00V	    gnd!
[03/23 22:05:11   204s]     0.00V	    gnd
[03/23 22:05:11   204s]     0.00V	    GND
[03/23 22:05:11   204s]     0.00V	    VSS
[03/23 22:05:11   204s]     0.00V	    vdd!
[03/23 22:05:11   204s]     0.00V	    vdd
[03/23 22:05:11   204s]     1.80V	    VDD
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Begin Processing Timing Library for Power Calculation
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Begin Processing Timing Library for Power Calculation
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Begin Processing Power Net/Grid for Power Calculation
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=994.22MB/994.22MB)
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Begin Processing Timing Window Data for Power Calculation
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] clock(100MHz) CK: assigning clock clock to net clock
[03/23 22:05:11   204s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=994.30MB/994.30MB)
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Begin Processing User Attributes
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=994.34MB/994.34MB)
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Begin Processing Signal Activity
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Starting Levelizing
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT)
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT): 10%
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT): 20%
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT): 30%
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT): 40%
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT): 50%
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT): 60%
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT): 70%
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT): 80%
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT): 90%
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Finished Levelizing
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT)
[03/23 22:05:11   204s] 
[03/23 22:05:11   204s] Starting Activity Propagation
[03/23 22:05:11   204s] 2023-Mar-23 22:05:11 (2023-Mar-24 01:05:11 GMT)
[03/23 22:05:12   204s] 2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT): 10%
[03/23 22:05:12   204s] 2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT): 20%
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] Finished Activity Propagation
[03/23 22:05:12   204s] 2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT)
[03/23 22:05:12   204s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=996.42MB/996.42MB)
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] Begin Power Computation
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s]       ----------------------------------------------------------
[03/23 22:05:12   204s]       # of cell(s) missing both power/leakage table: 0
[03/23 22:05:12   204s]       # of cell(s) missing power table: 4
[03/23 22:05:12   204s]       # of cell(s) missing leakage table: 0
[03/23 22:05:12   204s]       # of MSMV cell(s) missing power_level: 0
[03/23 22:05:12   204s]       ----------------------------------------------------------
[03/23 22:05:12   204s] CellName                                  Missing Table(s)
[03/23 22:05:12   204s] CORNERP                                   internal power, 
[03/23 22:05:12   204s] GNDORPADP                                 internal power, 
[03/23 22:05:12   204s] VDDORPADP                                 internal power, 
[03/23 22:05:12   204s] VDDPADP                                   internal power, 
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] Starting Calculating power
[03/23 22:05:12   204s] 2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT)
[03/23 22:05:12   204s]  ... Calculating leakage power
[03/23 22:05:12   204s] 2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT): 10%
[03/23 22:05:12   204s] 2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT): 20%
[03/23 22:05:12   204s] 2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT): 30%
[03/23 22:05:12   204s] 2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT): 40%
[03/23 22:05:12   204s] ** WARN:  (VOLTUS_POWR-2047): The following cell(s) power_level cannot be mapped. Check if the connections of the power/ground pin to the external rails have been specified. The power will be distributed to the default rail.
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] POWER LEVEL         CELL                              INSTANCE
[03/23 22:05:12   204s] RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_I
[03/23 22:05:12   204s] RAIL_VDDO           BD8P                              IOPADS_INST/PAD_ram_req_O
[03/23 22:05:12   204s] RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_N
[03/23 22:05:12   204s] RAIL_VDDR           GNDORPADP                         IOPADS_INST/PAD_vss_core_N
[03/23 22:05:12   204s] RAIL_VDDO           VDDORPADP                         IOPADS_INST/PAD_vdd_E
[03/23 22:05:12   204s] RAIL_VDDR           CORNERP                           IOPADS_INST/PAD_corner_ll
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] Finished Calculating power
[03/23 22:05:12   204s] 2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT)
[03/23 22:05:12   204s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.57MB/996.57MB)
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] Begin Processing User Attributes
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.57MB/996.57MB)
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.60MB/996.60MB)
[03/23 22:05:12   204s] 
[03/23 22:05:12   204s] Begin Static Power Report Generation
[03/23 22:05:12   204s] *----------------------------------------------------------------------------------------
[03/23 22:05:12   204s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/23 22:05:12   204s] *	
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] * 	Date & Time:	2023-Mar-23 22:05:12 (2023-Mar-24 01:05:12 GMT)
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *----------------------------------------------------------------------------------------
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *	Design: miniMIPS_chip
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *	Liberty Libraries used:
[03/23 22:05:12   204s] *	        default_emulate_view: /home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/mmmc/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/23 22:05:12   204s] *	        default_emulate_view: /home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/mmmc/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *	Power Domain used:
[03/23 22:05:12   204s] *		Rail:        VDD 	Voltage:        1.8
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       Power View : default_emulate_view
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       User-Defined Activity : N.A.
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       Activity File: N.A.
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       Hierarchical Global Activity: N.A.
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       Global Activity: N.A.
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       Sequential Element Activity: 0.200000
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       Primary Input Activity: 0.200000
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       Default icg ratio: N.A.
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       Global Comb ClockGate Ratio: N.A.
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *	Power Units = 1mW
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *	Time Units = 1e-09 secs
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] *       report_power -leakage
[03/23 22:05:12   204s] *
[03/23 22:05:12   204s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s] Total Power
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] Total Leakage Power:         0.00062159
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s] Group                           Leakage       Percentage 
[03/23 22:05:12   205s]                                 Power         (%)        
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] Sequential                     0.0002545       39.93
[03/23 22:05:12   205s] Macro                          8.504e-07      0.1334
[03/23 22:05:12   205s] IO                             3.658e-06      0.5741
[03/23 22:05:12   205s] Combinational                   0.000347       54.45
[03/23 22:05:12   205s] Clock (Combinational)          1.564e-05       2.454
[03/23 22:05:12   205s] Clock (Sequential)                     0           0
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] Total                          0.0006216         100
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s] Rail                  Voltage   Leakage       Percentage 
[03/23 22:05:12   205s]                                 Power         (%)        
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] VDD                       1.8  0.0006171       99.28
[03/23 22:05:12   205s] Default                   1.8   4.49e-06      0.7223
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s] Clock                           Leakage       Percentage 
[03/23 22:05:12   205s]                                 Power         (%)        
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] clock                          1.573e-05        2.53
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] Total                          1.573e-05        2.53
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s]  
[03/23 22:05:12   205s]  
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s] *	Power Distribution Summary: 
[03/23 22:05:12   205s] * 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/23 22:05:12   205s] * 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/23 22:05:12   205s] * 		Total Cap: 	2.43789e-10 F
[03/23 22:05:12   205s] * 		Total instances in design: 16866
[03/23 22:05:12   205s] * 		Total instances in design with no power:     0
[03/23 22:05:12   205s] *                Total instances in design with no activty:     0
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s] * 		Total Fillers and Decap:  6300
[03/23 22:05:12   205s] -----------------------------------------------------------------------------------------
[03/23 22:05:12   205s]  
[03/23 22:05:12   205s] Total leakage power = 0.000621593 mW
[03/23 22:05:12   205s] Cell usage statistics:  
[03/23 22:05:12   205s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474327%) , 4.48992e-06 mW ( 0.722325% ) 
[03/23 22:05:12   205s] Library D_CELLS_MOSST_typ_1_80V_25C , 16786 cells ( 99.525673%) , 0.000617103 mW ( 99.277675% ) 
[03/23 22:05:12   205s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/23 22:05:12   205s] mem(process/total)=998.23MB/998.23MB)
[03/23 22:05:12   205s] 
[03/23 22:05:12   205s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/23 22:05:12   205s] UM:                                          0.000             0.951  report_power
[03/23 22:05:12   205s] Begin: Leakage Power Optimization
[03/23 22:05:12   205s] PhyDesignGrid: maxLocalDensity 0.98
[03/23 22:05:12   205s] #spOpts: mergeVia=F 
[03/23 22:05:14   206s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.15
[03/23 22:05:14   206s] +----------+---------+--------+--------+------------+--------+
[03/23 22:05:14   206s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 22:05:14   206s] +----------+---------+--------+--------+------------+--------+
[03/23 22:05:14   206s] |    23.15%|        -|   0.000|   0.000|   0:00:00.0| 1624.6M|
[03/23 22:05:33   225s] |    23.15%|        0|   0.000|   0.000|   0:00:19.0| 1624.6M|
[03/23 22:05:33   225s] |    23.15%|        0|   0.000|   0.000|   0:00:00.0| 1624.6M|
[03/23 22:05:33   225s] +----------+---------+--------+--------+------------+--------+
[03/23 22:05:33   225s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.15
[03/23 22:05:33   225s] 
[03/23 22:05:33   225s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/23 22:05:33   225s] --------------------------------------------------------------
[03/23 22:05:33   225s] |                                   | Total     | Sequential |
[03/23 22:05:33   225s] --------------------------------------------------------------
[03/23 22:05:33   225s] | Num insts resized                 |       0  |       0    |
[03/23 22:05:33   225s] | Num insts undone                  |       0  |       0    |
[03/23 22:05:33   225s] | Num insts Downsized               |       0  |       0    |
[03/23 22:05:33   225s] | Num insts Samesized               |       0  |       0    |
[03/23 22:05:33   225s] | Num insts Upsized                 |       0  |       0    |
[03/23 22:05:33   225s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 22:05:33   225s] --------------------------------------------------------------
[03/23 22:05:33   225s] ** Finished Core Leakage Power Optimization (cpu = 0:00:20.7) (real = 0:00:21.0) **
[03/23 22:05:33   226s]   Timing Snapshot: (TGT)
[03/23 22:05:33   226s]      Weighted WNS: 0.000
[03/23 22:05:33   226s]       All  PG WNS: 0.000
[03/23 22:05:33   226s]       High PG WNS: 0.000
[03/23 22:05:33   226s]       All  PG TNS: 0.000
[03/23 22:05:33   226s]       High PG TNS: 0.000
[03/23 22:05:33   226s]          Tran DRV: 0
[03/23 22:05:33   226s]           Cap DRV: 4
[03/23 22:05:33   226s]        Fanout DRV: 0
[03/23 22:05:33   226s]            Glitch: 0
[03/23 22:05:33   226s]    Category Slack: { [L, 0.951] [H, 0.951] [H, 0.951] }
[03/23 22:05:33   226s] 
[03/23 22:05:33   226s] 
[03/23 22:05:33   226s]  Recovery Manager:
[03/23 22:05:33   226s] Checking setup slack degradation ...
[03/23 22:05:33   226s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.100) - Skip
[03/23 22:05:33   226s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[03/23 22:05:33   226s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/23 22:05:33   226s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/23 22:05:33   226s] 
[03/23 22:05:34   227s] Summary for sequential cells idenfication: 
[03/23 22:05:34   227s] Identified SBFF number: 128
[03/23 22:05:34   227s] Identified MBFF number: 0
[03/23 22:05:34   227s] Not identified SBFF number: 0
[03/23 22:05:34   227s] Not identified MBFF number: 0
[03/23 22:05:34   227s] Number of sequential cells which are not FFs: 106
[03/23 22:05:34   227s] 
[03/23 22:05:36   228s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:36   228s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/23 22:05:36   228s] Info: 70 io nets excluded
[03/23 22:05:36   228s] Info: 90 clock nets excluded from IPO operation.
[03/23 22:05:36   228s] PhyDesignGrid: maxLocalDensity 0.98
[03/23 22:05:36   228s] #spOpts: mergeVia=F 
[03/23 22:05:37   230s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/23 22:05:37   230s] Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file '/home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/misc/minimips.boundary_opto.tcl'!
[03/23 22:05:37   230s] Info: 70 io nets excluded
[03/23 22:05:37   230s] Info: 90 clock nets excluded from IPO operation.
[03/23 22:05:38   230s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/23 22:05:38   230s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[03/23 22:05:38   230s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/23 22:05:38   230s] |   0.182|    0.951|   0.000|    0.000|    23.15%|   0:00:00.0| 1647.1M|default_emulate_view|       NA| NA                                                 |
[03/23 22:05:38   230s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/23 22:05:38   230s] 
[03/23 22:05:38   230s] *** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1647.1M) ***
[03/23 22:05:38   230s] 
[03/23 22:05:38   230s] *** Finish post-Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1647.1M) ***
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Begin Power Analysis
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s]     0.00V	    gnd!
[03/23 22:05:38   231s]     0.00V	    gnd
[03/23 22:05:38   231s]     0.00V	    GND
[03/23 22:05:38   231s]     0.00V	    VSS
[03/23 22:05:38   231s]     0.00V	    vdd!
[03/23 22:05:38   231s]     0.00V	    vdd
[03/23 22:05:38   231s]     1.80V	    VDD
[03/23 22:05:38   231s] Begin Processing Timing Library for Power Calculation
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Begin Processing Timing Library for Power Calculation
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Begin Processing Power Net/Grid for Power Calculation
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=947.25MB/947.25MB)
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Begin Processing Timing Window Data for Power Calculation
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=947.45MB/947.45MB)
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Begin Processing User Attributes
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=947.51MB/947.51MB)
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Begin Processing Signal Activity
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] 
[03/23 22:05:38   231s] Starting Activity Propagation
[03/23 22:05:38   231s] 2023-Mar-23 22:05:38 (2023-Mar-24 01:05:38 GMT)
[03/23 22:05:38   231s] 2023-Mar-23 22:05:38 (2023-Mar-24 01:05:38 GMT): 10%
[03/23 22:05:38   231s] 2023-Mar-23 22:05:38 (2023-Mar-24 01:05:38 GMT): 20%
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Finished Activity Propagation
[03/23 22:05:39   231s] 2023-Mar-23 22:05:39 (2023-Mar-24 01:05:39 GMT)
[03/23 22:05:39   231s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=948.00MB/948.00MB)
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Begin Power Computation
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s]       ----------------------------------------------------------
[03/23 22:05:39   231s]       # of cell(s) missing both power/leakage table: 0
[03/23 22:05:39   231s]       # of cell(s) missing power table: 4
[03/23 22:05:39   231s]       # of cell(s) missing leakage table: 0
[03/23 22:05:39   231s]       # of MSMV cell(s) missing power_level: 0
[03/23 22:05:39   231s]       ----------------------------------------------------------
[03/23 22:05:39   231s] CellName                                  Missing Table(s)
[03/23 22:05:39   231s] CORNERP                                   internal power, 
[03/23 22:05:39   231s] GNDORPADP                                 internal power, 
[03/23 22:05:39   231s] VDDORPADP                                 internal power, 
[03/23 22:05:39   231s] VDDPADP                                   internal power, 
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Starting Calculating power
[03/23 22:05:39   231s] 2023-Mar-23 22:05:39 (2023-Mar-24 01:05:39 GMT)
[03/23 22:05:39   231s]  ... Calculating leakage power
[03/23 22:05:39   231s] 2023-Mar-23 22:05:39 (2023-Mar-24 01:05:39 GMT): 10%
[03/23 22:05:39   231s] 2023-Mar-23 22:05:39 (2023-Mar-24 01:05:39 GMT): 20%
[03/23 22:05:39   231s] 2023-Mar-23 22:05:39 (2023-Mar-24 01:05:39 GMT): 30%
[03/23 22:05:39   231s] 2023-Mar-23 22:05:39 (2023-Mar-24 01:05:39 GMT): 40%
[03/23 22:05:39   231s] RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_I
[03/23 22:05:39   231s] RAIL_VDDO           BD8P                              IOPADS_INST/PAD_ram_req_O
[03/23 22:05:39   231s] RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_N
[03/23 22:05:39   231s] RAIL_VDDR           GNDORPADP                         IOPADS_INST/PAD_vss_core_N
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Finished Calculating power
[03/23 22:05:39   231s] 2023-Mar-23 22:05:39 (2023-Mar-24 01:05:39 GMT)
[03/23 22:05:39   231s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=948.27MB/948.27MB)
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Begin Processing User Attributes
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=948.27MB/948.27MB)
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total)=948.30MB/948.30MB)
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Begin Static Power Report Generation
[03/23 22:05:39   231s] *----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/23 22:05:39   231s] *	
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] * 	Date & Time:	2023-Mar-23 22:05:39 (2023-Mar-24 01:05:39 GMT)
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *	Design: miniMIPS_chip
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *	Liberty Libraries used:
[03/23 22:05:39   231s] *	        default_emulate_view: /home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/mmmc/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/23 22:05:39   231s] *	        default_emulate_view: /home/inf01185/felipe.bertoglio/CCI2/miniMIPS_PADS/synthesis/miniMIPS_CTS/libs/mmmc/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *	Power Domain used:
[03/23 22:05:39   231s] *		Rail:        VDD 	Voltage:        1.8
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       Power View : default_emulate_view
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       User-Defined Activity : N.A.
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       Activity File: N.A.
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       Hierarchical Global Activity: N.A.
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       Global Activity: N.A.
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       Sequential Element Activity: 0.200000
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       Primary Input Activity: 0.200000
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       Default icg ratio: N.A.
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       Global Comb ClockGate Ratio: N.A.
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *	Power Units = 1mW
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *	Time Units = 1e-09 secs
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] *       report_power -leakage
[03/23 22:05:39   231s] *
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Total Power
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] Total Leakage Power:         0.00062159
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Group                           Leakage       Percentage 
[03/23 22:05:39   231s]                                 Power         (%)        
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] Sequential                     0.0002545       39.93
[03/23 22:05:39   231s] Macro                          8.504e-07      0.1334
[03/23 22:05:39   231s] IO                             3.658e-06      0.5741
[03/23 22:05:39   231s] Combinational                   0.000347       54.45
[03/23 22:05:39   231s] Clock (Combinational)          1.564e-05       2.454
[03/23 22:05:39   231s] Clock (Sequential)                     0           0
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] Total                          0.0006216         100
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Rail                  Voltage   Leakage       Percentage 
[03/23 22:05:39   231s]                                 Power         (%)        
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] VDD                       1.8  0.0006171       99.28
[03/23 22:05:39   231s] Default                   1.8   4.49e-06      0.7223
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] Clock                           Leakage       Percentage 
[03/23 22:05:39   231s]                                 Power         (%)        
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] clock                          1.573e-05        2.53
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] Total                          1.573e-05        2.53
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s]  
[03/23 22:05:39   231s]  
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s] *	Power Distribution Summary: 
[03/23 22:05:39   231s] * 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/23 22:05:39   231s] * 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/23 22:05:39   231s] * 		Total Cap: 	2.43789e-10 F
[03/23 22:05:39   231s] * 		Total instances in design: 16866
[03/23 22:05:39   231s] * 		Total instances in design with no power:     0
[03/23 22:05:39   231s] *                Total instances in design with no activty:     0
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s] * 		Total Fillers and Decap:  6300
[03/23 22:05:39   231s] -----------------------------------------------------------------------------------------
[03/23 22:05:39   231s]  
[03/23 22:05:39   231s] Total leakage power = 0.000621593 mW
[03/23 22:05:39   231s] Cell usage statistics:  
[03/23 22:05:39   231s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474327%) , 4.48992e-06 mW ( 0.722325% ) 
[03/23 22:05:39   231s] Library D_CELLS_MOSST_typ_1_80V_25C , 16786 cells ( 99.525673%) , 0.000617103 mW ( 99.277675% ) 
[03/23 22:05:39   231s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/23 22:05:39   231s] mem(process/total)=948.88MB/948.88MB)
[03/23 22:05:39   231s] 
[03/23 22:05:39   231s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/23 22:05:39   231s] UM:                                                                   report_power
[03/23 22:05:39   232s] *** Finished Leakage Power Optimization (cpu=0:00:26, real=0:00:27, mem=1361.20M, totSessionCpu=0:03:48).
[03/23 22:05:39   232s] Latch borrow mode reset to max_borrow
[03/23 22:05:40   232s] <optDesign CMD> Restore Using all VT Cells
[03/23 22:05:40   232s] Reported timing to dir ./timingReports
[03/23 22:05:40   232s] **opt_design ... cpu = 0:01:30, real = 0:01:32, mem = 1361.2M, totSessionCpu=0:03:49 **
[03/23 22:05:40   232s] Begin: glitch net info
[03/23 22:05:40   232s] glitch slack range: number of glitch nets
[03/23 22:05:40   232s] glitch slack < -0.32 : 0
[03/23 22:05:40   232s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:05:40   232s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:05:40   232s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:05:40   232s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:05:40   232s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:05:40   232s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:05:40   232s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:05:40   232s] -0.04 < glitch slack : 0
[03/23 22:05:40   232s] End: glitch net info
[03/23 22:05:41   233s] 
[03/23 22:05:41   233s] ------------------------------------------------------------
[03/23 22:05:41   233s]      opt_design Final SI Timing Summary                             
[03/23 22:05:41   233s] ------------------------------------------------------------
[03/23 22:05:41   233s] 
[03/23 22:05:41   233s] Setup views included:
[03/23 22:05:41   233s]  default_emulate_view 
[03/23 22:05:41   233s] 
[03/23 22:05:41   233s] +--------------------+---------+---------+---------+---------+
[03/23 22:05:41   233s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/23 22:05:41   233s] +--------------------+---------+---------+---------+---------+
[03/23 22:05:41   233s] |           WNS (ns):|  0.000  |  0.000  |  2.735  |  4.189  |
[03/23 22:05:41   233s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/23 22:05:41   233s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/23 22:05:41   233s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/23 22:05:41   233s] +--------------------+---------+---------+---------+---------+
[03/23 22:05:41   233s] 
[03/23 22:05:41   233s] +----------------+-------------------------------+------------------+
[03/23 22:05:41   233s] |                |              Real             |       Total      |
[03/23 22:05:41   233s] |    DRVs        +------------------+------------+------------------|
[03/23 22:05:41   233s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/23 22:05:41   233s] +----------------+------------------+------------+------------------+
[03/23 22:05:41   233s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/23 22:05:41   233s] |   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
[03/23 22:05:41   233s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:05:41   233s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:05:41   233s] +----------------+------------------+------------+------------------+
[03/23 22:05:41   233s] 
[03/23 22:05:41   233s] Density: 23.154%
[03/23 22:05:41   233s] Total number of glitch violations: 0
[03/23 22:05:41   233s] ------------------------------------------------------------
[03/23 22:05:41   234s] **opt_design ... cpu = 0:01:31, real = 0:01:33, mem = 1361.2M, totSessionCpu=0:03:50 **
[03/23 22:05:41   234s]  ReSet Options after AAE Based Opt flow 
[03/23 22:05:41   234s] Opt: RC extraction mode changed to 'detail'
[03/23 22:05:41   234s] *** Finished opt_design ***
[03/23 22:05:41   234s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/23 22:05:41   234s] UM:                                          0.000             0.000  final
[03/23 22:05:41   234s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/23 22:05:41   234s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/23 22:05:41   234s] UM:        170.96            173             0.000             0.000  opt_design_postroute
[03/23 22:05:41   234s] 
[03/23 22:05:41   234s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:36 real=  0:01:38)
[03/23 22:05:41   234s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/23 22:05:41   234s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.0 real=0:00:06.0)
[03/23 22:05:41   234s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:41   234s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:25.7 real=0:00:27.0)
[03/23 22:05:41   234s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.9 real=0:00:05.8)
[03/23 22:05:41   234s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/23 22:05:41   234s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/23 22:05:41   234s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:08.1 real=0:00:08.0)
[03/23 22:05:41   234s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.8 real=0:00:11.8)
[03/23 22:05:41   234s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:41   234s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/23 22:05:41   234s] 	OPT_RUNTIME:         LeakageOpt (count =  1): (cpu=0:00:28.4 real=0:00:29.4)
[03/23 22:05:41   234s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 22:05:41   234s] Info: pop threads available for lower-level modules during optimization.
[03/23 22:05:41   234s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:05:41   234s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:05:41   234s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1362.2M)
[03/23 22:05:42   234s] ###############################################################
[03/23 22:05:42   234s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/23 22:05:42   234s] #  OS:                Linux x86_64(Host ID pgmicro02)
[03/23 22:05:42   234s] #  Generated on:      Thu Mar 23 22:05:42 2023
[03/23 22:05:42   234s] #  Design:            miniMIPS_chip
[03/23 22:05:42   234s] #  Command:           report_timing
[03/23 22:05:42   234s] ###############################################################
[03/23 22:05:42   235s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
[03/23 22:05:42   235s]              View:default_emulate_view
[03/23 22:05:42   235s]             Group:clock
[03/23 22:05:42   235s]        Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
[03/23 22:05:42   235s]             Clock:(R) clock
[03/23 22:05:42   235s]          Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
[03/23 22:05:42   235s]             Clock:(F) clock
[03/23 22:05:42   235s]  
[03/23 22:05:42   235s]                            Capture             Launch
[03/23 22:05:42   235s]        Clock Edge:+          5.000              0.000
[03/23 22:05:42   235s]       Src Latency:+          0.000             -0.919
[03/23 22:05:42   235s]       Net Latency:+          0.740 (P)          0.888 (P)
[03/23 22:05:42   235s]           Arrival:=          5.740             -0.032
[03/23 22:05:42   235s]  
[03/23 22:05:42   235s]     Time Borrowed:+          1.612
[03/23 22:05:42   235s]     Required Time:=          7.352
[03/23 22:05:42   235s]      Launch Clock:-         -0.032
[03/23 22:05:42   235s]         Data Path:-          7.384
[03/23 22:05:42   235s]             Slack:=          0.000
[03/23 22:05:42   235s] 
[03/23 22:05:42   235s] #-----------------------------------------------------------------------------------------------------------------------
[03/23 22:05:42   235s] # Timing Point                                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/23 22:05:42   235s] #                                                                                                  (ns)    (ns)     (ns)  
[03/23 22:05:42   235s] #-----------------------------------------------------------------------------------------------------------------------
[03/23 22:05:42   235s]   minimips_core_instance/U2_ei_EI_instr_reg[31]/C          -      C      R     (arrival)      33  0.169       -   -0.032  
[03/23 22:05:42   235s]   minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q   R     DFRQX1          2      -   0.345    0.313  
[03/23 22:05:42   235s]   minimips_core_instance/g36181/Q                          -      D->Q   R     OR4X1           2  0.184   0.184    0.497  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9135/Q                     -      A->Q   F     NO2X1           6  0.145   0.143    0.640  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9131/Q                     -      B->Q   R     NA2I1X1         3  0.207   0.168    0.808  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g36081/Q                    -      A->Q   F     INX1            4  0.202   0.091    0.899  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9118/Q                     -      A->Q   R     NA2X1           2  0.105   0.103    1.002  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9106/Q                     -      A->Q   F     NA2X1           1  0.179   0.058    1.060  
[03/23 22:05:42   235s]   minimips_core_instance/g36180/Q                          -      E->Q   R     AN221X1         4  0.076   0.327    1.387  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9088/Q                     -      A->Q   F     NA2X1           5  0.535   0.178    1.565  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9079/Q                     -      A->Q   R     NO2X1           4  0.244   0.218    1.783  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9062/Q                     -      A->Q   R     AND3X1          5  0.302   0.262    2.046  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9055/Q                     -      A->Q   F     INX1            2  0.251   0.087    2.132  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9038/Q                     -      A->Q   R     NO3X1           3  0.103   0.258    2.390  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9029/Q                     -      A->Q   F     INX1            1  0.470   0.056    2.446  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g9001/Q                     -      C->Q   R     ON21X1          2  0.098   0.121    2.567  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g8975/Q                     -      E->Q   F     NO6X1           1  0.244   0.231    2.798  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g8968/Q                     -      B->Q   R     NA2I1X0        12  0.059   0.991    3.788  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g8960/Q                     -      A->Q   F     NA2X1           5  1.804   0.216    4.004  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g8937/Q                     -      A->Q   R     NO2X1           5  0.456   0.315    4.319  
[03/23 22:05:42   235s]   minimips_core_instance/U3_di_g8914/Q                     -      B->Q   R     AND2X1          5  0.394   0.372    4.691  
[03/23 22:05:42   235s]   minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q   R     EN2X1           1  0.533   0.177    4.868  
[03/23 22:05:42   235s]   minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q   R     AND6X1          3  0.174   0.295    5.163  
[03/23 22:05:42   235s]   minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q  R     NO2I1X1        35  0.303   1.091    6.254  
[03/23 22:05:42   235s]   minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q   F     NO2X1           1  1.887   0.083    6.337  
[03/23 22:05:42   235s]   minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q   R     AN21X1          1  0.355   0.153    6.490  
[03/23 22:05:42   235s]   minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q   R     OR3X1           4  0.153   0.214    6.705  
[03/23 22:05:42   235s]   minimips_core_instance/g2732/Q                           -      B->Q   F     NO2I1X1         2  0.180   0.068    6.772  
[03/23 22:05:42   235s]   minimips_core_instance/g2678/Q                           -      B->Q   F     AO221X0         1  0.075   0.408    7.180  
[03/23 22:05:42   235s]   minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q   F     OR2X1           1  0.166   0.172    7.352  
[03/23 22:05:42   235s]   minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D      F     DLLQX1          1  0.060   0.000    7.352  
[03/23 22:05:42   235s] #-----------------------------------------------------------------------------------------------------------------------
[03/23 22:05:42   235s] 
[03/23 22:05:42   235s] [DEV]innovus 2> gui_fit
[03/23 22:12:16   296s] eval_legacy { report_message -start_cmd }
[03/23 22:12:16   296s] eval_legacy { report_message -start_cmd }
[03/23 22:12:16   296s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 22:12:16   296s] The in-memory database contained RC information but was not saved. To save 
[03/23 22:12:16   296s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[03/23 22:12:16   296s] so it should only be saved when it is really desired.
[03/23 22:12:16   296s] get_multi_cpu_usage -local_cpu
[03/23 22:12:16   296s] write_netlist miniMIPS_ROUTE/miniMIPS_chip.v.gz
[03/23 22:12:16   296s] Writing Netlist "miniMIPS_ROUTE/miniMIPS_chip.v.gz" ...
[03/23 22:12:16   296s] Saving AAE Data ...
[03/23 22:12:16   296s] get_proto_model -type_match {none flex_module flex_instgroup blackbox full optinterface} -tcl -name
[03/23 22:12:17   296s] get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[03/23 22:12:17   296s] Saving preference file miniMIPS_ROUTE/gui.pref.tcl ...
[03/23 22:12:17   296s] get_layer_preference congestH -is_visible
[03/23 22:12:17   296s] get_layer_preference congestV -is_visible
[03/23 22:12:17   296s] get_layer_preference congestObj -is_visible
[03/23 22:12:17   296s] Saving root attributes to be loaded post write_db ...
[03/23 22:12:17   296s] Saving root attributes to be loaded previous write_db ...
[03/23 22:12:17   296s] Saving floorplan file ...
[03/23 22:12:17   296s] write_floorplan miniMIPS_ROUTE/miniMIPS_chip.fp.gz
[03/23 22:12:17   296s] write_black_box_lef -all miniMIPS_ROUTE/miniMIPS_chip.bbox.lef
[03/23 22:12:17   296s] write_drc_markers miniMIPS_ROUTE/miniMIPS_chip.marker.gz
[03/23 22:12:17   296s] Saving Drc markers ...
[03/23 22:12:17   296s] ... No Drc file written since there is no markers found.
[03/23 22:12:17   296s] Saving placement file ...
[03/23 22:12:17   296s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1362.2M) ***
[03/23 22:12:17   296s] Saving route file ...
[03/23 22:12:18   297s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1362.2M) ***
[03/23 22:12:18   297s] Saving DEF file ...
[03/23 22:12:18   297s] eval_legacy { defOut -for_saveDesign miniMIPS_ROUTE/miniMIPS_chip.def.gz }
[03/23 22:12:18   297s] eval_legacy { writeIntegRouteConstraint -noDigitalConstraint -file miniMIPS_ROUTE/miniMIPS_chip.integ.const }
[03/23 22:12:18   298s] No integration constraint in the design.
[03/23 22:12:18   298s] eval_legacy { is_attribute -obj_type root write_db_create_read_file }
[03/23 22:12:20   299s] 
[03/23 22:12:20   300s] 
[03/23 22:12:21   300s] 
[03/23 22:12:22   301s] Generated self-contained design miniMIPS_ROUTE
[03/23 22:12:22   301s] eval_legacy { report_message -end_cmd }
[03/23 22:12:22   301s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 22:12:22   301s] eval_legacy { report_message -end_cmd }
[03/23 22:12:22   301s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:12:22   301s] 
[03/23 22:12:45   306s] check_drc
[03/23 22:12:45   306s]  *** Starting Verify DRC (MEM: 1327.4) ***
[03/23 22:12:45   306s] 
[03/23 22:12:45   306s]   VERIFY DRC ...... Starting Verification
[03/23 22:12:45   306s]   VERIFY DRC ...... Initializing
[03/23 22:12:45   306s]   VERIFY DRC ...... Deleting Existing Violations
[03/23 22:12:45   306s]   VERIFY DRC ...... Creating Sub-Areas
[03/23 22:12:45   306s]   VERIFY DRC ...... Using new threading
[03/23 22:12:45   306s]   VERIFY DRC ...... Sub-Area : 1 of 4
[03/23 22:12:47   307s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/23 22:12:47   307s]   VERIFY DRC ...... Sub-Area : 2 of 4
[03/23 22:12:48   309s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[03/23 22:12:48   309s]   VERIFY DRC ...... Sub-Area : 3 of 4
[03/23 22:12:50   310s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[03/23 22:12:50   310s]   VERIFY DRC ...... Sub-Area : 4 of 4
[03/23 22:12:51   312s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[03/23 22:12:51   312s] 
[03/23 22:12:51   312s]   Verification Complete : 0 Viols.
[03/23 22:12:51   312s] 
[03/23 22:12:51   312s]  *** End Verify DRC (CPU: 0:00:05.9  ELAPSED TIME: 6.00  MEM: 129.8M) ***
[03/23 22:12:51   312s] 
source physical/5_fillers_reports.tcl 
[03/23 22:14:17   325s] **WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
[03/23 22:14:17   325s] Type 'man IMPSP-5217' for more detail.
[03/23 22:14:17   325s] #spOpts: no_cmu 
[03/23 22:14:17   325s] Core basic site is core
[03/23 22:14:17   325s]   Signal wire search tree: 228336 elements. (cpu=0:00:00.1, mem=0.0M)
[03/23 22:14:17   325s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 22:14:17   326s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
[03/23 22:14:17   326s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
[03/23 22:14:17   326s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
[03/23 22:14:17   326s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
[03/23 22:14:17   326s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
[03/23 22:14:17   326s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
[03/23 22:14:17   326s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
[03/23 22:14:17   326s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
[03/23 22:14:17   326s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/23 22:14:19   327s] *INFO: Adding fillers to top-module.
[03/23 22:14:19   327s] *INFO:   Added 6999 filler insts (cell FEED25 / prefix FILLER).
[03/23 22:14:19   327s] *INFO:   Added 1127 filler insts (cell FEED15 / prefix FILLER).
[03/23 22:14:19   327s] *INFO:   Added 5139 filler insts (cell FEED10 / prefix FILLER).
[03/23 22:14:19   327s] *INFO:   Added 2603 filler insts (cell FEED7 / prefix FILLER).
[03/23 22:14:19   327s] *INFO:   Added 2459 filler insts (cell FEED5 / prefix FILLER).
[03/23 22:14:19   327s] *INFO:   Added 2576 filler insts (cell FEED3 / prefix FILLER).
[03/23 22:14:19   327s] *INFO:   Added 5321 filler insts (cell FEED2 / prefix FILLER).
[03/23 22:14:19   327s] *INFO:   Added 4718 filler insts (cell FEED1 / prefix FILLER).
[03/23 22:14:19   327s] *INFO: Total 30942 filler insts added - prefix FILLER (CPU: 0:00:02.2).
[03/23 22:14:19   327s] For 30942 new insts, *** Applied 5 GNC rules (cpu = 0:00:00.0)
[03/23 22:14:19   327s] Start to collect the design information.
[03/23 22:14:19   327s] Build netlist information for Cell miniMIPS_chip.
[03/23 22:14:19   328s] Finished collecting the design information.
[03/23 22:14:19   328s] Generating standard cells used in the design report.
[03/23 22:14:19   328s] Generating IO cells used in the design report.
[03/23 22:14:19   328s] Analyze library ... 
[03/23 22:14:19   328s] ** NOTE: Created directory path 'miniMIPS_chip_via_layer_VIATP.htmsummaryReport' for file 'miniMIPS_chip_via_layer_VIATP.htmsummaryReport/miniMIPS_chip_via_layer_VIA4.htm'.
[03/23 22:14:19   328s] ** NOTE: Created directory path 'miniMIPS_chip_via_layer_VIA4.htmsummaryReport' for file 'miniMIPS_chip_via_layer_VIA4.htmsummaryReport/miniMIPS_chip_via_layer_VIA3.htm'.
[03/23 22:14:19   328s] ** NOTE: Created directory path 'miniMIPS_chip_via_layer_VIA3.htmsummaryReport' for file 'miniMIPS_chip_via_layer_VIA3.htmsummaryReport/miniMIPS_chip_via_layer_VIA2.htm'.
[03/23 22:14:19   328s] ** NOTE: Created directory path 'miniMIPS_chip_via_layer_VIA2.htmsummaryReport' for file 'miniMIPS_chip_via_layer_VIA2.htmsummaryReport/miniMIPS_chip_via_layer_VIA1.htm'.
[03/23 22:14:19   328s] Analyze netlist ... 
[03/23 22:14:19   328s] Generate no-driven nets information report.
[03/23 22:14:19   328s] Generate multi-driven nets information report.
[03/23 22:14:19   328s] Analyze timing ... 
[03/23 22:14:19   328s] Analyze floorplan/placement ... 
[03/23 22:14:20   328s] Analysis Routing ...
[03/23 22:14:20   328s] Report saved in file summaryReport/miniMIPS_chip.main.htm.ascii.
[03/23 22:14:20   328s]  Reset EOS DB
[03/23 22:14:20   328s] Ignoring AAE DB Resetting ...
[03/23 22:14:20   328s] Extraction called for design 'miniMIPS_chip' of instances=47808 and nets=12114 using extraction engine 'postRoute' at effort level 'low' .
[03/23 22:14:20   328s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/23 22:14:20   328s] Type 'man IMPEXT-3530' for more detail.
[03/23 22:14:20   328s] PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
[03/23 22:14:20   328s] RC Extraction called in multi-corner(1) mode.
[03/23 22:14:20   328s] Process corner(s) are loaded.
[03/23 22:14:20   328s]  Corner: default_emulate_rc_corner
[03/23 22:14:20   328s] extractDetailRC Option : -outfile /tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d -maxResLength 200  -extended
[03/23 22:14:20   328s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[03/23 22:14:20   328s]       RC Corner Indexes            0   
[03/23 22:14:20   328s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:14:20   328s] Coupling Cap. Scaling Factor : 1.00000 
[03/23 22:14:20   328s] Resistance Scaling Factor    : 1.00000 
[03/23 22:14:20   328s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:14:20   328s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:14:20   328s] Shrink Factor                : 1.00000
[03/23 22:14:20   329s] Initializing multi-corner capacitance tables ... 
[03/23 22:14:20   329s] Initializing multi-corner resistance tables ...
[03/23 22:14:20   329s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1413.2M)
[03/23 22:14:20   329s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for storing RC.
[03/23 22:14:21   329s] Extracted 10.0011% (CPU Time= 0:00:00.6  MEM= 1453.4M)
[03/23 22:14:21   329s] Extracted 20.0015% (CPU Time= 0:00:00.8  MEM= 1453.4M)
[03/23 22:14:21   330s] Extracted 30.0011% (CPU Time= 0:00:00.9  MEM= 1453.4M)
[03/23 22:14:21   330s] Extracted 40.0015% (CPU Time= 0:00:01.3  MEM= 1453.4M)
[03/23 22:14:21   330s] Extracted 50.0011% (CPU Time= 0:00:01.4  MEM= 1453.4M)
[03/23 22:14:22   330s] Extracted 60.0015% (CPU Time= 0:00:01.6  MEM= 1453.4M)
[03/23 22:14:22   330s] Extracted 70.0011% (CPU Time= 0:00:01.8  MEM= 1453.4M)
[03/23 22:14:22   331s] Extracted 80.0015% (CPU Time= 0:00:02.1  MEM= 1457.4M)
[03/23 22:14:22   331s] Extracted 90.0011% (CPU Time= 0:00:02.4  MEM= 1457.4M)
[03/23 22:14:23   331s] Extracted 100% (CPU Time= 0:00:02.8  MEM= 1457.4M)
[03/23 22:14:23   331s] Number of Extracted Resistors     : 229269
[03/23 22:14:23   331s] Number of Extracted Ground Cap.   : 235199
[03/23 22:14:23   331s] Number of Extracted Coupling Cap. : 501984
[03/23 22:14:23   331s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:14:23   331s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/23 22:14:23   331s]  Corner: default_emulate_rc_corner
[03/23 22:14:23   332s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1445.4M)
[03/23 22:14:23   332s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb_Filter.rcdb.d' for storing RC.
[03/23 22:14:23   332s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:14:23   332s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1445.375M)
[03/23 22:14:23   332s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:14:23   332s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1445.375M)
[03/23 22:14:23   332s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 1445.375M)
[03/23 22:14:24   333s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:14:24   333s] Begin IPO call back ...
[03/23 22:14:24   333s] End IPO call back ...
[03/23 22:14:24   333s] #################################################################################
[03/23 22:14:24   333s] # Design Stage: PostRoute
[03/23 22:14:24   333s] # Design Name: miniMIPS_chip
[03/23 22:14:24   333s] # Design Mode: 90nm
[03/23 22:14:24   333s] # Analysis Mode: MMMC OCV 
[03/23 22:14:24   333s] # Parasitics Mode: SPEF/RCDB
[03/23 22:14:24   333s] # Signoff Settings: SI On 
[03/23 22:14:24   333s] #################################################################################
[03/23 22:14:24   333s] AAE_INFO: 1 threads acquired from CTE.
[03/23 22:14:24   333s] Setting infinite Tws ...
[03/23 22:14:24   333s] First Iteration Infinite Tw... 
[03/23 22:14:24   333s] Calculate early delays in OCV mode...
[03/23 22:14:24   333s] Calculate late delays in OCV mode...
[03/23 22:14:24   333s] Topological Sorting (CPU = 0:00:00.1, MEM = 1437.3M, InitMEM = 1437.3M)
[03/23 22:14:25   333s] Initializing multi-corner capacitance tables ... 
[03/23 22:14:25   333s] Initializing multi-corner resistance tables ...
[03/23 22:14:25   333s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:14:25   333s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1437.3M)
[03/23 22:14:25   333s] AAE_INFO: 1 threads acquired from CTE.
[03/23 22:14:33   342s] AAE_INFO-618: Total number of nets in the design is 12114,  99.8 percent of the nets selected for SI analysis
[03/23 22:14:33   342s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/23 22:14:33   342s] End delay calculation. (MEM=1475.47 CPU=0:00:08.1 REAL=0:00:08.0)
[03/23 22:14:33   342s] *** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 1475.5M) ***
[03/23 22:14:34   343s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1475.5M)
[03/23 22:14:34   343s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:14:34   343s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1475.5M)
[03/23 22:14:34   343s] Starting SI iteration 2
[03/23 22:14:34   343s] AAE_INFO: 1 threads acquired from CTE.
[03/23 22:14:34   343s] Calculate early delays in OCV mode...
[03/23 22:14:34   343s] Calculate late delays in OCV mode...
[03/23 22:14:35   343s] AAE_INFO-618: Total number of nets in the design is 12114,  0.8 percent of the nets selected for SI analysis
[03/23 22:14:35   343s] End delay calculation. (MEM=1451.52 CPU=0:00:00.4 REAL=0:00:01.0)
[03/23 22:14:35   343s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1451.5M) ***
[03/23 22:14:35   344s] Effort level <high> specified for reg2reg path_group
[03/23 22:14:35   344s] Effort level <high> specified for reg2cgate path_group
[03/23 22:14:35   344s] Begin: glitch net info
[03/23 22:14:35   344s] glitch slack range: number of glitch nets
[03/23 22:14:35   344s] glitch slack < -0.32 : 0
[03/23 22:14:35   344s] -0.32 < glitch slack < -0.28 : 0
[03/23 22:14:35   344s] -0.28 < glitch slack < -0.24 : 0
[03/23 22:14:35   344s] -0.24 < glitch slack < -0.2 : 0
[03/23 22:14:35   344s] -0.2 < glitch slack < -0.16 : 0
[03/23 22:14:35   344s] -0.16 < glitch slack < -0.12 : 0
[03/23 22:14:35   344s] -0.12 < glitch slack < -0.08 : 0
[03/23 22:14:35   344s] -0.08 < glitch slack < -0.04 : 0
[03/23 22:14:35   344s] -0.04 < glitch slack : 0
[03/23 22:14:35   344s] End: glitch net info
[03/23 22:14:37   346s] 
[03/23 22:14:37   346s] ------------------------------------------------------------
[03/23 22:14:37   346s]          time_design Summary                             
[03/23 22:14:37   346s] ------------------------------------------------------------
[03/23 22:14:37   346s] 
[03/23 22:14:37   346s] Setup views included:
[03/23 22:14:37   346s]  default_emulate_view 
[03/23 22:14:37   346s] 
[03/23 22:14:37   346s] +--------------------+---------+---------+---------+---------+
[03/23 22:14:37   346s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/23 22:14:37   346s] +--------------------+---------+---------+---------+---------+
[03/23 22:14:37   346s] |           WNS (ns):|  0.000  |  0.000  |  2.735  |  4.189  |
[03/23 22:14:37   346s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/23 22:14:37   346s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/23 22:14:37   346s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/23 22:14:37   346s] +--------------------+---------+---------+---------+---------+
[03/23 22:14:37   346s] 
[03/23 22:14:37   346s] +----------------+-------------------------------+------------------+
[03/23 22:14:37   346s] |                |              Real             |       Total      |
[03/23 22:14:37   346s] |    DRVs        +------------------+------------+------------------|
[03/23 22:14:37   346s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/23 22:14:37   346s] +----------------+------------------+------------+------------------+
[03/23 22:14:37   346s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/23 22:14:37   346s] |   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
[03/23 22:14:37   346s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:14:37   346s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/23 22:14:37   346s] +----------------+------------------+------------+------------------+
[03/23 22:14:37   346s] 
[03/23 22:14:37   346s] Density: 23.154%
[03/23 22:14:37   346s]        (100.000% with Fillers)
[03/23 22:14:37   346s] Total number of glitch violations: 0
[03/23 22:14:37   346s] ------------------------------------------------------------
[03/23 22:14:38   346s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/23 22:14:38   346s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/23 22:14:38   346s] UM:        111.01            537             0.000             0.000  time_design
[03/23 22:14:38   346s] Reported timing to dir ./timingReports
[03/23 22:14:38   346s] Total CPU time: 17.89 sec
[03/23 22:14:38   346s] Total Real time: 18.0 sec
[03/23 22:14:38   346s] Total Memory Usage: 1385.226562 Mbytes
[03/23 22:14:38   346s] Reset AAE Options
[03/23 22:14:38   347s]  *** Starting Verify Geometry (MEM: 1385.2) ***
[03/23 22:14:38   347s] 
[03/23 22:14:38   347s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 22:14:38   347s]   VERIFY GEOMETRY ...... Initializing
[03/23 22:14:38   347s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 22:14:38   347s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 22:14:38   347s]                   ...... bin size: 4160
[03/23 22:14:38   347s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/23 22:14:38   347s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/23 22:14:40   349s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/23 22:14:42   351s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:14:42   351s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:14:42   351s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:14:42   351s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/23 22:14:42   351s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:14:42   351s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:14:42   351s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/23 22:14:42   351s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:14:43   351s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/23 22:14:43   351s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/23 22:14:43   351s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/23 22:14:43   351s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/23 22:14:45   354s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/23 22:14:47   356s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/23 22:14:47   356s] VG: elapsed time: 9.00
[03/23 22:14:47   356s] Begin Summary ...
[03/23 22:14:47   356s]   Cells       : 0
[03/23 22:14:47   356s]   SameNet     : 0
[03/23 22:14:47   356s]   Wiring      : 0
[03/23 22:14:47   356s]   Antenna     : 0
[03/23 22:14:47   356s]   Short       : 0
[03/23 22:14:47   356s]   Overlap     : 0
[03/23 22:14:47   356s] End Summary
[03/23 22:14:47   356s] 
[03/23 22:14:47   356s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 22:14:47   356s] 
[03/23 22:14:47   356s] **********End: VERIFY GEOMETRY**********
[03/23 22:14:47   356s]  *** verify geometry (CPU: 0:00:09.1  MEM: 105.5M)
[03/23 22:14:47   356s] 
[03/23 22:14:47   356s] [DEV]innovus 3> eval_legacy { report_message -start_cmd }
[03/23 22:22:40   431s] eval_legacy { report_message -start_cmd }
[03/23 22:22:40   431s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 22:22:40   431s] The in-memory database contained RC information but was not saved. To save 
[03/23 22:22:40   431s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[03/23 22:22:40   431s] so it should only be saved when it is really desired.
[03/23 22:22:41   431s] get_multi_cpu_usage -local_cpu
[03/23 22:22:41   431s] write_netlist miniMIPS_FILLER_GEOMETRY/miniMIPS_chip.v.gz
[03/23 22:22:41   431s] Writing Netlist "miniMIPS_FILLER_GEOMETRY/miniMIPS_chip.v.gz" ...
[03/23 22:22:41   431s] Saving AAE Data ...
[03/23 22:22:41   431s] get_proto_model -type_match {none flex_module flex_instgroup blackbox full optinterface} -tcl -name
[03/23 22:22:41   432s] get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[03/23 22:22:41   432s] Saving preference file miniMIPS_FILLER_GEOMETRY/gui.pref.tcl ...
[03/23 22:22:41   432s] get_layer_preference congestH -is_visible
[03/23 22:22:41   432s] get_layer_preference congestV -is_visible
[03/23 22:22:41   432s] get_layer_preference congestObj -is_visible
[03/23 22:22:41   432s] Saving root attributes to be loaded post write_db ...
[03/23 22:22:41   432s] Saving root attributes to be loaded previous write_db ...
[03/23 22:22:41   432s] Saving floorplan file ...
[03/23 22:22:41   432s] write_floorplan miniMIPS_FILLER_GEOMETRY/miniMIPS_chip.fp.gz
[03/23 22:22:41   432s] write_black_box_lef -all miniMIPS_FILLER_GEOMETRY/miniMIPS_chip.bbox.lef
[03/23 22:22:41   432s] write_drc_markers miniMIPS_FILLER_GEOMETRY/miniMIPS_chip.marker.gz
[03/23 22:22:41   432s] Saving Drc markers ...
[03/23 22:22:41   432s] ... No Drc file written since there is no markers found.
[03/23 22:22:41   432s] Saving placement file ...
[03/23 22:22:41   432s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1490.8M) ***
[03/23 22:22:41   432s] Saving route file ...
[03/23 22:22:42   433s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1490.8M) ***
[03/23 22:22:42   433s] Saving DEF file ...
[03/23 22:22:42   433s] eval_legacy { defOut -for_saveDesign miniMIPS_FILLER_GEOMETRY/miniMIPS_chip.def.gz }
[03/23 22:22:42   433s] eval_legacy { writeIntegRouteConstraint -noDigitalConstraint -file miniMIPS_FILLER_GEOMETRY/miniMIPS_chip.integ.const }
[03/23 22:22:42   433s] No integration constraint in the design.
[03/23 22:22:42   433s] eval_legacy { is_attribute -obj_type root write_db_create_read_file }
[03/23 22:22:45   435s] 
[03/23 22:22:45   436s] 
[03/23 22:22:46   436s] 
[03/23 22:22:47   437s] Generated self-contained design miniMIPS_FILLER_GEOMETRY
[03/23 22:22:47   437s] eval_legacy { report_message -end_cmd }
[03/23 22:22:47   437s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 22:22:47   437s] eval_legacy { report_message -end_cmd }
[03/23 22:22:47   437s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 22:22:47   437s] 
source physical/6_netlist_sdf.tcl 
[03/23 22:27:23   502s] Writing Netlist "minimips.v" ...
[03/23 22:27:23   502s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:27:23   502s] Extraction called for design 'miniMIPS_chip' of instances=47808 and nets=12114 using extraction engine 'postRoute' at effort level 'low' .
[03/23 22:27:23   502s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/23 22:27:23   502s] Type 'man IMPEXT-3530' for more detail.
[03/23 22:27:23   502s] PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
[03/23 22:27:23   502s] RC Extraction called in multi-corner(1) mode.
[03/23 22:27:23   502s] Process corner(s) are loaded.
[03/23 22:27:23   502s]  Corner: default_emulate_rc_corner
[03/23 22:27:23   502s] extractDetailRC Option : -outfile /tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d -maxResLength 200  -extended
[03/23 22:27:23   502s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[03/23 22:27:23   502s]       RC Corner Indexes            0   
[03/23 22:27:23   502s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:27:23   502s] Coupling Cap. Scaling Factor : 1.00000 
[03/23 22:27:23   502s] Resistance Scaling Factor    : 1.00000 
[03/23 22:27:23   502s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:27:23   502s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:27:23   502s] Shrink Factor                : 1.00000
[03/23 22:27:23   502s] Initializing multi-corner capacitance tables ... 
[03/23 22:27:23   502s] Initializing multi-corner resistance tables ...
[03/23 22:27:23   502s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1398.5M)
[03/23 22:27:23   502s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for storing RC.
[03/23 22:27:24   503s] Extracted 10.0011% (CPU Time= 0:00:00.5  MEM= 1464.0M)
[03/23 22:27:24   503s] Extracted 20.0015% (CPU Time= 0:00:00.7  MEM= 1464.0M)
[03/23 22:27:24   503s] Extracted 30.0011% (CPU Time= 0:00:00.9  MEM= 1464.0M)
[03/23 22:27:24   503s] Extracted 40.0015% (CPU Time= 0:00:01.2  MEM= 1464.0M)
[03/23 22:27:24   503s] Extracted 50.0011% (CPU Time= 0:00:01.3  MEM= 1464.0M)
[03/23 22:27:25   504s] Extracted 60.0015% (CPU Time= 0:00:01.5  MEM= 1464.0M)
[03/23 22:27:25   504s] Extracted 70.0011% (CPU Time= 0:00:01.7  MEM= 1464.0M)
[03/23 22:27:25   504s] Extracted 80.0015% (CPU Time= 0:00:02.0  MEM= 1468.0M)
[03/23 22:27:25   504s] Extracted 90.0011% (CPU Time= 0:00:02.3  MEM= 1468.0M)
[03/23 22:27:26   505s] Extracted 100% (CPU Time= 0:00:02.7  MEM= 1468.0M)
[03/23 22:27:26   505s] Number of Extracted Resistors     : 229269
[03/23 22:27:26   505s] Number of Extracted Ground Cap.   : 235199
[03/23 22:27:26   505s] Number of Extracted Coupling Cap. : 501984
[03/23 22:27:26   505s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:27:26   505s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/23 22:27:26   505s]  Corner: default_emulate_rc_corner
[03/23 22:27:26   505s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1455.9M)
[03/23 22:27:26   505s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb_Filter.rcdb.d' for storing RC.
[03/23 22:27:26   505s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:27:26   506s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1455.945M)
[03/23 22:27:26   506s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:27:26   506s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1455.945M)
[03/23 22:27:26   506s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 1455.945M)
[03/23 22:27:26   506s]  *** Starting Verify DRC (MEM: 1431.9) ***
[03/23 22:27:26   506s] 
[03/23 22:27:26   506s]   VERIFY DRC ...... Starting Verification
[03/23 22:27:26   506s]   VERIFY DRC ...... Initializing
[03/23 22:27:27   506s]   VERIFY DRC ...... Deleting Existing Violations
[03/23 22:27:27   506s]   VERIFY DRC ...... Creating Sub-Areas
[03/23 22:27:27   506s]   VERIFY DRC ...... Using new threading
[03/23 22:27:27   506s]   VERIFY DRC ...... Sub-Area : 1 of 4
[03/23 22:27:28   508s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/23 22:27:28   508s]   VERIFY DRC ...... Sub-Area : 2 of 4
[03/23 22:27:30   509s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[03/23 22:27:30   509s]   VERIFY DRC ...... Sub-Area : 3 of 4
[03/23 22:27:32   511s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[03/23 22:27:32   511s]   VERIFY DRC ...... Sub-Area : 4 of 4
[03/23 22:27:34   513s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[03/23 22:27:34   513s] 
[03/23 22:27:34   513s]   Verification Complete : 0 Viols.
[03/23 22:27:34   513s] 
[03/23 22:27:34   513s]  *** End Verify DRC (CPU: 0:00:07.2  ELAPSED TIME: 7.00  MEM: 29.2M) ***
[03/23 22:27:34   513s] 
[03/23 22:27:34   513s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:27:34   513s] RC Out has the following PVT Info:
[03/23 22:27:34   513s]    RC:default_emulate_rc_corner
[03/23 22:27:34   513s] rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
[03/23 22:27:34   513s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1461.1M)
[03/23 22:27:34   513s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:27:34   513s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/23 22:27:34   513s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:27:34   513s] #################################################################################
[03/23 22:27:34   513s] # Design Stage: PostRoute
[03/23 22:27:34   513s] # Design Name: miniMIPS_chip
[03/23 22:27:34   513s] # Design Mode: 90nm
[03/23 22:27:34   513s] # Analysis Mode: MMMC OCV 
[03/23 22:27:34   513s] # Parasitics Mode: SPEF/RCDB
[03/23 22:27:34   513s] # Signoff Settings: SI On 
[03/23 22:27:34   513s] #################################################################################
[03/23 22:27:35   514s] Setting infinite Tws ...
[03/23 22:27:35   514s] First Iteration Infinite Tw... 
[03/23 22:27:35   514s] Topological Sorting (CPU = 0:00:00.0, MEM = 1477.1M, InitMEM = 1477.1M)
[03/23 22:27:35   514s] Initializing multi-corner capacitance tables ... 
[03/23 22:27:35   514s] Initializing multi-corner resistance tables ...
[03/23 22:27:35   514s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:27:35   514s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1477.1M)
[03/23 22:27:43   522s] AAE_INFO-618: Total number of nets in the design is 12114,  99.8 percent of the nets selected for SI analysis
[03/23 22:27:43   522s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/23 22:27:43   522s] End delay calculation. (MEM=1534.36 CPU=0:00:07.9 REAL=0:00:08.0)
[03/23 22:27:43   522s] *** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1534.4M) ***
[03/23 22:27:44   523s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1534.4M)
[03/23 22:27:44   523s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:27:44   523s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1534.4M)
[03/23 22:27:44   523s] Starting SI iteration 2
[03/23 22:27:44   524s] AAE_INFO-618: Total number of nets in the design is 12114,  0.8 percent of the nets selected for SI analysis
[03/23 22:27:44   524s] End delay calculation. (MEM=1502.36 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 22:27:44   524s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1502.4M) ***
[03/23 22:27:47   526s] [DEV]innovus 4> gui_fit
firefox summaryReport/minimips.main.htm
[03/23 22:34:30   602s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.jsm
[03/23 22:34:30   602s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.sys.mjs
[03/23 22:34:30   602s] Crash Annotation GraphicsCriticalError: |[0][GFX1-]: Unrecognized feature ACCELERATED_CANVAS2D (t=15.7746) [GFX1-]: Unrecognized feature ACCELERATED_CANVAS2D
[03/23 22:35:03   602s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.jsm
[03/23 22:35:03   602s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.sys.mjs

[03/23 22:35:04   633s] [DEV]innovus 5> 
[03/23 22:35:04   633s] [DEV]innovus 5> firefox summaryRfirefox summaryReport/minimips.main.htm
eport/minimips.main.htm
[03/23 22:35:04   633s] + 
[03/23 22:35:07   633s] Crash Annotation GraphicsCriticalError: |[0][GFX1-]: Unrecognized feature ACCELERATED_CANVAS2D (t=3.1013) [GFX1-]: Unrecognized feature ACCELERATED_CANVAS2D
[03/23 22:35:07   633s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.jsm
[03/23 22:35:07   633s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.sys.mjs
[03/23 22:35:13   633s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.jsm
[03/23 22:35:13   633s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.sys.mjs
[03/23 22:35:15   649s] [DEV]innovus 6> 

[03/23 22:35:15   649s] [DEV]innovus 6>
 
[03/23 22:35:15   649s] [DEV]innovus 6> source physical/6_netlist_sdf.tcl 
Writing Netlist "minimips.v" ...
[03/23 22:36:10   657s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:36:10   657s] Extraction called for design 'miniMIPS_chip' of instances=47808 and nets=12114 using extraction engine 'postRoute' at effort level 'low' .
[03/23 22:36:10   657s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/23 22:36:10   657s] Type 'man IMPEXT-3530' for more detail.
[03/23 22:36:10   657s] PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
[03/23 22:36:10   657s] RC Extraction called in multi-corner(1) mode.
[03/23 22:36:10   657s] Process corner(s) are loaded.
[03/23 22:36:10   657s]  Corner: default_emulate_rc_corner
[03/23 22:36:10   657s] extractDetailRC Option : -outfile /tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d -maxResLength 200  -extended
[03/23 22:36:10   657s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[03/23 22:36:10   657s]       RC Corner Indexes            0   
[03/23 22:36:10   657s] Capacitance Scaling Factor   : 1.00000 
[03/23 22:36:10   657s] Coupling Cap. Scaling Factor : 1.00000 
[03/23 22:36:10   657s] Resistance Scaling Factor    : 1.00000 
[03/23 22:36:10   657s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 22:36:10   657s] Clock Res. Scaling Factor    : 1.00000 
[03/23 22:36:10   657s] Shrink Factor                : 1.00000
[03/23 22:36:10   658s] Initializing multi-corner capacitance tables ... 
[03/23 22:36:10   658s] Initializing multi-corner resistance tables ...
[03/23 22:36:10   658s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1472.1M)
[03/23 22:36:10   658s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for storing RC.
[03/23 22:36:10   658s] Extracted 10.0011% (CPU Time= 0:00:00.6  MEM= 1544.2M)
[03/23 22:36:11   658s] Extracted 20.0015% (CPU Time= 0:00:00.7  MEM= 1544.2M)
[03/23 22:36:11   659s] Extracted 30.0011% (CPU Time= 0:00:00.9  MEM= 1544.2M)
[03/23 22:36:11   659s] Extracted 40.0015% (CPU Time= 0:00:01.2  MEM= 1544.2M)
[03/23 22:36:11   659s] Extracted 50.0011% (CPU Time= 0:00:01.4  MEM= 1544.2M)
[03/23 22:36:11   659s] Extracted 60.0015% (CPU Time= 0:00:01.5  MEM= 1544.2M)
[03/23 22:36:12   659s] Extracted 70.0011% (CPU Time= 0:00:01.7  MEM= 1544.2M)
[03/23 22:36:12   660s] Extracted 80.0015% (CPU Time= 0:00:02.1  MEM= 1548.2M)
[03/23 22:36:12   660s] Extracted 90.0011% (CPU Time= 0:00:02.4  MEM= 1548.2M)
[03/23 22:36:13   660s] Extracted 100% (CPU Time= 0:00:02.8  MEM= 1548.2M)
[03/23 22:36:13   661s] Number of Extracted Resistors     : 229269
[03/23 22:36:13   661s] Number of Extracted Ground Cap.   : 235199
[03/23 22:36:13   661s] Number of Extracted Coupling Cap. : 501984
[03/23 22:36:13   661s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:36:13   661s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/23 22:36:13   661s]  Corner: default_emulate_rc_corner
[03/23 22:36:13   661s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1536.2M)
[03/23 22:36:13   661s] Creating parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb_Filter.rcdb.d' for storing RC.
[03/23 22:36:13   661s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:36:13   661s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1536.203M)
[03/23 22:36:13   661s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:36:13   661s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1536.203M)
[03/23 22:36:13   661s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 1536.203M)
[03/23 22:36:13   661s]  *** Starting Verify DRC (MEM: 1536.2) ***
[03/23 22:36:13   661s] 
[03/23 22:36:13   661s]   VERIFY DRC ...... Starting Verification
[03/23 22:36:13   661s]   VERIFY DRC ...... Initializing
[03/23 22:36:13   661s]   VERIFY DRC ...... Deleting Existing Violations
[03/23 22:36:13   661s]   VERIFY DRC ...... Creating Sub-Areas
[03/23 22:36:13   661s]   VERIFY DRC ...... Using new threading
[03/23 22:36:13   661s]   VERIFY DRC ...... Sub-Area : 1 of 4
[03/23 22:36:15   663s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/23 22:36:15   663s]   VERIFY DRC ...... Sub-Area : 2 of 4
[03/23 22:36:17   665s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[03/23 22:36:17   665s]   VERIFY DRC ...... Sub-Area : 3 of 4
[03/23 22:36:18   666s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[03/23 22:36:18   666s]   VERIFY DRC ...... Sub-Area : 4 of 4
[03/23 22:36:20   668s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[03/23 22:36:20   668s] 
[03/23 22:36:20   668s]   Verification Complete : 0 Viols.
[03/23 22:36:20   668s] 
[03/23 22:36:20   668s]  *** End Verify DRC (CPU: 0:00:06.6  ELAPSED TIME: 7.00  MEM: 47.7M) ***
[03/23 22:36:20   668s] 
[03/23 22:36:20   668s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:36:20   668s] RC Out has the following PVT Info:
[03/23 22:36:20   668s]    RC:default_emulate_rc_corner
[03/23 22:36:20   668s] rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
[03/23 22:36:20   668s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1583.9M)
[03/23 22:36:20   668s] Closing parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d'. 11671 times net's RC data read were performed.
[03/23 22:36:20   668s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/23 22:36:20   668s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 22:36:20   668s] #################################################################################
[03/23 22:36:20   668s] # Design Stage: PostRoute
[03/23 22:36:20   668s] # Design Name: miniMIPS_chip
[03/23 22:36:20   668s] # Design Mode: 90nm
[03/23 22:36:20   668s] # Analysis Mode: MMMC OCV 
[03/23 22:36:20   668s] # Parasitics Mode: SPEF/RCDB
[03/23 22:36:20   668s] # Signoff Settings: SI On 
[03/23 22:36:20   668s] #################################################################################
[03/23 22:36:21   669s] Setting infinite Tws ...
[03/23 22:36:21   669s] First Iteration Infinite Tw... 
[03/23 22:36:21   669s] Topological Sorting (CPU = 0:00:00.0, MEM = 1600.0M, InitMEM = 1600.0M)
[03/23 22:36:21   669s] Initializing multi-corner capacitance tables ... 
[03/23 22:36:21   669s] Initializing multi-corner resistance tables ...
[03/23 22:36:21   669s] Opening parasitic data file '/tmp/innovus_temp_31112_pgmicro02_felipe.bertoglio_doNsuc/miniMIPS_chip_31112_j1hOIk.rcdb.d' for reading.
[03/23 22:36:21   669s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1600.0M)
[03/23 22:36:29   677s] AAE_INFO-618: Total number of nets in the design is 12114,  99.8 percent of the nets selected for SI analysis
[03/23 22:36:29   677s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/23 22:36:29   677s] End delay calculation. (MEM=1657.18 CPU=0:00:07.8 REAL=0:00:08.0)
[03/23 22:36:29   677s] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1657.2M) ***
[03/23 22:36:30   678s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1657.2M)
[03/23 22:36:30   678s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 22:36:30   678s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1657.2M)
[03/23 22:36:30   678s] Starting SI iteration 2
[03/23 22:36:30   678s] AAE_INFO-618: Total number of nets in the design is 12114,  0.8 percent of the nets selected for SI analysis
[03/23 22:36:30   678s] End delay calculation. (MEM=1625.18 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 22:36:30   678s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1625.2M) ***
[03/23 22:36:33   681s] Start to collect the design information.
[03/23 22:36:33   681s] Build netlist information for Cell miniMIPS_chip.
[03/23 22:36:33   681s] Finished collecting the design information.
[03/23 22:36:33   681s] Generating standard cells used in the design report.
[03/23 22:36:33   681s] Generating IO cells used in the design report.
[03/23 22:36:33   681s] Analyze library ... 
[03/23 22:36:33   681s] Analyze netlist ... 
[03/23 22:36:33   681s] Generate no-driven nets information report.
[03/23 22:36:33   681s] Generate multi-driven nets information report.
[03/23 22:36:33   681s] Analyze timing ... 
[03/23 22:36:33   681s] Analyze floorplan/placement ... 
[03/23 22:36:34   681s] Analysis Routing ...
[03/23 22:36:34   681s] Report saved in file summaryReport/miniMIPS_chip.main.htm.ascii.
[03/23 22:36:34   681s] [DEV]innovus 7> firefox summaryReport/miniMIPS_chip.main.htm
Crash Annotation GraphicsCriticalError: |[0][GFX1-]: Unrecognized feature ACCELERATED_CANVAS2D (t=2.94485) [GFX1-]: Unrecognized feature ACCELERATED_CANVAS2D
[03/23 22:37:45   692s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.jsm
[03/23 22:37:45   692s] Missing chrome or resource URL: resource://gre/modules/UpdateListener.sys.mjs
