#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000134eebc6940 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000134eec0d250_0 .net "PC", 31 0, v00000134eec060b0_0;  1 drivers
v00000134eec0d6b0_0 .var "clk", 0 0;
v00000134eec0d2f0_0 .net "clkout", 0 0, L_00000134eec07140;  1 drivers
v00000134eec0bc70_0 .net "cycles_consumed", 31 0, v00000134eec0d390_0;  1 drivers
v00000134eec0d430_0 .var "rst", 0 0;
S_00000134eebc6c60 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000134eebc6940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000134eebd9e70 .param/l "RType" 0 4 2, C4<000000>;
P_00000134eebd9ea8 .param/l "add" 0 4 5, C4<100000>;
P_00000134eebd9ee0 .param/l "addi" 0 4 8, C4<001000>;
P_00000134eebd9f18 .param/l "addu" 0 4 5, C4<100001>;
P_00000134eebd9f50 .param/l "and_" 0 4 5, C4<100100>;
P_00000134eebd9f88 .param/l "andi" 0 4 8, C4<001100>;
P_00000134eebd9fc0 .param/l "beq" 0 4 10, C4<000100>;
P_00000134eebd9ff8 .param/l "bne" 0 4 10, C4<000101>;
P_00000134eebda030 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000134eebda068 .param/l "j" 0 4 12, C4<000010>;
P_00000134eebda0a0 .param/l "jal" 0 4 12, C4<000011>;
P_00000134eebda0d8 .param/l "jr" 0 4 6, C4<001000>;
P_00000134eebda110 .param/l "lw" 0 4 8, C4<100011>;
P_00000134eebda148 .param/l "nor_" 0 4 5, C4<100111>;
P_00000134eebda180 .param/l "or_" 0 4 5, C4<100101>;
P_00000134eebda1b8 .param/l "ori" 0 4 8, C4<001101>;
P_00000134eebda1f0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000134eebda228 .param/l "sll" 0 4 6, C4<000000>;
P_00000134eebda260 .param/l "slt" 0 4 5, C4<101010>;
P_00000134eebda298 .param/l "slti" 0 4 8, C4<101010>;
P_00000134eebda2d0 .param/l "srl" 0 4 6, C4<000010>;
P_00000134eebda308 .param/l "sub" 0 4 5, C4<100010>;
P_00000134eebda340 .param/l "subu" 0 4 5, C4<100011>;
P_00000134eebda378 .param/l "sw" 0 4 8, C4<101011>;
P_00000134eebda3b0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000134eebda3e8 .param/l "xori" 0 4 8, C4<001110>;
L_00000134eec07220 .functor NOT 1, v00000134eec0d430_0, C4<0>, C4<0>, C4<0>;
L_00000134eec06ab0 .functor NOT 1, v00000134eec0d430_0, C4<0>, C4<0>, C4<0>;
L_00000134eec06a40 .functor NOT 1, v00000134eec0d430_0, C4<0>, C4<0>, C4<0>;
L_00000134eec07680 .functor NOT 1, v00000134eec0d430_0, C4<0>, C4<0>, C4<0>;
L_00000134eec07300 .functor NOT 1, v00000134eec0d430_0, C4<0>, C4<0>, C4<0>;
L_00000134eec07290 .functor NOT 1, v00000134eec0d430_0, C4<0>, C4<0>, C4<0>;
L_00000134eec07610 .functor NOT 1, v00000134eec0d430_0, C4<0>, C4<0>, C4<0>;
L_00000134eec073e0 .functor NOT 1, v00000134eec0d430_0, C4<0>, C4<0>, C4<0>;
L_00000134eec07140 .functor OR 1, v00000134eec0d6b0_0, v00000134eebce2d0_0, C4<0>, C4<0>;
L_00000134eec07370 .functor OR 1, L_00000134eecbf6f0, L_00000134eecbf0b0, C4<0>, C4<0>;
L_00000134eec068f0 .functor AND 1, L_00000134eecbe7f0, L_00000134eecbf330, C4<1>, C4<1>;
L_00000134eec06f80 .functor NOT 1, v00000134eec0d430_0, C4<0>, C4<0>, C4<0>;
L_00000134eec06b20 .functor OR 1, L_00000134eecbfc90, L_00000134eecbecf0, C4<0>, C4<0>;
L_00000134eec07450 .functor OR 1, L_00000134eec06b20, L_00000134eecbfd30, C4<0>, C4<0>;
L_00000134eec074c0 .functor OR 1, L_00000134eecbee30, L_00000134eecd1fd0, C4<0>, C4<0>;
L_00000134eec075a0 .functor AND 1, L_00000134eecbebb0, L_00000134eec074c0, C4<1>, C4<1>;
L_00000134eec07760 .functor OR 1, L_00000134eecd06d0, L_00000134eecd1a30, C4<0>, C4<0>;
L_00000134eec071b0 .functor AND 1, L_00000134eecd0c70, L_00000134eec07760, C4<1>, C4<1>;
L_00000134eec076f0 .functor NOT 1, L_00000134eec07140, C4<0>, C4<0>, C4<0>;
v00000134eec04490_0 .net "ALUOp", 3 0, v00000134eebcfd10_0;  1 drivers
v00000134eec04530_0 .net "ALUResult", 31 0, v00000134eec05890_0;  1 drivers
v00000134eec047b0_0 .net "ALUSrc", 0 0, v00000134eebcf8b0_0;  1 drivers
v00000134eec07e30_0 .net "ALUin2", 31 0, L_00000134eecd1d50;  1 drivers
v00000134eec09230_0 .net "MemReadEn", 0 0, v00000134eebcf630_0;  1 drivers
v00000134eec09050_0 .net "MemWriteEn", 0 0, v00000134eebce190_0;  1 drivers
v00000134eec08b50_0 .net "MemtoReg", 0 0, v00000134eebce230_0;  1 drivers
v00000134eec08290_0 .net "PC", 31 0, v00000134eec060b0_0;  alias, 1 drivers
v00000134eec095f0_0 .net "PCPlus1", 31 0, L_00000134eecbed90;  1 drivers
v00000134eec09410_0 .net "PCsrc", 0 0, v00000134eec054d0_0;  1 drivers
v00000134eec08d30_0 .net "RegDst", 0 0, v00000134eebce550_0;  1 drivers
v00000134eec07c50_0 .net "RegWriteEn", 0 0, v00000134eebcea50_0;  1 drivers
v00000134eec079d0_0 .net "WriteRegister", 4 0, L_00000134eecbe6b0;  1 drivers
v00000134eec09370_0 .net *"_ivl_0", 0 0, L_00000134eec07220;  1 drivers
L_00000134eec720f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000134eec090f0_0 .net/2u *"_ivl_10", 4 0, L_00000134eec720f0;  1 drivers
L_00000134eec724e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec07a70_0 .net *"_ivl_101", 15 0, L_00000134eec724e0;  1 drivers
v00000134eec07930_0 .net *"_ivl_102", 31 0, L_00000134eecbf290;  1 drivers
L_00000134eec72528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec08330_0 .net *"_ivl_105", 25 0, L_00000134eec72528;  1 drivers
L_00000134eec72570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec08830_0 .net/2u *"_ivl_106", 31 0, L_00000134eec72570;  1 drivers
v00000134eec094b0_0 .net *"_ivl_108", 0 0, L_00000134eecbe7f0;  1 drivers
L_00000134eec725b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000134eec07b10_0 .net/2u *"_ivl_110", 5 0, L_00000134eec725b8;  1 drivers
v00000134eec083d0_0 .net *"_ivl_112", 0 0, L_00000134eecbf330;  1 drivers
v00000134eec08f10_0 .net *"_ivl_115", 0 0, L_00000134eec068f0;  1 drivers
v00000134eec08650_0 .net *"_ivl_116", 47 0, L_00000134eecbf510;  1 drivers
L_00000134eec72600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec08470_0 .net *"_ivl_119", 15 0, L_00000134eec72600;  1 drivers
L_00000134eec72138 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000134eec07bb0_0 .net/2u *"_ivl_12", 5 0, L_00000134eec72138;  1 drivers
v00000134eec09730_0 .net *"_ivl_120", 47 0, L_00000134eecbe430;  1 drivers
L_00000134eec72648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec09190_0 .net *"_ivl_123", 15 0, L_00000134eec72648;  1 drivers
v00000134eec092d0_0 .net *"_ivl_125", 0 0, L_00000134eecbf790;  1 drivers
v00000134eec08510_0 .net *"_ivl_126", 31 0, L_00000134eecbf3d0;  1 drivers
v00000134eec08970_0 .net *"_ivl_128", 47 0, L_00000134eecbeed0;  1 drivers
v00000134eec08fb0_0 .net *"_ivl_130", 47 0, L_00000134eecbe4d0;  1 drivers
v00000134eec07cf0_0 .net *"_ivl_132", 47 0, L_00000134eecbf150;  1 drivers
v00000134eec09550_0 .net *"_ivl_134", 47 0, L_00000134eecbe570;  1 drivers
v00000134eec08c90_0 .net *"_ivl_14", 0 0, L_00000134eec0c210;  1 drivers
v00000134eec08dd0_0 .net *"_ivl_140", 0 0, L_00000134eec06f80;  1 drivers
L_00000134eec726d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec08e70_0 .net/2u *"_ivl_142", 31 0, L_00000134eec726d8;  1 drivers
L_00000134eec727b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000134eec086f0_0 .net/2u *"_ivl_146", 5 0, L_00000134eec727b0;  1 drivers
v00000134eec080b0_0 .net *"_ivl_148", 0 0, L_00000134eecbfc90;  1 drivers
L_00000134eec727f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000134eec09690_0 .net/2u *"_ivl_150", 5 0, L_00000134eec727f8;  1 drivers
v00000134eec07890_0 .net *"_ivl_152", 0 0, L_00000134eecbecf0;  1 drivers
v00000134eec08a10_0 .net *"_ivl_155", 0 0, L_00000134eec06b20;  1 drivers
L_00000134eec72840 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000134eec07d90_0 .net/2u *"_ivl_156", 5 0, L_00000134eec72840;  1 drivers
v00000134eec07ed0_0 .net *"_ivl_158", 0 0, L_00000134eecbfd30;  1 drivers
L_00000134eec72180 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000134eec07f70_0 .net/2u *"_ivl_16", 4 0, L_00000134eec72180;  1 drivers
v00000134eec08010_0 .net *"_ivl_161", 0 0, L_00000134eec07450;  1 drivers
L_00000134eec72888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec08ab0_0 .net/2u *"_ivl_162", 15 0, L_00000134eec72888;  1 drivers
v00000134eec08bf0_0 .net *"_ivl_164", 31 0, L_00000134eecbef70;  1 drivers
v00000134eec08790_0 .net *"_ivl_167", 0 0, L_00000134eecbfdd0;  1 drivers
v00000134eec08150_0 .net *"_ivl_168", 15 0, L_00000134eecbfe70;  1 drivers
v00000134eec081f0_0 .net *"_ivl_170", 31 0, L_00000134eecbff10;  1 drivers
v00000134eec088d0_0 .net *"_ivl_174", 31 0, L_00000134eecbe110;  1 drivers
L_00000134eec728d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec085b0_0 .net *"_ivl_177", 25 0, L_00000134eec728d0;  1 drivers
L_00000134eec72918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec099e0_0 .net/2u *"_ivl_178", 31 0, L_00000134eec72918;  1 drivers
v00000134eec0b380_0 .net *"_ivl_180", 0 0, L_00000134eecbebb0;  1 drivers
L_00000134eec72960 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0ae80_0 .net/2u *"_ivl_182", 5 0, L_00000134eec72960;  1 drivers
v00000134eec09a80_0 .net *"_ivl_184", 0 0, L_00000134eecbee30;  1 drivers
L_00000134eec729a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000134eec0b420_0 .net/2u *"_ivl_186", 5 0, L_00000134eec729a8;  1 drivers
v00000134eec0ade0_0 .net *"_ivl_188", 0 0, L_00000134eecd1fd0;  1 drivers
v00000134eec09b20_0 .net *"_ivl_19", 4 0, L_00000134eec0b9f0;  1 drivers
v00000134eec0a660_0 .net *"_ivl_191", 0 0, L_00000134eec074c0;  1 drivers
v00000134eec09940_0 .net *"_ivl_193", 0 0, L_00000134eec075a0;  1 drivers
L_00000134eec729f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000134eec0aac0_0 .net/2u *"_ivl_194", 5 0, L_00000134eec729f0;  1 drivers
v00000134eec0afc0_0 .net *"_ivl_196", 0 0, L_00000134eecd1c10;  1 drivers
L_00000134eec72a38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000134eec0a840_0 .net/2u *"_ivl_198", 31 0, L_00000134eec72a38;  1 drivers
L_00000134eec720a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0b4c0_0 .net/2u *"_ivl_2", 5 0, L_00000134eec720a8;  1 drivers
v00000134eec0b060_0 .net *"_ivl_20", 4 0, L_00000134eec0bdb0;  1 drivers
v00000134eec09bc0_0 .net *"_ivl_200", 31 0, L_00000134eecd0310;  1 drivers
v00000134eec0a700_0 .net *"_ivl_204", 31 0, L_00000134eecd03b0;  1 drivers
L_00000134eec72a80 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0a3e0_0 .net *"_ivl_207", 25 0, L_00000134eec72a80;  1 drivers
L_00000134eec72ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec09c60_0 .net/2u *"_ivl_208", 31 0, L_00000134eec72ac8;  1 drivers
v00000134eec0b740_0 .net *"_ivl_210", 0 0, L_00000134eecd0c70;  1 drivers
L_00000134eec72b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0aca0_0 .net/2u *"_ivl_212", 5 0, L_00000134eec72b10;  1 drivers
v00000134eec0b100_0 .net *"_ivl_214", 0 0, L_00000134eecd06d0;  1 drivers
L_00000134eec72b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000134eec09f80_0 .net/2u *"_ivl_216", 5 0, L_00000134eec72b58;  1 drivers
v00000134eec0ab60_0 .net *"_ivl_218", 0 0, L_00000134eecd1a30;  1 drivers
v00000134eec0a980_0 .net *"_ivl_221", 0 0, L_00000134eec07760;  1 drivers
v00000134eec0a200_0 .net *"_ivl_223", 0 0, L_00000134eec071b0;  1 drivers
L_00000134eec72ba0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000134eec09d00_0 .net/2u *"_ivl_224", 5 0, L_00000134eec72ba0;  1 drivers
v00000134eec09da0_0 .net *"_ivl_226", 0 0, L_00000134eecd0770;  1 drivers
v00000134eec0b2e0_0 .net *"_ivl_228", 31 0, L_00000134eecd0810;  1 drivers
v00000134eec0a7a0_0 .net *"_ivl_24", 0 0, L_00000134eec06a40;  1 drivers
L_00000134eec721c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000134eec09e40_0 .net/2u *"_ivl_26", 4 0, L_00000134eec721c8;  1 drivers
v00000134eec09ee0_0 .net *"_ivl_29", 4 0, L_00000134eec0c030;  1 drivers
v00000134eec0b560_0 .net *"_ivl_32", 0 0, L_00000134eec07680;  1 drivers
L_00000134eec72210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000134eec0ad40_0 .net/2u *"_ivl_34", 4 0, L_00000134eec72210;  1 drivers
v00000134eec0a020_0 .net *"_ivl_37", 4 0, L_00000134eec0c3f0;  1 drivers
v00000134eec0ac00_0 .net *"_ivl_40", 0 0, L_00000134eec07300;  1 drivers
L_00000134eec72258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0a0c0_0 .net/2u *"_ivl_42", 15 0, L_00000134eec72258;  1 drivers
v00000134eec0b240_0 .net *"_ivl_45", 15 0, L_00000134eecbfbf0;  1 drivers
v00000134eec0b6a0_0 .net *"_ivl_48", 0 0, L_00000134eec07290;  1 drivers
v00000134eec0a2a0_0 .net *"_ivl_5", 5 0, L_00000134eec0d750;  1 drivers
L_00000134eec722a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0b600_0 .net/2u *"_ivl_50", 36 0, L_00000134eec722a0;  1 drivers
L_00000134eec722e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0af20_0 .net/2u *"_ivl_52", 31 0, L_00000134eec722e8;  1 drivers
v00000134eec0b1a0_0 .net *"_ivl_55", 4 0, L_00000134eecbe1b0;  1 drivers
v00000134eec0a160_0 .net *"_ivl_56", 36 0, L_00000134eecbe390;  1 drivers
v00000134eec098a0_0 .net *"_ivl_58", 36 0, L_00000134eecbf1f0;  1 drivers
v00000134eec0a340_0 .net *"_ivl_62", 0 0, L_00000134eec07610;  1 drivers
L_00000134eec72330 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0a480_0 .net/2u *"_ivl_64", 5 0, L_00000134eec72330;  1 drivers
v00000134eec0aa20_0 .net *"_ivl_67", 5 0, L_00000134eecbfa10;  1 drivers
v00000134eec0a520_0 .net *"_ivl_70", 0 0, L_00000134eec073e0;  1 drivers
L_00000134eec72378 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0a8e0_0 .net/2u *"_ivl_72", 57 0, L_00000134eec72378;  1 drivers
L_00000134eec723c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec0a5c0_0 .net/2u *"_ivl_74", 31 0, L_00000134eec723c0;  1 drivers
v00000134eec0cad0_0 .net *"_ivl_77", 25 0, L_00000134eecbf470;  1 drivers
v00000134eec0d4d0_0 .net *"_ivl_78", 57 0, L_00000134eecbf010;  1 drivers
v00000134eec0c670_0 .net *"_ivl_8", 0 0, L_00000134eec06ab0;  1 drivers
v00000134eec0c7b0_0 .net *"_ivl_80", 57 0, L_00000134eecbf650;  1 drivers
L_00000134eec72408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000134eec0ba90_0 .net/2u *"_ivl_84", 31 0, L_00000134eec72408;  1 drivers
L_00000134eec72450 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000134eec0ca30_0 .net/2u *"_ivl_88", 5 0, L_00000134eec72450;  1 drivers
v00000134eec0be50_0 .net *"_ivl_90", 0 0, L_00000134eecbf6f0;  1 drivers
L_00000134eec72498 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000134eec0c170_0 .net/2u *"_ivl_92", 5 0, L_00000134eec72498;  1 drivers
v00000134eec0cdf0_0 .net *"_ivl_94", 0 0, L_00000134eecbf0b0;  1 drivers
v00000134eec0c490_0 .net *"_ivl_97", 0 0, L_00000134eec07370;  1 drivers
v00000134eec0c990_0 .net *"_ivl_98", 47 0, L_00000134eecbec50;  1 drivers
v00000134eec0d570_0 .net "adderResult", 31 0, L_00000134eecbf5b0;  1 drivers
v00000134eec0c710_0 .net "address", 31 0, L_00000134eecbe750;  1 drivers
v00000134eec0d110_0 .net "clk", 0 0, L_00000134eec07140;  alias, 1 drivers
v00000134eec0d390_0 .var "cycles_consumed", 31 0;
v00000134eec0bbd0_0 .net "extImm", 31 0, L_00000134eecbffb0;  1 drivers
v00000134eec0bef0_0 .net "funct", 5 0, L_00000134eecbeb10;  1 drivers
v00000134eec0ccb0_0 .net "hlt", 0 0, v00000134eebce2d0_0;  1 drivers
v00000134eec0d610_0 .net "imm", 15 0, L_00000134eecbf970;  1 drivers
v00000134eec0cb70_0 .net "immediate", 31 0, L_00000134eecd1530;  1 drivers
v00000134eec0cc10_0 .net "input_clk", 0 0, v00000134eec0d6b0_0;  1 drivers
v00000134eec0c530_0 .net "instruction", 31 0, L_00000134eecbea70;  1 drivers
v00000134eec0c350_0 .net "memoryReadData", 31 0, v00000134eec05bb0_0;  1 drivers
v00000134eec0cd50_0 .net "nextPC", 31 0, L_00000134eecbf8d0;  1 drivers
v00000134eec0bd10_0 .net "opcode", 5 0, L_00000134eec0b8b0;  1 drivers
v00000134eec0ce90_0 .net "rd", 4 0, L_00000134eec0bf90;  1 drivers
v00000134eec0b950_0 .net "readData1", 31 0, L_00000134eec070d0;  1 drivers
v00000134eec0c850_0 .net "readData1_w", 31 0, L_00000134eecd1df0;  1 drivers
v00000134eec0bb30_0 .net "readData2", 31 0, L_00000134eec06ea0;  1 drivers
v00000134eec0cf30_0 .net "rs", 4 0, L_00000134eec0c0d0;  1 drivers
v00000134eec0cfd0_0 .net "rst", 0 0, v00000134eec0d430_0;  1 drivers
v00000134eec0d070_0 .net "rt", 4 0, L_00000134eecbe250;  1 drivers
v00000134eec0c2b0_0 .net "shamt", 31 0, L_00000134eecbe2f0;  1 drivers
v00000134eec0c5d0_0 .net "wire_instruction", 31 0, L_00000134eec07530;  1 drivers
v00000134eec0d1b0_0 .net "writeData", 31 0, L_00000134eecd0450;  1 drivers
v00000134eec0c8f0_0 .net "zero", 0 0, L_00000134eecd0130;  1 drivers
L_00000134eec0d750 .part L_00000134eecbea70, 26, 6;
L_00000134eec0b8b0 .functor MUXZ 6, L_00000134eec0d750, L_00000134eec720a8, L_00000134eec07220, C4<>;
L_00000134eec0c210 .cmp/eq 6, L_00000134eec0b8b0, L_00000134eec72138;
L_00000134eec0b9f0 .part L_00000134eecbea70, 11, 5;
L_00000134eec0bdb0 .functor MUXZ 5, L_00000134eec0b9f0, L_00000134eec72180, L_00000134eec0c210, C4<>;
L_00000134eec0bf90 .functor MUXZ 5, L_00000134eec0bdb0, L_00000134eec720f0, L_00000134eec06ab0, C4<>;
L_00000134eec0c030 .part L_00000134eecbea70, 21, 5;
L_00000134eec0c0d0 .functor MUXZ 5, L_00000134eec0c030, L_00000134eec721c8, L_00000134eec06a40, C4<>;
L_00000134eec0c3f0 .part L_00000134eecbea70, 16, 5;
L_00000134eecbe250 .functor MUXZ 5, L_00000134eec0c3f0, L_00000134eec72210, L_00000134eec07680, C4<>;
L_00000134eecbfbf0 .part L_00000134eecbea70, 0, 16;
L_00000134eecbf970 .functor MUXZ 16, L_00000134eecbfbf0, L_00000134eec72258, L_00000134eec07300, C4<>;
L_00000134eecbe1b0 .part L_00000134eecbea70, 6, 5;
L_00000134eecbe390 .concat [ 5 32 0 0], L_00000134eecbe1b0, L_00000134eec722e8;
L_00000134eecbf1f0 .functor MUXZ 37, L_00000134eecbe390, L_00000134eec722a0, L_00000134eec07290, C4<>;
L_00000134eecbe2f0 .part L_00000134eecbf1f0, 0, 32;
L_00000134eecbfa10 .part L_00000134eecbea70, 0, 6;
L_00000134eecbeb10 .functor MUXZ 6, L_00000134eecbfa10, L_00000134eec72330, L_00000134eec07610, C4<>;
L_00000134eecbf470 .part L_00000134eecbea70, 0, 26;
L_00000134eecbf010 .concat [ 26 32 0 0], L_00000134eecbf470, L_00000134eec723c0;
L_00000134eecbf650 .functor MUXZ 58, L_00000134eecbf010, L_00000134eec72378, L_00000134eec073e0, C4<>;
L_00000134eecbe750 .part L_00000134eecbf650, 0, 32;
L_00000134eecbed90 .arith/sum 32, v00000134eec060b0_0, L_00000134eec72408;
L_00000134eecbf6f0 .cmp/eq 6, L_00000134eec0b8b0, L_00000134eec72450;
L_00000134eecbf0b0 .cmp/eq 6, L_00000134eec0b8b0, L_00000134eec72498;
L_00000134eecbec50 .concat [ 32 16 0 0], L_00000134eecbe750, L_00000134eec724e0;
L_00000134eecbf290 .concat [ 6 26 0 0], L_00000134eec0b8b0, L_00000134eec72528;
L_00000134eecbe7f0 .cmp/eq 32, L_00000134eecbf290, L_00000134eec72570;
L_00000134eecbf330 .cmp/eq 6, L_00000134eecbeb10, L_00000134eec725b8;
L_00000134eecbf510 .concat [ 32 16 0 0], L_00000134eec070d0, L_00000134eec72600;
L_00000134eecbe430 .concat [ 32 16 0 0], v00000134eec060b0_0, L_00000134eec72648;
L_00000134eecbf790 .part L_00000134eecbf970, 15, 1;
LS_00000134eecbf3d0_0_0 .concat [ 1 1 1 1], L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790;
LS_00000134eecbf3d0_0_4 .concat [ 1 1 1 1], L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790;
LS_00000134eecbf3d0_0_8 .concat [ 1 1 1 1], L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790;
LS_00000134eecbf3d0_0_12 .concat [ 1 1 1 1], L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790;
LS_00000134eecbf3d0_0_16 .concat [ 1 1 1 1], L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790;
LS_00000134eecbf3d0_0_20 .concat [ 1 1 1 1], L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790;
LS_00000134eecbf3d0_0_24 .concat [ 1 1 1 1], L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790;
LS_00000134eecbf3d0_0_28 .concat [ 1 1 1 1], L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790, L_00000134eecbf790;
LS_00000134eecbf3d0_1_0 .concat [ 4 4 4 4], LS_00000134eecbf3d0_0_0, LS_00000134eecbf3d0_0_4, LS_00000134eecbf3d0_0_8, LS_00000134eecbf3d0_0_12;
LS_00000134eecbf3d0_1_4 .concat [ 4 4 4 4], LS_00000134eecbf3d0_0_16, LS_00000134eecbf3d0_0_20, LS_00000134eecbf3d0_0_24, LS_00000134eecbf3d0_0_28;
L_00000134eecbf3d0 .concat [ 16 16 0 0], LS_00000134eecbf3d0_1_0, LS_00000134eecbf3d0_1_4;
L_00000134eecbeed0 .concat [ 16 32 0 0], L_00000134eecbf970, L_00000134eecbf3d0;
L_00000134eecbe4d0 .arith/sum 48, L_00000134eecbe430, L_00000134eecbeed0;
L_00000134eecbf150 .functor MUXZ 48, L_00000134eecbe4d0, L_00000134eecbf510, L_00000134eec068f0, C4<>;
L_00000134eecbe570 .functor MUXZ 48, L_00000134eecbf150, L_00000134eecbec50, L_00000134eec07370, C4<>;
L_00000134eecbf5b0 .part L_00000134eecbe570, 0, 32;
L_00000134eecbf8d0 .functor MUXZ 32, L_00000134eecbed90, L_00000134eecbf5b0, v00000134eec054d0_0, C4<>;
L_00000134eecbea70 .functor MUXZ 32, L_00000134eec07530, L_00000134eec726d8, L_00000134eec06f80, C4<>;
L_00000134eecbfc90 .cmp/eq 6, L_00000134eec0b8b0, L_00000134eec727b0;
L_00000134eecbecf0 .cmp/eq 6, L_00000134eec0b8b0, L_00000134eec727f8;
L_00000134eecbfd30 .cmp/eq 6, L_00000134eec0b8b0, L_00000134eec72840;
L_00000134eecbef70 .concat [ 16 16 0 0], L_00000134eecbf970, L_00000134eec72888;
L_00000134eecbfdd0 .part L_00000134eecbf970, 15, 1;
LS_00000134eecbfe70_0_0 .concat [ 1 1 1 1], L_00000134eecbfdd0, L_00000134eecbfdd0, L_00000134eecbfdd0, L_00000134eecbfdd0;
LS_00000134eecbfe70_0_4 .concat [ 1 1 1 1], L_00000134eecbfdd0, L_00000134eecbfdd0, L_00000134eecbfdd0, L_00000134eecbfdd0;
LS_00000134eecbfe70_0_8 .concat [ 1 1 1 1], L_00000134eecbfdd0, L_00000134eecbfdd0, L_00000134eecbfdd0, L_00000134eecbfdd0;
LS_00000134eecbfe70_0_12 .concat [ 1 1 1 1], L_00000134eecbfdd0, L_00000134eecbfdd0, L_00000134eecbfdd0, L_00000134eecbfdd0;
L_00000134eecbfe70 .concat [ 4 4 4 4], LS_00000134eecbfe70_0_0, LS_00000134eecbfe70_0_4, LS_00000134eecbfe70_0_8, LS_00000134eecbfe70_0_12;
L_00000134eecbff10 .concat [ 16 16 0 0], L_00000134eecbf970, L_00000134eecbfe70;
L_00000134eecbffb0 .functor MUXZ 32, L_00000134eecbff10, L_00000134eecbef70, L_00000134eec07450, C4<>;
L_00000134eecbe110 .concat [ 6 26 0 0], L_00000134eec0b8b0, L_00000134eec728d0;
L_00000134eecbebb0 .cmp/eq 32, L_00000134eecbe110, L_00000134eec72918;
L_00000134eecbee30 .cmp/eq 6, L_00000134eecbeb10, L_00000134eec72960;
L_00000134eecd1fd0 .cmp/eq 6, L_00000134eecbeb10, L_00000134eec729a8;
L_00000134eecd1c10 .cmp/eq 6, L_00000134eec0b8b0, L_00000134eec729f0;
L_00000134eecd0310 .functor MUXZ 32, L_00000134eecbffb0, L_00000134eec72a38, L_00000134eecd1c10, C4<>;
L_00000134eecd1530 .functor MUXZ 32, L_00000134eecd0310, L_00000134eecbe2f0, L_00000134eec075a0, C4<>;
L_00000134eecd03b0 .concat [ 6 26 0 0], L_00000134eec0b8b0, L_00000134eec72a80;
L_00000134eecd0c70 .cmp/eq 32, L_00000134eecd03b0, L_00000134eec72ac8;
L_00000134eecd06d0 .cmp/eq 6, L_00000134eecbeb10, L_00000134eec72b10;
L_00000134eecd1a30 .cmp/eq 6, L_00000134eecbeb10, L_00000134eec72b58;
L_00000134eecd0770 .cmp/eq 6, L_00000134eec0b8b0, L_00000134eec72ba0;
L_00000134eecd0810 .functor MUXZ 32, L_00000134eec070d0, v00000134eec060b0_0, L_00000134eecd0770, C4<>;
L_00000134eecd1df0 .functor MUXZ 32, L_00000134eecd0810, L_00000134eec06ea0, L_00000134eec071b0, C4<>;
S_00000134eebc6df0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000134eebd33f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000134eec07060 .functor NOT 1, v00000134eebcf8b0_0, C4<0>, C4<0>, C4<0>;
v00000134eebce9b0_0 .net *"_ivl_0", 0 0, L_00000134eec07060;  1 drivers
v00000134eebcdfb0_0 .net "in1", 31 0, L_00000134eec06ea0;  alias, 1 drivers
v00000134eebce4b0_0 .net "in2", 31 0, L_00000134eecd1530;  alias, 1 drivers
v00000134eebcdf10_0 .net "out", 31 0, L_00000134eecd1d50;  alias, 1 drivers
v00000134eebce0f0_0 .net "s", 0 0, v00000134eebcf8b0_0;  alias, 1 drivers
L_00000134eecd1d50 .functor MUXZ 32, L_00000134eecd1530, L_00000134eec06ea0, L_00000134eec07060, C4<>;
S_00000134eebdd290 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000134eebda430 .param/l "RType" 0 4 2, C4<000000>;
P_00000134eebda468 .param/l "add" 0 4 5, C4<100000>;
P_00000134eebda4a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000134eebda4d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000134eebda510 .param/l "and_" 0 4 5, C4<100100>;
P_00000134eebda548 .param/l "andi" 0 4 8, C4<001100>;
P_00000134eebda580 .param/l "beq" 0 4 10, C4<000100>;
P_00000134eebda5b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000134eebda5f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000134eebda628 .param/l "j" 0 4 12, C4<000010>;
P_00000134eebda660 .param/l "jal" 0 4 12, C4<000011>;
P_00000134eebda698 .param/l "jr" 0 4 6, C4<001000>;
P_00000134eebda6d0 .param/l "lw" 0 4 8, C4<100011>;
P_00000134eebda708 .param/l "nor_" 0 4 5, C4<100111>;
P_00000134eebda740 .param/l "or_" 0 4 5, C4<100101>;
P_00000134eebda778 .param/l "ori" 0 4 8, C4<001101>;
P_00000134eebda7b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000134eebda7e8 .param/l "sll" 0 4 6, C4<000000>;
P_00000134eebda820 .param/l "slt" 0 4 5, C4<101010>;
P_00000134eebda858 .param/l "slti" 0 4 8, C4<101010>;
P_00000134eebda890 .param/l "srl" 0 4 6, C4<000010>;
P_00000134eebda8c8 .param/l "sub" 0 4 5, C4<100010>;
P_00000134eebda900 .param/l "subu" 0 4 5, C4<100011>;
P_00000134eebda938 .param/l "sw" 0 4 8, C4<101011>;
P_00000134eebda970 .param/l "xor_" 0 4 5, C4<100110>;
P_00000134eebda9a8 .param/l "xori" 0 4 8, C4<001110>;
v00000134eebcfd10_0 .var "ALUOp", 3 0;
v00000134eebcf8b0_0 .var "ALUSrc", 0 0;
v00000134eebcf630_0 .var "MemReadEn", 0 0;
v00000134eebce190_0 .var "MemWriteEn", 0 0;
v00000134eebce230_0 .var "MemtoReg", 0 0;
v00000134eebce550_0 .var "RegDst", 0 0;
v00000134eebcea50_0 .var "RegWriteEn", 0 0;
v00000134eebcde70_0 .net "funct", 5 0, L_00000134eecbeb10;  alias, 1 drivers
v00000134eebce2d0_0 .var "hlt", 0 0;
v00000134eebce870_0 .net "opcode", 5 0, L_00000134eec0b8b0;  alias, 1 drivers
v00000134eebce690_0 .net "rst", 0 0, v00000134eec0d430_0;  alias, 1 drivers
E_00000134eebd31b0 .event anyedge, v00000134eebce690_0, v00000134eebce870_0, v00000134eebcde70_0;
S_00000134eebdba00 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000134eebd36b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000134eec07530 .functor BUFZ 32, L_00000134eecbe930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000134eebcf6d0_0 .net "Data_Out", 31 0, L_00000134eec07530;  alias, 1 drivers
v00000134eebceb90 .array "InstMem", 0 1023, 31 0;
v00000134eebcee10_0 .net *"_ivl_0", 31 0, L_00000134eecbe930;  1 drivers
v00000134eebcf3b0_0 .net *"_ivl_3", 9 0, L_00000134eecbf830;  1 drivers
v00000134eebceeb0_0 .net *"_ivl_4", 11 0, L_00000134eecbe610;  1 drivers
L_00000134eec72690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000134eebcf130_0 .net *"_ivl_7", 1 0, L_00000134eec72690;  1 drivers
v00000134eebceff0_0 .net "addr", 31 0, v00000134eec060b0_0;  alias, 1 drivers
v00000134eebcf590_0 .var/i "i", 31 0;
L_00000134eecbe930 .array/port v00000134eebceb90, L_00000134eecbe610;
L_00000134eecbf830 .part v00000134eec060b0_0, 0, 10;
L_00000134eecbe610 .concat [ 10 2 0 0], L_00000134eecbf830, L_00000134eec72690;
S_00000134eebdbb90 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000134eec070d0 .functor BUFZ 32, L_00000134eecbe890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000134eec06ea0 .functor BUFZ 32, L_00000134eecbfab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000134eebcf310_0 .net *"_ivl_0", 31 0, L_00000134eecbe890;  1 drivers
v00000134eebcf770_0 .net *"_ivl_10", 6 0, L_00000134eecbfb50;  1 drivers
L_00000134eec72768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000134eebaf4c0_0 .net *"_ivl_13", 1 0, L_00000134eec72768;  1 drivers
v00000134eebae2a0_0 .net *"_ivl_2", 6 0, L_00000134eecbe9d0;  1 drivers
L_00000134eec72720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000134eec057f0_0 .net *"_ivl_5", 1 0, L_00000134eec72720;  1 drivers
v00000134eec04d50_0 .net *"_ivl_8", 31 0, L_00000134eecbfab0;  1 drivers
v00000134eec04f30_0 .net "clk", 0 0, L_00000134eec07140;  alias, 1 drivers
v00000134eec04850_0 .var/i "i", 31 0;
v00000134eec056b0_0 .net "readData1", 31 0, L_00000134eec070d0;  alias, 1 drivers
v00000134eec04e90_0 .net "readData2", 31 0, L_00000134eec06ea0;  alias, 1 drivers
v00000134eec05390_0 .net "readRegister1", 4 0, L_00000134eec0c0d0;  alias, 1 drivers
v00000134eec04fd0_0 .net "readRegister2", 4 0, L_00000134eecbe250;  alias, 1 drivers
v00000134eec04df0 .array "registers", 31 0, 31 0;
v00000134eec04cb0_0 .net "rst", 0 0, v00000134eec0d430_0;  alias, 1 drivers
v00000134eec052f0_0 .net "we", 0 0, v00000134eebcea50_0;  alias, 1 drivers
v00000134eec05070_0 .net "writeData", 31 0, L_00000134eecd0450;  alias, 1 drivers
v00000134eec04c10_0 .net "writeRegister", 4 0, L_00000134eecbe6b0;  alias, 1 drivers
E_00000134eebd33b0/0 .event negedge, v00000134eebce690_0;
E_00000134eebd33b0/1 .event posedge, v00000134eec04f30_0;
E_00000134eebd33b0 .event/or E_00000134eebd33b0/0, E_00000134eebd33b0/1;
L_00000134eecbe890 .array/port v00000134eec04df0, L_00000134eecbe9d0;
L_00000134eecbe9d0 .concat [ 5 2 0 0], L_00000134eec0c0d0, L_00000134eec72720;
L_00000134eecbfab0 .array/port v00000134eec04df0, L_00000134eecbfb50;
L_00000134eecbfb50 .concat [ 5 2 0 0], L_00000134eecbe250, L_00000134eec72768;
S_00000134eeb72430 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000134eebdbb90;
 .timescale 0 0;
v00000134eebcf270_0 .var/i "i", 31 0;
S_00000134eeb725c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000134eebd3870 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000134eec06960 .functor NOT 1, v00000134eebce550_0, C4<0>, C4<0>, C4<0>;
v00000134eec04a30_0 .net *"_ivl_0", 0 0, L_00000134eec06960;  1 drivers
v00000134eec051b0_0 .net "in1", 4 0, L_00000134eecbe250;  alias, 1 drivers
v00000134eec05110_0 .net "in2", 4 0, L_00000134eec0bf90;  alias, 1 drivers
v00000134eec04ad0_0 .net "out", 4 0, L_00000134eecbe6b0;  alias, 1 drivers
v00000134eec05f70_0 .net "s", 0 0, v00000134eebce550_0;  alias, 1 drivers
L_00000134eecbe6b0 .functor MUXZ 5, L_00000134eec0bf90, L_00000134eecbe250, L_00000134eec06960, C4<>;
S_00000134eec369c0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000134eebd3230 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000134eec06880 .functor NOT 1, v00000134eebce230_0, C4<0>, C4<0>, C4<0>;
v00000134eec05750_0 .net *"_ivl_0", 0 0, L_00000134eec06880;  1 drivers
v00000134eec043f0_0 .net "in1", 31 0, v00000134eec05890_0;  alias, 1 drivers
v00000134eec048f0_0 .net "in2", 31 0, v00000134eec05bb0_0;  alias, 1 drivers
v00000134eec05a70_0 .net "out", 31 0, L_00000134eecd0450;  alias, 1 drivers
v00000134eec04b70_0 .net "s", 0 0, v00000134eebce230_0;  alias, 1 drivers
L_00000134eecd0450 .functor MUXZ 32, v00000134eec05bb0_0, v00000134eec05890_0, L_00000134eec06880, C4<>;
S_00000134eec36b50 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000134eeb70ae0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000134eeb70b18 .param/l "AND" 0 9 12, C4<0010>;
P_00000134eeb70b50 .param/l "NOR" 0 9 12, C4<0101>;
P_00000134eeb70b88 .param/l "OR" 0 9 12, C4<0011>;
P_00000134eeb70bc0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000134eeb70bf8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000134eeb70c30 .param/l "SLT" 0 9 12, C4<0110>;
P_00000134eeb70c68 .param/l "SRL" 0 9 12, C4<1001>;
P_00000134eeb70ca0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000134eeb70cd8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000134eeb70d10 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000134eeb70d48 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000134eec72be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000134eec05cf0_0 .net/2u *"_ivl_0", 31 0, L_00000134eec72be8;  1 drivers
v00000134eec05250_0 .net "opSel", 3 0, v00000134eebcfd10_0;  alias, 1 drivers
v00000134eec045d0_0 .net "operand1", 31 0, L_00000134eecd1df0;  alias, 1 drivers
v00000134eec05d90_0 .net "operand2", 31 0, L_00000134eecd1d50;  alias, 1 drivers
v00000134eec05890_0 .var "result", 31 0;
v00000134eec05430_0 .net "zero", 0 0, L_00000134eecd0130;  alias, 1 drivers
E_00000134eebd30f0 .event anyedge, v00000134eebcfd10_0, v00000134eec045d0_0, v00000134eebcdf10_0;
L_00000134eecd0130 .cmp/eq 32, v00000134eec05890_0, L_00000134eec72be8;
S_00000134eeb70d90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000134eec06270 .param/l "RType" 0 4 2, C4<000000>;
P_00000134eec062a8 .param/l "add" 0 4 5, C4<100000>;
P_00000134eec062e0 .param/l "addi" 0 4 8, C4<001000>;
P_00000134eec06318 .param/l "addu" 0 4 5, C4<100001>;
P_00000134eec06350 .param/l "and_" 0 4 5, C4<100100>;
P_00000134eec06388 .param/l "andi" 0 4 8, C4<001100>;
P_00000134eec063c0 .param/l "beq" 0 4 10, C4<000100>;
P_00000134eec063f8 .param/l "bne" 0 4 10, C4<000101>;
P_00000134eec06430 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000134eec06468 .param/l "j" 0 4 12, C4<000010>;
P_00000134eec064a0 .param/l "jal" 0 4 12, C4<000011>;
P_00000134eec064d8 .param/l "jr" 0 4 6, C4<001000>;
P_00000134eec06510 .param/l "lw" 0 4 8, C4<100011>;
P_00000134eec06548 .param/l "nor_" 0 4 5, C4<100111>;
P_00000134eec06580 .param/l "or_" 0 4 5, C4<100101>;
P_00000134eec065b8 .param/l "ori" 0 4 8, C4<001101>;
P_00000134eec065f0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000134eec06628 .param/l "sll" 0 4 6, C4<000000>;
P_00000134eec06660 .param/l "slt" 0 4 5, C4<101010>;
P_00000134eec06698 .param/l "slti" 0 4 8, C4<101010>;
P_00000134eec066d0 .param/l "srl" 0 4 6, C4<000010>;
P_00000134eec06708 .param/l "sub" 0 4 5, C4<100010>;
P_00000134eec06740 .param/l "subu" 0 4 5, C4<100011>;
P_00000134eec06778 .param/l "sw" 0 4 8, C4<101011>;
P_00000134eec067b0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000134eec067e8 .param/l "xori" 0 4 8, C4<001110>;
v00000134eec054d0_0 .var "PCsrc", 0 0;
v00000134eec04350_0 .net "funct", 5 0, L_00000134eecbeb10;  alias, 1 drivers
v00000134eec059d0_0 .net "opcode", 5 0, L_00000134eec0b8b0;  alias, 1 drivers
v00000134eec04670_0 .net "operand1", 31 0, L_00000134eec070d0;  alias, 1 drivers
v00000134eec04990_0 .net "operand2", 31 0, L_00000134eecd1d50;  alias, 1 drivers
v00000134eec05570_0 .net "rst", 0 0, v00000134eec0d430_0;  alias, 1 drivers
E_00000134eebd35b0/0 .event anyedge, v00000134eebce690_0, v00000134eebce870_0, v00000134eec056b0_0, v00000134eebcdf10_0;
E_00000134eebd35b0/1 .event anyedge, v00000134eebcde70_0;
E_00000134eebd35b0 .event/or E_00000134eebd35b0/0, E_00000134eebd35b0/1;
S_00000134eeb59f10 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000134eec04710 .array "DataMem", 0 1023, 31 0;
v00000134eec05e30_0 .net "address", 31 0, v00000134eec05890_0;  alias, 1 drivers
v00000134eec05610_0 .net "clock", 0 0, L_00000134eec076f0;  1 drivers
v00000134eec05930_0 .net "data", 31 0, L_00000134eec06ea0;  alias, 1 drivers
v00000134eec05b10_0 .var/i "i", 31 0;
v00000134eec05bb0_0 .var "q", 31 0;
v00000134eec05c50_0 .net "rden", 0 0, v00000134eebcf630_0;  alias, 1 drivers
v00000134eec05ed0_0 .net "wren", 0 0, v00000134eebce190_0;  alias, 1 drivers
E_00000134eebd3a70 .event posedge, v00000134eec05610_0;
S_00000134eeb5a0a0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000134eebc6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000134eebd3b30 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000134eec06010_0 .net "PCin", 31 0, L_00000134eecbf8d0;  alias, 1 drivers
v00000134eec060b0_0 .var "PCout", 31 0;
v00000134eec06150_0 .net "clk", 0 0, L_00000134eec07140;  alias, 1 drivers
v00000134eec042b0_0 .net "rst", 0 0, v00000134eec0d430_0;  alias, 1 drivers
    .scope S_00000134eeb70d90;
T_0 ;
    %wait E_00000134eebd35b0;
    %load/vec4 v00000134eec05570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000134eec054d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000134eec059d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000134eec04670_0;
    %load/vec4 v00000134eec04990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000134eec059d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000134eec04670_0;
    %load/vec4 v00000134eec04990_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000134eec059d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000134eec059d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000134eec059d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000134eec04350_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000134eec054d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000134eeb5a0a0;
T_1 ;
    %wait E_00000134eebd33b0;
    %load/vec4 v00000134eec042b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000134eec060b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000134eec06010_0;
    %assign/vec4 v00000134eec060b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000134eebdba00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000134eebcf590_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000134eebcf590_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000134eebcf590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %load/vec4 v00000134eebcf590_0;
    %addi 1, 0, 32;
    %store/vec4 v00000134eebcf590_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eebceb90, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000134eebdd290;
T_3 ;
    %wait E_00000134eebd31b0;
    %load/vec4 v00000134eebce690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000134eebce2d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000134eebcea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000134eebce190_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000134eebce230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000134eebcf630_0, 0;
    %assign/vec4 v00000134eebce550_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000134eebce2d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000134eebcfd10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000134eebcf8b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000134eebcea50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000134eebce190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000134eebce230_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000134eebcf630_0, 0, 1;
    %store/vec4 v00000134eebce550_0, 0, 1;
    %load/vec4 v00000134eebce870_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebce2d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebce550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcea50_0, 0;
    %load/vec4 v00000134eebcde70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebce550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000134eebce550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebce230_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebce190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134eebcf8b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000134eebcfd10_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000134eebdbb90;
T_4 ;
    %wait E_00000134eebd33b0;
    %fork t_1, S_00000134eeb72430;
    %jmp t_0;
    .scope S_00000134eeb72430;
t_1 ;
    %load/vec4 v00000134eec04cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000134eebcf270_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000134eebcf270_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000134eebcf270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eec04df0, 0, 4;
    %load/vec4 v00000134eebcf270_0;
    %addi 1, 0, 32;
    %store/vec4 v00000134eebcf270_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000134eec052f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000134eec05070_0;
    %load/vec4 v00000134eec04c10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eec04df0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eec04df0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000134eebdbb90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000134eebdbb90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000134eec04850_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000134eec04850_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000134eec04850_0;
    %ix/getv/s 4, v00000134eec04850_0;
    %load/vec4a v00000134eec04df0, 4;
    %ix/getv/s 4, v00000134eec04850_0;
    %load/vec4a v00000134eec04df0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000134eec04850_0;
    %addi 1, 0, 32;
    %store/vec4 v00000134eec04850_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000134eec36b50;
T_6 ;
    %wait E_00000134eebd30f0;
    %load/vec4 v00000134eec05250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000134eec045d0_0;
    %load/vec4 v00000134eec05d90_0;
    %add;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000134eec045d0_0;
    %load/vec4 v00000134eec05d90_0;
    %sub;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000134eec045d0_0;
    %load/vec4 v00000134eec05d90_0;
    %and;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000134eec045d0_0;
    %load/vec4 v00000134eec05d90_0;
    %or;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000134eec045d0_0;
    %load/vec4 v00000134eec05d90_0;
    %xor;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000134eec045d0_0;
    %load/vec4 v00000134eec05d90_0;
    %or;
    %inv;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000134eec045d0_0;
    %load/vec4 v00000134eec05d90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000134eec05d90_0;
    %load/vec4 v00000134eec045d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000134eec045d0_0;
    %ix/getv 4, v00000134eec05d90_0;
    %shiftl 4;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000134eec045d0_0;
    %ix/getv 4, v00000134eec05d90_0;
    %shiftr 4;
    %assign/vec4 v00000134eec05890_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000134eeb59f10;
T_7 ;
    %wait E_00000134eebd3a70;
    %load/vec4 v00000134eec05c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000134eec05e30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000134eec04710, 4;
    %assign/vec4 v00000134eec05bb0_0, 0;
T_7.0 ;
    %load/vec4 v00000134eec05ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000134eec05930_0;
    %ix/getv 3, v00000134eec05e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eec04710, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000134eeb59f10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000134eec05b10_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000134eec05b10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000134eec05b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134eec04710, 0, 4;
    %load/vec4 v00000134eec05b10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000134eec05b10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000134eeb59f10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000134eec05b10_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000134eec05b10_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000134eec05b10_0;
    %load/vec4a v00000134eec04710, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000134eec05b10_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000134eec05b10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000134eec05b10_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000134eebc6c60;
T_10 ;
    %wait E_00000134eebd33b0;
    %load/vec4 v00000134eec0cfd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000134eec0d390_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000134eec0d390_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000134eec0d390_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000134eebc6940;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000134eec0d6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000134eec0d430_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000134eebc6940;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000134eec0d6b0_0;
    %inv;
    %assign/vec4 v00000134eec0d6b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000134eebc6940;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134eec0d430_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000134eec0d430_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000134eec0bc70_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
