// Seed: 1725181071
program module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = -1'b0;
  assign module_1.id_10 = 0;
  wire id_3;
  parameter id_4 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    id_22,
    output tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output tri id_8,
    input logic id_9#(.id_23(-1 - id_2)),
    output tri0 id_10,
    input wand id_11,
    output wor id_12,
    input tri id_13,
    output wand id_14,
    input supply1 id_15,
    output logic id_16,
    output wand id_17,
    input supply1 id_18,
    input supply1 id_19,
    input supply1 id_20
);
  assign id_14 = -1'd0;
  always id_16 <= id_9;
  module_0 modCall_1 (
      id_22,
      id_22
  );
endmodule
