INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:16:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.630ns period=7.260ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.630ns period=7.260ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.260ns  (clk rise@7.260ns - clk rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 2.163ns (32.468%)  route 4.499ns (67.532%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.743 - 7.260 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2064, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X23Y118        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=55, routed)          0.449     1.173    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X22Y119        LUT5 (Prop_lut5_I0_O)        0.043     1.216 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.216    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X22Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.462 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.462    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X22Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.512 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.512    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.562 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.562    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.612 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.612    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.759 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.217     1.975    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X23Y122        LUT3 (Prop_lut3_I0_O)        0.120     2.095 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_8/O
                         net (fo=34, routed)          0.675     2.771    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_8_n_0
    SLICE_X21Y134        LUT6 (Prop_lut6_I2_O)        0.043     2.814 r  lsq1/handshake_lsq_lsq1_core/dataReg[19]_i_5/O
                         net (fo=2, routed)           0.548     3.362    lsq1/handshake_lsq_lsq1_core/dataReg[19]_i_5_n_0
    SLICE_X19Y127        LUT6 (Prop_lut6_I5_O)        0.043     3.405 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12/O
                         net (fo=7, routed)           0.437     3.842    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12_n_0
    SLICE_X20Y129        LUT4 (Prop_lut4_I2_O)        0.043     3.885 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.342     4.227    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9_n_0
    SLICE_X23Y130        LUT6 (Prop_lut6_I2_O)        0.043     4.270 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.183     4.452    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X22Y128        LUT5 (Prop_lut5_I4_O)        0.043     4.495 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.219     4.714    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X21Y127        LUT3 (Prop_lut3_I0_O)        0.043     4.757 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.757    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X21Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.944 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.944    addf0/operator/ltOp_carry__2_n_0
    SLICE_X21Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.071 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.433     5.504    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X20Y127        LUT2 (Prop_lut2_I0_O)        0.137     5.641 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.641    addf0/operator/p_1_in[0]
    SLICE_X20Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     5.863 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.863    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     6.010 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.453     6.463    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X20Y129        LUT5 (Prop_lut5_I2_O)        0.120     6.583 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.252     6.835    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X19Y129        LUT3 (Prop_lut3_I1_O)        0.043     6.878 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.292     7.170    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X19Y130        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.260     7.260 r  
                                                      0.000     7.260 r  clk (IN)
                         net (fo=2064, unset)         0.483     7.743    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y130        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.743    
                         clock uncertainty           -0.035     7.707    
    SLICE_X19Y130        FDRE (Setup_fdre_C_R)       -0.295     7.412    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  0.242    




