 
set ::env(PROJECT_NAME) dbg_eh2
set ::env(DESIGN_TOP) eh2_dbg
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/dbg
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/dbg/eh2_dbg.sv
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) digital_design

