 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 2000
Design : arbiter
Version: M-2016.12-SP3
Date   : Fri May  6 13:58:04 2022
****************************************

Operating Conditions: tt_1p0v_25c   Library: scadv12_cmos10sf_rvt_tt_1p0v_25c
Wire Load Model Mode: segmented

  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U23/Y (NOR2X1MA12TR)                    0.070      0.196 r
  U25/Y (NAND2X1A12TR)                    0.046      0.242 f
  U21/Y (AOI21X1A12TR)                    0.047      0.289 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.289 r
  data arrival time                                  0.289

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.289
  -----------------------------------------------------------
  slack (MET)                                        0.001


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U24/Y (NOR2X1MA12TR)                    0.070      0.196 r
  U28/Y (NAND2X1A12TR)                    0.046      0.242 f
  U22/Y (AOI21X1A12TR)                    0.047      0.288 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.288 r
  data arrival time                                  0.288

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.288
  -----------------------------------------------------------
  slack (MET)                                        0.001


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U30/Y (AO21X1A12TR)                     0.060      0.185 f
  U29/Y (AOI32X1A12TR)                    0.055      0.241 r
  U22/Y (AOI21X1A12TR)                    0.040      0.280 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.280 f
  data arrival time                                  0.280

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.280
  -----------------------------------------------------------
  slack (MET)                                        0.003


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U30/Y (AO21X1A12TR)                     0.048      0.180 r
  U29/Y (AOI32X1A12TR)                    0.057      0.236 f
  U22/Y (AOI21X1A12TR)                    0.050      0.286 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.286 r
  data arrival time                                  0.286

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.286
  -----------------------------------------------------------
  slack (MET)                                        0.003


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U30/Y (AO21X1A12TR)                     0.048      0.180 r
  U29/Y (AOI32X1A12TR)                    0.055      0.235 f
  U22/Y (AOI21X1A12TR)                    0.050      0.285 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.285 r
  data arrival time                                  0.285

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.285
  -----------------------------------------------------------
  slack (MET)                                        0.005


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U30/Y (AO21X1A12TR)                     0.048      0.180 r
  U29/Y (AOI32X1A12TR)                    0.055      0.234 f
  U22/Y (AOI21X1A12TR)                    0.050      0.284 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.284 r
  data arrival time                                  0.284

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.284
  -----------------------------------------------------------
  slack (MET)                                        0.005


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U30/Y (AO21X1A12TR)                     0.060      0.185 f
  U29/Y (AOI32X1A12TR)                    0.052      0.237 r
  U22/Y (AOI21X1A12TR)                    0.040      0.277 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.277 f
  data arrival time                                  0.277

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.277
  -----------------------------------------------------------
  slack (MET)                                        0.006


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U23/Y (NOR2X1MA12TR)                    0.063      0.195 f
  U25/Y (NAND2X1A12TR)                    0.040      0.235 r
  U21/Y (AOI21X1A12TR)                    0.037      0.272 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.272 f
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.011


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U24/Y (NOR2X1MA12TR)                    0.063      0.194 f
  U28/Y (NAND2X1A12TR)                    0.040      0.234 r
  U22/Y (AOI21X1A12TR)                    0.037      0.271 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.271 f
  data arrival time                                  0.271

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.271
  -----------------------------------------------------------
  slack (MET)                                        0.012


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U26/Y (AOI32X1A12TR)                    0.042      0.226 f
  U21/Y (AOI21X1A12TR)                    0.050      0.277 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.277 r
  data arrival time                                  0.277

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.277
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U26/Y (AOI32X1A12TR)                    0.042      0.226 f
  U21/Y (AOI21X1A12TR)                    0.050      0.277 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.277 r
  data arrival time                                  0.277

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.277
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U29/Y (AOI32X1A12TR)                    0.042      0.226 f
  U22/Y (AOI21X1A12TR)                    0.050      0.277 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.277 r
  data arrival time                                  0.277

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.277
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U29/Y (AOI32X1A12TR)                    0.042      0.226 f
  U22/Y (AOI21X1A12TR)                    0.050      0.277 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.277 r
  data arrival time                                  0.277

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.277
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U26/Y (AOI32X1A12TR)                    0.042      0.226 f
  U21/Y (AOI21X1A12TR)                    0.050      0.277 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.277 r
  data arrival time                                  0.277

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.277
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U29/Y (AOI32X1A12TR)                    0.042      0.226 f
  U22/Y (AOI21X1A12TR)                    0.050      0.276 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.276 r
  data arrival time                                  0.276

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.276
  -----------------------------------------------------------
  slack (MET)                                        0.013


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U26/Y (AOI32X1A12TR)                    0.042      0.226 f
  U21/Y (AOI21X1A12TR)                    0.050      0.276 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.276 r
  data arrival time                                  0.276

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.276
  -----------------------------------------------------------
  slack (MET)                                        0.014


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U29/Y (AOI32X1A12TR)                    0.042      0.226 f
  U22/Y (AOI21X1A12TR)                    0.050      0.276 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.276 r
  data arrival time                                  0.276

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.276
  -----------------------------------------------------------
  slack (MET)                                        0.014


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U26/Y (AOI32X1A12TR)                    0.042      0.226 f
  U21/Y (AOI21X1A12TR)                    0.050      0.276 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.276 r
  data arrival time                                  0.276

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.276
  -----------------------------------------------------------
  slack (MET)                                        0.014


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U26/Y (AOI32X1A12TR)                    0.042      0.226 f
  U21/Y (AOI21X1A12TR)                    0.050      0.276 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.276 r
  data arrival time                                  0.276

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.276
  -----------------------------------------------------------
  slack (MET)                                        0.014


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U29/Y (AOI32X1A12TR)                    0.042      0.226 f
  U22/Y (AOI21X1A12TR)                    0.050      0.276 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.276 r
  data arrival time                                  0.276

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.276
  -----------------------------------------------------------
  slack (MET)                                        0.014


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U29/Y (AOI32X1A12TR)                    0.042      0.226 f
  U22/Y (AOI21X1A12TR)                    0.050      0.276 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.276 r
  data arrival time                                  0.276

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.276
  -----------------------------------------------------------
  slack (MET)                                        0.014


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U26/Y (AOI32X1A12TR)                    0.041      0.226 f
  U21/Y (AOI21X1A12TR)                    0.050      0.276 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.276 r
  data arrival time                                  0.276

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.276
  -----------------------------------------------------------
  slack (MET)                                        0.014


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  U29/Y (AOI32X1A12TR)                    0.041      0.226 f
  U22/Y (AOI21X1A12TR)                    0.050      0.276 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.276 r
  data arrival time                                  0.276

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.276
  -----------------------------------------------------------
  slack (MET)                                        0.014


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U30/Y (AO21X1A12TR)                     0.060      0.185 f
  U29/Y (AOI32X1A12TR)                    0.044      0.229 r
  U22/Y (AOI21X1A12TR)                    0.040      0.269 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.269 f
  data arrival time                                  0.269

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.269
  -----------------------------------------------------------
  slack (MET)                                        0.014


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U26/Y (AOI32X1A12TR)                    0.042      0.222 f
  U21/Y (AOI21X1A12TR)                    0.050      0.273 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.273 r
  data arrival time                                  0.273

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.273
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U26/Y (AOI32X1A12TR)                    0.042      0.222 f
  U21/Y (AOI21X1A12TR)                    0.050      0.273 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.273 r
  data arrival time                                  0.273

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.273
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U29/Y (AOI32X1A12TR)                    0.042      0.222 f
  U22/Y (AOI21X1A12TR)                    0.050      0.273 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.273 r
  data arrival time                                  0.273

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.273
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U29/Y (AOI32X1A12TR)                    0.042      0.222 f
  U22/Y (AOI21X1A12TR)                    0.050      0.273 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.273 r
  data arrival time                                  0.273

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.273
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U26/Y (AOI32X1A12TR)                    0.042      0.222 f
  U21/Y (AOI21X1A12TR)                    0.050      0.273 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.273 r
  data arrival time                                  0.273

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.273
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U29/Y (AOI32X1A12TR)                    0.042      0.222 f
  U22/Y (AOI21X1A12TR)                    0.050      0.272 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.017


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U26/Y (AOI32X1A12TR)                    0.042      0.222 f
  U21/Y (AOI21X1A12TR)                    0.050      0.272 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U29/Y (AOI32X1A12TR)                    0.042      0.222 f
  U22/Y (AOI21X1A12TR)                    0.050      0.272 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U26/Y (AOI32X1A12TR)                    0.042      0.222 f
  U21/Y (AOI21X1A12TR)                    0.050      0.272 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U26/Y (AOI32X1A12TR)                    0.042      0.222 f
  U21/Y (AOI21X1A12TR)                    0.050      0.272 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U29/Y (AOI32X1A12TR)                    0.042      0.222 f
  U22/Y (AOI21X1A12TR)                    0.050      0.272 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U29/Y (AOI32X1A12TR)                    0.042      0.222 f
  U22/Y (AOI21X1A12TR)                    0.050      0.272 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U26/Y (AOI32X1A12TR)                    0.041      0.222 f
  U21/Y (AOI21X1A12TR)                    0.050      0.272 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  U29/Y (AOI32X1A12TR)                    0.041      0.222 f
  U22/Y (AOI21X1A12TR)                    0.050      0.272 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U23/Y (NOR2X1MA12TR)                    0.074      0.179 r
  U25/Y (NAND2X1A12TR)                    0.046      0.225 f
  U21/Y (AOI21X1A12TR)                    0.047      0.272 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U24/Y (NOR2X1MA12TR)                    0.074      0.179 r
  U28/Y (NAND2X1A12TR)                    0.046      0.225 f
  U22/Y (AOI21X1A12TR)                    0.047      0.272 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.272 r
  data arrival time                                  0.272

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.272
  -----------------------------------------------------------
  slack (MET)                                        0.018


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U27/Y (OAI2XB1X1A12TR)                  0.049      0.149 r
  U26/Y (AOI32X1A12TR)                    0.061      0.209 f
  U21/Y (AOI21X1A12TR)                    0.050      0.260 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.260 r
  data arrival time                                  0.260

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.260
  -----------------------------------------------------------
  slack (MET)                                        0.030


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.057      0.157 f
  U29/Y (AOI32X1A12TR)                    0.055      0.213 r
  U22/Y (AOI21X1A12TR)                    0.040      0.252 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.252 f
  data arrival time                                  0.252

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.252
  -----------------------------------------------------------
  slack (MET)                                        0.031


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U27/Y (OAI2XB1X1A12TR)                  0.049      0.149 r
  U26/Y (AOI32X1A12TR)                    0.059      0.208 f
  U21/Y (AOI21X1A12TR)                    0.050      0.258 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.258 r
  data arrival time                                  0.258

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.258
  -----------------------------------------------------------
  slack (MET)                                        0.031


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U27/Y (OAI2XB1X1A12TR)                  0.049      0.149 r
  U26/Y (AOI32X1A12TR)                    0.059      0.207 f
  U21/Y (AOI21X1A12TR)                    0.050      0.258 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.258 r
  data arrival time                                  0.258

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.258
  -----------------------------------------------------------
  slack (MET)                                        0.032


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.057      0.157 f
  U29/Y (AOI32X1A12TR)                    0.052      0.209 r
  U22/Y (AOI21X1A12TR)                    0.040      0.249 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.249 f
  data arrival time                                  0.249

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.249
  -----------------------------------------------------------
  slack (MET)                                        0.034


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.052      0.152 f
  U29/Y (AOI32X1A12TR)                    0.055      0.207 r
  U22/Y (AOI21X1A12TR)                    0.040      0.247 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.247 f
  data arrival time                                  0.247

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.247
  -----------------------------------------------------------
  slack (MET)                                        0.036


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U27/Y (OAI2XB1X1A12TR)                  0.048      0.148 f
  U26/Y (AOI32X1A12TR)                    0.058      0.206 r
  U21/Y (AOI21X1A12TR)                    0.040      0.246 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.246 f
  data arrival time                                  0.246

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.246
  -----------------------------------------------------------
  slack (MET)                                        0.037


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U26/Y (AOI32X1A12TR)                    0.044      0.206 r
  U21/Y (AOI21X1A12TR)                    0.040      0.246 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.246 f
  data arrival time                                  0.246

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.246
  -----------------------------------------------------------
  slack (MET)                                        0.038


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U29/Y (AOI32X1A12TR)                    0.044      0.206 r
  U22/Y (AOI21X1A12TR)                    0.040      0.245 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.245 f
  data arrival time                                  0.245

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.245
  -----------------------------------------------------------
  slack (MET)                                        0.038


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U23/Y (NOR2X1MA12TR)                    0.066      0.168 f
  U25/Y (NAND2X1A12TR)                    0.040      0.208 r
  U21/Y (AOI21X1A12TR)                    0.037      0.245 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.245 f
  data arrival time                                  0.245

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.245
  -----------------------------------------------------------
  slack (MET)                                        0.038


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U24/Y (NOR2X1MA12TR)                    0.066      0.168 f
  U28/Y (NAND2X1A12TR)                    0.040      0.208 r
  U22/Y (AOI21X1A12TR)                    0.037      0.245 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.245 f
  data arrival time                                  0.245

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.245
  -----------------------------------------------------------
  slack (MET)                                        0.038


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U26/Y (AOI32X1A12TR)                    0.044      0.205 r
  U21/Y (AOI21X1A12TR)                    0.040      0.245 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.245 f
  data arrival time                                  0.245

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.245
  -----------------------------------------------------------
  slack (MET)                                        0.039


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U29/Y (AOI32X1A12TR)                    0.044      0.205 r
  U22/Y (AOI21X1A12TR)                    0.040      0.245 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.245 f
  data arrival time                                  0.245

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.245
  -----------------------------------------------------------
  slack (MET)                                        0.039


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.052      0.152 f
  U29/Y (AOI32X1A12TR)                    0.052      0.204 r
  U22/Y (AOI21X1A12TR)                    0.040      0.244 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.244 f
  data arrival time                                  0.244

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.244
  -----------------------------------------------------------
  slack (MET)                                        0.039


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U27/Y (OAI2XB1X1A12TR)                  0.031      0.146 f
  U26/Y (AOI32X1A12TR)                    0.058      0.204 r
  U21/Y (AOI21X1A12TR)                    0.040      0.243 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.243 f
  data arrival time                                  0.243

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.243
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U26/Y (AOI32X1A12TR)                    0.041      0.203 r
  U21/Y (AOI21X1A12TR)                    0.040      0.243 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.243 f
  data arrival time                                  0.243

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.243
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U29/Y (AOI32X1A12TR)                    0.041      0.203 r
  U22/Y (AOI21X1A12TR)                    0.040      0.243 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.243 f
  data arrival time                                  0.243

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.243
  -----------------------------------------------------------
  slack (MET)                                        0.040


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U27/Y (OAI2XB1X1A12TR)                  0.048      0.148 f
  U26/Y (AOI32X1A12TR)                    0.055      0.203 r
  U21/Y (AOI21X1A12TR)                    0.040      0.242 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.242 f
  data arrival time                                  0.242

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.242
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.042      0.142 r
  U29/Y (AOI32X1A12TR)                    0.057      0.199 f
  U22/Y (AOI21X1A12TR)                    0.050      0.249 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.249 r
  data arrival time                                  0.249

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.249
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U26/Y (AOI32X1A12TR)                    0.041      0.202 r
  U21/Y (AOI21X1A12TR)                    0.040      0.242 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.242 f
  data arrival time                                  0.242

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.242
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U29/Y (AOI32X1A12TR)                    0.041      0.202 r
  U22/Y (AOI21X1A12TR)                    0.040      0.242 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.242 f
  data arrival time                                  0.242

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.242
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.047      0.147 f
  U29/Y (AOI32X1A12TR)                    0.055      0.202 r
  U22/Y (AOI21X1A12TR)                    0.040      0.242 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.242 f
  data arrival time                                  0.242

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.242
  -----------------------------------------------------------
  slack (MET)                                        0.041


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.057      0.157 f
  U29/Y (AOI32X1A12TR)                    0.044      0.201 r
  U22/Y (AOI21X1A12TR)                    0.040      0.241 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.241 f
  data arrival time                                  0.241

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.241
  -----------------------------------------------------------
  slack (MET)                                        0.042


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.042      0.142 r
  U29/Y (AOI32X1A12TR)                    0.055      0.197 f
  U22/Y (AOI21X1A12TR)                    0.050      0.247 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.247 r
  data arrival time                                  0.247

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.247
  -----------------------------------------------------------
  slack (MET)                                        0.042


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U27/Y (OAI2XB1X1A12TR)                  0.031      0.146 f
  U26/Y (AOI32X1A12TR)                    0.055      0.201 r
  U21/Y (AOI21X1A12TR)                    0.040      0.240 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.240 f
  data arrival time                                  0.240

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.240
  -----------------------------------------------------------
  slack (MET)                                        0.043


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.042      0.142 r
  U29/Y (AOI32X1A12TR)                    0.055      0.197 f
  U22/Y (AOI21X1A12TR)                    0.050      0.247 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.247 r
  data arrival time                                  0.247

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.247
  -----------------------------------------------------------
  slack (MET)                                        0.043


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U27/Y (OAI2XB1X1A12TR)                  0.027      0.142 f
  U26/Y (AOI32X1A12TR)                    0.058      0.200 r
  U21/Y (AOI21X1A12TR)                    0.040      0.239 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.239 f
  data arrival time                                  0.239

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.239
  -----------------------------------------------------------
  slack (MET)                                        0.044


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U26/Y (AOI32X1A12TR)                    0.038      0.200 r
  U21/Y (AOI21X1A12TR)                    0.040      0.239 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.239 f
  data arrival time                                  0.239

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.239
  -----------------------------------------------------------
  slack (MET)                                        0.044


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U29/Y (AOI32X1A12TR)                    0.038      0.200 r
  U22/Y (AOI21X1A12TR)                    0.040      0.239 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.239 f
  data arrival time                                  0.239

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.239
  -----------------------------------------------------------
  slack (MET)                                        0.044


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.047      0.147 f
  U29/Y (AOI32X1A12TR)                    0.052      0.199 r
  U22/Y (AOI21X1A12TR)                    0.040      0.238 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.238 f
  data arrival time                                  0.238

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.238
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U26/Y (AOI32X1A12TR)                    0.038      0.199 r
  U21/Y (AOI21X1A12TR)                    0.040      0.238 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.238 f
  data arrival time                                  0.238

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.238
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U29/Y (AOI32X1A12TR)                    0.038      0.199 r
  U22/Y (AOI21X1A12TR)                    0.040      0.238 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.238 f
  data arrival time                                  0.238

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.238
  -----------------------------------------------------------
  slack (MET)                                        0.045


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U27/Y (OAI2XB1X1A12TR)                  0.033      0.133 r
  U26/Y (AOI32X1A12TR)                    0.061      0.194 f
  U21/Y (AOI21X1A12TR)                    0.050      0.244 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.244 r
  data arrival time                                  0.244

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.244
  -----------------------------------------------------------
  slack (MET)                                        0.046


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U27/Y (OAI2XB1X1A12TR)                  0.021      0.132 r
  U26/Y (AOI32X1A12TR)                    0.061      0.193 f
  U21/Y (AOI21X1A12TR)                    0.050      0.243 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.243 r
  data arrival time                                  0.243

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.243
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U27/Y (OAI2XB1X1A12TR)                  0.027      0.142 f
  U26/Y (AOI32X1A12TR)                    0.055      0.197 r
  U21/Y (AOI21X1A12TR)                    0.040      0.236 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.236 f
  data arrival time                                  0.236

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.236
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U26/Y (AOI32X1A12TR)                    0.035      0.197 r
  U21/Y (AOI21X1A12TR)                    0.040      0.236 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.236 f
  data arrival time                                  0.236

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.236
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U29/Y (AOI32X1A12TR)                    0.035      0.197 r
  U22/Y (AOI21X1A12TR)                    0.040      0.236 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.236 f
  data arrival time                                  0.236

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.236
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U27/Y (OAI2XB1X1A12TR)                  0.020      0.132 r
  U26/Y (AOI32X1A12TR)                    0.061      0.192 f
  U21/Y (AOI21X1A12TR)                    0.050      0.243 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.243 r
  data arrival time                                  0.243

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.243
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U27/Y (OAI2XB1X1A12TR)                  0.020      0.132 r
  U26/Y (AOI32X1A12TR)                    0.061      0.192 f
  U21/Y (AOI21X1A12TR)                    0.050      0.243 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.243 r
  data arrival time                                  0.243

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.243
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U27/Y (OAI2XB1X1A12TR)                  0.033      0.133 r
  U26/Y (AOI32X1A12TR)                    0.059      0.192 f
  U21/Y (AOI21X1A12TR)                    0.050      0.242 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.242 r
  data arrival time                                  0.242

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.242
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.052      0.152 f
  U29/Y (AOI32X1A12TR)                    0.044      0.196 r
  U22/Y (AOI21X1A12TR)                    0.040      0.236 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.236 f
  data arrival time                                  0.236

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.236
  -----------------------------------------------------------
  slack (MET)                                        0.047


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U26/Y (AOI32X1A12TR)                    0.035      0.196 r
  U21/Y (AOI21X1A12TR)                    0.040      0.235 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.235 f
  data arrival time                                  0.235

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.235
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U29/Y (AOI32X1A12TR)                    0.035      0.196 r
  U22/Y (AOI21X1A12TR)                    0.040      0.235 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.235 f
  data arrival time                                  0.235

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.235
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U27/Y (OAI2XB1X1A12TR)                  0.033      0.133 r
  U26/Y (AOI32X1A12TR)                    0.059      0.192 f
  U21/Y (AOI21X1A12TR)                    0.050      0.242 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.242 r
  data arrival time                                  0.242

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.242
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U27/Y (OAI2XB1X1A12TR)                  0.023      0.137 f
  U26/Y (AOI32X1A12TR)                    0.058      0.195 r
  U21/Y (AOI21X1A12TR)                    0.040      0.235 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.235 f
  data arrival time                                  0.235

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.235
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U27/Y (OAI2XB1X1A12TR)                  0.021      0.132 r
  U26/Y (AOI32X1A12TR)                    0.059      0.191 f
  U21/Y (AOI21X1A12TR)                    0.050      0.241 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.241 r
  data arrival time                                  0.241

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.241
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U27/Y (OAI2XB1X1A12TR)                  0.020      0.132 r
  U26/Y (AOI32X1A12TR)                    0.059      0.191 f
  U21/Y (AOI21X1A12TR)                    0.050      0.241 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.241 r
  data arrival time                                  0.241

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.241
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U27/Y (OAI2XB1X1A12TR)                  0.048      0.148 f
  U26/Y (AOI32X1A12TR)                    0.047      0.195 r
  U21/Y (AOI21X1A12TR)                    0.040      0.235 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.235 f
  data arrival time                                  0.235

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.235
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U27/Y (OAI2XB1X1A12TR)                  0.020      0.132 r
  U26/Y (AOI32X1A12TR)                    0.059      0.191 f
  U21/Y (AOI21X1A12TR)                    0.050      0.241 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.241 r
  data arrival time                                  0.241

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.241
  -----------------------------------------------------------
  slack (MET)                                        0.048


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U27/Y (OAI2XB1X1A12TR)                  0.021      0.132 r
  U26/Y (AOI32X1A12TR)                    0.059      0.191 f
  U21/Y (AOI21X1A12TR)                    0.050      0.241 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.241 r
  data arrival time                                  0.241

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.241
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.034      0.134 r
  U29/Y (AOI32X1A12TR)                    0.057      0.190 f
  U22/Y (AOI21X1A12TR)                    0.050      0.241 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.241 r
  data arrival time                                  0.241

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.241
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U27/Y (OAI2XB1X1A12TR)                  0.020      0.132 r
  U26/Y (AOI32X1A12TR)                    0.059      0.190 f
  U21/Y (AOI21X1A12TR)                    0.050      0.241 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.241 r
  data arrival time                                  0.241

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.241
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U27/Y (OAI2XB1X1A12TR)                  0.020      0.132 r
  U26/Y (AOI32X1A12TR)                    0.059      0.190 f
  U21/Y (AOI21X1A12TR)                    0.050      0.240 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.240 r
  data arrival time                                  0.240

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.240
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.039      0.139 f
  U29/Y (AOI32X1A12TR)                    0.055      0.194 r
  U22/Y (AOI21X1A12TR)                    0.040      0.234 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.234 f
  data arrival time                                  0.234

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.234
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U26/Y (AOI32X1A12TR)                    0.032      0.194 r
  U21/Y (AOI21X1A12TR)                    0.040      0.234 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.234 f
  data arrival time                                  0.234

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.234
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U29/Y (AOI32X1A12TR)                    0.032      0.194 r
  U22/Y (AOI21X1A12TR)                    0.040      0.234 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.234 f
  data arrival time                                  0.234

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.234
  -----------------------------------------------------------
  slack (MET)                                        0.049


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U26/Y (AOI32X1A12TR)                    0.032      0.194 r
  U21/Y (AOI21X1A12TR)                    0.040      0.234 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.234 f
  data arrival time                                  0.234

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.234
  -----------------------------------------------------------
  slack (MET)                                        0.050


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U29/Y (AOI32X1A12TR)                    0.032      0.194 r
  U22/Y (AOI21X1A12TR)                    0.040      0.233 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.233 f
  data arrival time                                  0.233

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.233
  -----------------------------------------------------------
  slack (MET)                                        0.050


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U26/Y (AOI32X1A12TR)                    0.032      0.193 r
  U21/Y (AOI21X1A12TR)                    0.040      0.233 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.233 f
  data arrival time                                  0.233

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.233
  -----------------------------------------------------------
  slack (MET)                                        0.050


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.034      0.134 r
  U29/Y (AOI32X1A12TR)                    0.055      0.189 f
  U22/Y (AOI21X1A12TR)                    0.050      0.239 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.239 r
  data arrival time                                  0.239

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.239
  -----------------------------------------------------------
  slack (MET)                                        0.050


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U29/Y (AOI32X1A12TR)                    0.032      0.193 r
  U22/Y (AOI21X1A12TR)                    0.040      0.233 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.233 f
  data arrival time                                  0.233

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.233
  -----------------------------------------------------------
  slack (MET)                                        0.050


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U26/Y (AOI32X1A12TR)                    0.032      0.193 r
  U21/Y (AOI21X1A12TR)                    0.040      0.233 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.233 f
  data arrival time                                  0.233

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.233
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U29/Y (AOI32X1A12TR)                    0.032      0.193 r
  U22/Y (AOI21X1A12TR)                    0.040      0.233 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.233 f
  data arrival time                                  0.233

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.233
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U27/Y (OAI2XB1X1A12TR)                  0.031      0.146 f
  U26/Y (AOI32X1A12TR)                    0.047      0.193 r
  U21/Y (AOI21X1A12TR)                    0.040      0.232 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.232 f
  data arrival time                                  0.232

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.232
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.032      0.132 r
  U29/Y (AOI32X1A12TR)                    0.057      0.189 f
  U22/Y (AOI21X1A12TR)                    0.050      0.239 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.239 r
  data arrival time                                  0.239

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.239
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.032      0.132 r
  U29/Y (AOI32X1A12TR)                    0.057      0.189 f
  U22/Y (AOI21X1A12TR)                    0.050      0.239 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.239 r
  data arrival time                                  0.239

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.239
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.034      0.134 r
  U29/Y (AOI32X1A12TR)                    0.055      0.188 f
  U22/Y (AOI21X1A12TR)                    0.050      0.239 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.239 r
  data arrival time                                  0.239

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.239
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U27/Y (OAI2XB1X1A12TR)                  0.023      0.137 f
  U26/Y (AOI32X1A12TR)                    0.055      0.192 r
  U21/Y (AOI21X1A12TR)                    0.040      0.232 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.232 f
  data arrival time                                  0.232

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.232
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U26/Y (AOI32X1A12TR)                    0.030      0.192 r
  U21/Y (AOI21X1A12TR)                    0.040      0.232 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.232 f
  data arrival time                                  0.232

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.232
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  U29/Y (AOI32X1A12TR)                    0.030      0.192 r
  U22/Y (AOI21X1A12TR)                    0.040      0.232 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.232 f
  data arrival time                                  0.232

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.232
  -----------------------------------------------------------
  slack (MET)                                        0.051


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U29/Y (AOI32X1A12TR)                    0.056      0.188 f
  U22/Y (AOI21X1A12TR)                    0.050      0.238 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.238 r
  data arrival time                                  0.238

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.238
  -----------------------------------------------------------
  slack (MET)                                        0.052


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.032      0.132 r
  U29/Y (AOI32X1A12TR)                    0.055      0.187 f
  U22/Y (AOI21X1A12TR)                    0.050      0.237 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.237 r
  data arrival time                                  0.237

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.237
  -----------------------------------------------------------
  slack (MET)                                        0.052


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.032      0.132 r
  U29/Y (AOI32X1A12TR)                    0.055      0.187 f
  U22/Y (AOI21X1A12TR)                    0.050      0.237 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.237 r
  data arrival time                                  0.237

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.237
  -----------------------------------------------------------
  slack (MET)                                        0.052


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U26/Y (AOI32X1A12TR)                    0.030      0.191 r
  U21/Y (AOI21X1A12TR)                    0.040      0.231 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.231 f
  data arrival time                                  0.231

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.231
  -----------------------------------------------------------
  slack (MET)                                        0.052


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  U29/Y (AOI32X1A12TR)                    0.030      0.191 r
  U22/Y (AOI21X1A12TR)                    0.040      0.231 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.231 f
  data arrival time                                  0.231

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.231
  -----------------------------------------------------------
  slack (MET)                                        0.052


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U26/Y (AOI32X1A12TR)                    0.055      0.187 f
  U21/Y (AOI21X1A12TR)                    0.050      0.237 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.237 r
  data arrival time                                  0.237

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.237
  -----------------------------------------------------------
  slack (MET)                                        0.053


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.047      0.147 f
  U29/Y (AOI32X1A12TR)                    0.044      0.191 r
  U22/Y (AOI21X1A12TR)                    0.040      0.230 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.230 f
  data arrival time                                  0.230

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.230
  -----------------------------------------------------------
  slack (MET)                                        0.053


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.039      0.139 f
  U29/Y (AOI32X1A12TR)                    0.052      0.191 r
  U22/Y (AOI21X1A12TR)                    0.040      0.230 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.230 f
  data arrival time                                  0.230

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.230
  -----------------------------------------------------------
  slack (MET)                                        0.053


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.032      0.132 r
  U29/Y (AOI32X1A12TR)                    0.055      0.187 f
  U22/Y (AOI21X1A12TR)                    0.050      0.237 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.237 r
  data arrival time                                  0.237

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.237
  -----------------------------------------------------------
  slack (MET)                                        0.053


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U30/Y (AO21X1A12TR)                     0.032      0.132 r
  U29/Y (AOI32X1A12TR)                    0.055      0.186 f
  U22/Y (AOI21X1A12TR)                    0.050      0.237 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.237 r
  data arrival time                                  0.237

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.237
  -----------------------------------------------------------
  slack (MET)                                        0.053


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U29/Y (AOI32X1A12TR)                    0.054      0.186 f
  U22/Y (AOI21X1A12TR)                    0.050      0.236 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.236 r
  data arrival time                                  0.236

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.236
  -----------------------------------------------------------
  slack (MET)                                        0.053


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U26/Y (AOI32X1A12TR)                    0.054      0.186 f
  U21/Y (AOI21X1A12TR)                    0.050      0.236 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.236 r
  data arrival time                                  0.236

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.236
  -----------------------------------------------------------
  slack (MET)                                        0.054


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U29/Y (AOI32X1A12TR)                    0.054      0.185 f
  U22/Y (AOI21X1A12TR)                    0.050      0.236 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.236 r
  data arrival time                                  0.236

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.236
  -----------------------------------------------------------
  slack (MET)                                        0.054


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U27/Y (OAI2XB1X1A12TR)                  0.027      0.142 f
  U26/Y (AOI32X1A12TR)                    0.047      0.189 r
  U21/Y (AOI21X1A12TR)                    0.040      0.228 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.228 f
  data arrival time                                  0.228

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.228
  -----------------------------------------------------------
  slack (MET)                                        0.055


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U26/Y (AOI32X1A12TR)                    0.053      0.185 f
  U21/Y (AOI21X1A12TR)                    0.050      0.235 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.235 r
  data arrival time                                  0.235

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.235
  -----------------------------------------------------------
  slack (MET)                                        0.055


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U26/Y (AOI32X1A12TR)                    0.052      0.184 f
  U21/Y (AOI21X1A12TR)                    0.050      0.234 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.234 r
  data arrival time                                  0.234

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.234
  -----------------------------------------------------------
  slack (MET)                                        0.055


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U26/Y (AOI32X1A12TR)                    0.051      0.183 f
  U21/Y (AOI21X1A12TR)                    0.050      0.233 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.233 r
  data arrival time                                  0.233

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.233
  -----------------------------------------------------------
  slack (MET)                                        0.057


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U26/Y (AOI32X1A12TR)                    0.050      0.182 f
  U21/Y (AOI21X1A12TR)                    0.050      0.232 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.232 r
  data arrival time                                  0.232

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.232
  -----------------------------------------------------------
  slack (MET)                                        0.058


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U27/Y (OAI2XB1X1A12TR)                  0.023      0.137 f
  U26/Y (AOI32X1A12TR)                    0.047      0.184 r
  U21/Y (AOI21X1A12TR)                    0.040      0.224 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.224 f
  data arrival time                                  0.224

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.224
  -----------------------------------------------------------
  slack (MET)                                        0.059


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U27/Y (OAI2XB1X1A12TR)                  0.025      0.125 f
  U26/Y (AOI32X1A12TR)                    0.058      0.183 r
  U21/Y (AOI21X1A12TR)                    0.040      0.222 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.222 f
  data arrival time                                  0.222

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.222
  -----------------------------------------------------------
  slack (MET)                                        0.061


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U30/Y (AO21X1A12TR)                     0.039      0.139 f
  U29/Y (AOI32X1A12TR)                    0.044      0.183 r
  U22/Y (AOI21X1A12TR)                    0.040      0.222 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.222 f
  data arrival time                                  0.222

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.222
  -----------------------------------------------------------
  slack (MET)                                        0.061


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U27/Y (OAI2XB1X1A12TR)                  0.025      0.125 f
  U26/Y (AOI32X1A12TR)                    0.055      0.180 r
  U21/Y (AOI21X1A12TR)                    0.040      0.219 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.219 f
  data arrival time                                  0.219

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.219
  -----------------------------------------------------------
  slack (MET)                                        0.064


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U29/Y (AOI32X1A12TR)                    0.052      0.178 r
  U22/Y (AOI21X1A12TR)                    0.040      0.217 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.217 f
  data arrival time                                  0.217

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.217
  -----------------------------------------------------------
  slack (MET)                                        0.066


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U26/Y (AOI32X1A12TR)                    0.052      0.177 r
  U21/Y (AOI21X1A12TR)                    0.040      0.217 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.217 f
  data arrival time                                  0.217

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.217
  -----------------------------------------------------------
  slack (MET)                                        0.066


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U26/Y (AOI32X1A12TR)                    0.049      0.175 r
  U21/Y (AOI21X1A12TR)                    0.040      0.215 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.215 f
  data arrival time                                  0.215

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.215
  -----------------------------------------------------------
  slack (MET)                                        0.068


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U29/Y (AOI32X1A12TR)                    0.049      0.175 r
  U22/Y (AOI21X1A12TR)                    0.040      0.214 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.214 f
  data arrival time                                  0.214

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.214
  -----------------------------------------------------------
  slack (MET)                                        0.069


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U26/Y (AOI32X1A12TR)                    0.049      0.174 r
  U21/Y (AOI21X1A12TR)                    0.040      0.214 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.214 f
  data arrival time                                  0.214

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.214
  -----------------------------------------------------------
  slack (MET)                                        0.069


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[1] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U23/Y (NOR2X1MA12TR)                    0.070      0.196 r
  g[1] (out)                              0.000      0.196 r
  data arrival time                                  0.196

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.196
  -----------------------------------------------------------
  slack (MET)                                        0.070


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[2] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U24/Y (NOR2X1MA12TR)                    0.070      0.196 r
  g[2] (out)                              0.000      0.196 r
  data arrival time                                  0.196

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.196
  -----------------------------------------------------------
  slack (MET)                                        0.071


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[1] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U23/Y (NOR2X1MA12TR)                    0.063      0.195 f
  g[1] (out)                              0.000      0.195 f
  data arrival time                                  0.195

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.195
  -----------------------------------------------------------
  slack (MET)                                        0.071


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U27/Y (OAI2XB1X1A12TR)                  0.025      0.125 f
  U26/Y (AOI32X1A12TR)                    0.047      0.172 r
  U21/Y (AOI21X1A12TR)                    0.040      0.211 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.211 f
  data arrival time                                  0.211

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.211
  -----------------------------------------------------------
  slack (MET)                                        0.072


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U26/Y (AOI32X1A12TR)                    0.046      0.172 r
  U21/Y (AOI21X1A12TR)                    0.040      0.211 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.211 f
  data arrival time                                  0.211

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.211
  -----------------------------------------------------------
  slack (MET)                                        0.072


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[2] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U24/Y (NOR2X1MA12TR)                    0.063      0.194 f
  g[2] (out)                              0.000      0.194 f
  data arrival time                                  0.194

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.194
  -----------------------------------------------------------
  slack (MET)                                        0.072


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U29/Y (AOI32X1A12TR)                    0.050      0.165 f
  U22/Y (AOI21X1A12TR)                    0.050      0.215 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.215 r
  data arrival time                                  0.215

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.215
  -----------------------------------------------------------
  slack (MET)                                        0.075


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U29/Y (AOI32X1A12TR)                    0.041      0.167 r
  U22/Y (AOI21X1A12TR)                    0.040      0.207 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.207 f
  data arrival time                                  0.207

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.207
  -----------------------------------------------------------
  slack (MET)                                        0.076


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U29/Y (AOI32X1A12TR)                    0.048      0.163 f
  U22/Y (AOI21X1A12TR)                    0.050      0.213 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.213 r
  data arrival time                                  0.213

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.213
  -----------------------------------------------------------
  slack (MET)                                        0.076


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U26/Y (AOI32X1A12TR)                    0.041      0.167 r
  U21/Y (AOI21X1A12TR)                    0.040      0.206 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.206 f
  data arrival time                                  0.206

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.206
  -----------------------------------------------------------
  slack (MET)                                        0.077


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U32/Y (INVX2A12TR)                      0.015      0.115 r
  U29/Y (AOI32X1A12TR)                    0.048      0.163 f
  U22/Y (AOI21X1A12TR)                    0.050      0.213 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.213 r
  data arrival time                                  0.213

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.213
  -----------------------------------------------------------
  slack (MET)                                        0.077


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U26/Y (AOI32X1A12TR)                    0.039      0.165 r
  U21/Y (AOI21X1A12TR)                    0.040      0.205 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.205 f
  data arrival time                                  0.205

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.205
  -----------------------------------------------------------
  slack (MET)                                        0.078


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[3] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U18/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.059      0.184 r
  g[3] (out)                              0.000      0.184 r
  data arrival time                                  0.184

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.184
  -----------------------------------------------------------
  slack (MET)                                        0.082


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U29/Y (AOI32X1A12TR)                    0.047      0.158 r
  U22/Y (AOI21X1A12TR)                    0.040      0.198 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.198 f
  data arrival time                                  0.198

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.198
  -----------------------------------------------------------
  slack (MET)                                        0.086


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[3] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U19/Y (INVX3A12TR)                      0.023      0.126 f
  U20/Y (NOR2X2A12TR)                     0.054      0.180 r
  g[3] (out)                              0.000      0.180 r
  data arrival time                                  0.180

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.180
  -----------------------------------------------------------
  slack (MET)                                        0.086


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[1] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U23/Y (NOR2X1MA12TR)                    0.074      0.179 r
  g[1] (out)                              0.000      0.179 r
  data arrival time                                  0.179

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.179
  -----------------------------------------------------------
  slack (MET)                                        0.088


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[2] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U24/Y (NOR2X1MA12TR)                    0.074      0.179 r
  g[2] (out)                              0.000      0.179 r
  data arrival time                                  0.179

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.179
  -----------------------------------------------------------
  slack (MET)                                        0.088


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U29/Y (AOI32X1A12TR)                    0.043      0.154 r
  U22/Y (AOI21X1A12TR)                    0.040      0.194 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.194 f
  data arrival time                                  0.194

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.194
  -----------------------------------------------------------
  slack (MET)                                        0.089


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U32/Y (INVX2A12TR)                      0.011      0.111 f
  U29/Y (AOI32X1A12TR)                    0.036      0.148 r
  U22/Y (AOI21X1A12TR)                    0.040      0.187 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.187 f
  data arrival time                                  0.187

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.187
  -----------------------------------------------------------
  slack (MET)                                        0.096


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[1] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U34/Y (INVX2BA12TR)                     0.027      0.103 r
  U23/Y (NOR2X1MA12TR)                    0.066      0.168 f
  g[1] (out)                              0.000      0.168 f
  data arrival time                                  0.168

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.168
  -----------------------------------------------------------
  slack (MET)                                        0.098


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[2] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.076      0.076 f
  U33/Y (INVX2BA12TR)                     0.027      0.103 r
  U24/Y (NOR2X1MA12TR)                    0.066      0.168 f
  g[2] (out)                              0.000      0.168 f
  data arrival time                                  0.168

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.168
  -----------------------------------------------------------
  slack (MET)                                        0.098


  Startpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[3] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_2_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U34/Y (INVX2BA12TR)                     0.026      0.105 f
  U18/Y (INVX3A12TR)                      0.027      0.131 r
  U20/Y (NOR2X2A12TR)                     0.031      0.162 f
  g[3] (out)                              0.000      0.162 f
  data arrival time                                  0.162

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.162
  -----------------------------------------------------------
  slack (MET)                                        0.104


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U26/Y (AOI32X1A12TR)                    0.039      0.139 r
  U21/Y (AOI21X1A12TR)                    0.040      0.179 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.179 f
  data arrival time                                  0.179

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.179
  -----------------------------------------------------------
  slack (MET)                                        0.104


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U29/Y (AOI32X1A12TR)                    0.039      0.139 r
  U22/Y (AOI21X1A12TR)                    0.040      0.179 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.179 f
  data arrival time                                  0.179

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.179
  -----------------------------------------------------------
  slack (MET)                                        0.105


  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: g[3] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.000 r
  y_reg_1_0/QN (DFFQNX1A12TR)             0.079      0.079 r
  U33/Y (INVX2BA12TR)                     0.026      0.105 f
  U19/Y (INVX3A12TR)                      0.027      0.132 r
  U20/Y (NOR2X2A12TR)                     0.029      0.161 f
  g[3] (out)                              0.000      0.161 f
  data arrival time                                  0.161

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  output external delay                  -0.050      0.266
  data required time                                 0.266
  -----------------------------------------------------------
  data required time                                 0.266
  data arrival time                                 -0.161
  -----------------------------------------------------------
  slack (MET)                                        0.105


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U26/Y (AOI32X1A12TR)                    0.036      0.136 r
  U21/Y (AOI21X1A12TR)                    0.040      0.176 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.176 f
  data arrival time                                  0.176

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.176
  -----------------------------------------------------------
  slack (MET)                                        0.107


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U29/Y (AOI32X1A12TR)                    0.036      0.136 r
  U22/Y (AOI21X1A12TR)                    0.040      0.176 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.176 f
  data arrival time                                  0.176

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.176
  -----------------------------------------------------------
  slack (MET)                                        0.107


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U26/Y (AOI32X1A12TR)                    0.033      0.133 r
  U21/Y (AOI21X1A12TR)                    0.040      0.172 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.172 f
  data arrival time                                  0.172

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.172
  -----------------------------------------------------------
  slack (MET)                                        0.111


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U29/Y (AOI32X1A12TR)                    0.033      0.133 r
  U22/Y (AOI21X1A12TR)                    0.040      0.172 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.172 f
  data arrival time                                  0.172

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.172
  -----------------------------------------------------------
  slack (MET)                                        0.111


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U26/Y (AOI32X1A12TR)                    0.025      0.125 f
  U21/Y (AOI21X1A12TR)                    0.050      0.176 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.176 r
  data arrival time                                  0.176

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.176
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U29/Y (AOI32X1A12TR)                    0.025      0.125 f
  U22/Y (AOI21X1A12TR)                    0.050      0.176 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.176 r
  data arrival time                                  0.176

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.176
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U26/Y (AOI32X1A12TR)                    0.025      0.125 f
  U21/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U26/Y (AOI32X1A12TR)                    0.025      0.125 f
  U21/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U29/Y (AOI32X1A12TR)                    0.025      0.125 f
  U22/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U29/Y (AOI32X1A12TR)                    0.025      0.125 f
  U22/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U26/Y (AOI32X1A12TR)                    0.025      0.125 f
  U21/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U26/Y (AOI32X1A12TR)                    0.025      0.125 f
  U21/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U26/Y (AOI32X1A12TR)                    0.025      0.125 f
  U21/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U29/Y (AOI32X1A12TR)                    0.025      0.125 f
  U22/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U26/Y (AOI32X1A12TR)                    0.025      0.125 f
  U21/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U29/Y (AOI32X1A12TR)                    0.025      0.125 f
  U22/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U29/Y (AOI32X1A12TR)                    0.025      0.125 f
  U22/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[3] (in)                               0.000      0.100 r
  U29/Y (AOI32X1A12TR)                    0.025      0.125 f
  U22/Y (AOI21X1A12TR)                    0.050      0.175 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.175 r
  data arrival time                                  0.175

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.175
  -----------------------------------------------------------
  slack (MET)                                        0.114


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U26/Y (AOI32X1A12TR)                    0.028      0.128 r
  U21/Y (AOI21X1A12TR)                    0.040      0.168 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.168 f
  data arrival time                                  0.168

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.168
  -----------------------------------------------------------
  slack (MET)                                        0.116


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U29/Y (AOI32X1A12TR)                    0.028      0.128 r
  U22/Y (AOI21X1A12TR)                    0.040      0.167 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.167 f
  data arrival time                                  0.167

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.167
  -----------------------------------------------------------
  slack (MET)                                        0.116


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U26/Y (AOI32X1A12TR)                    0.026      0.126 r
  U21/Y (AOI21X1A12TR)                    0.040      0.165 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.165 f
  data arrival time                                  0.165

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.165
  -----------------------------------------------------------
  slack (MET)                                        0.118


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U29/Y (AOI32X1A12TR)                    0.026      0.126 r
  U22/Y (AOI21X1A12TR)                    0.040      0.165 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.165 f
  data arrival time                                  0.165

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.165
  -----------------------------------------------------------
  slack (MET)                                        0.118


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U26/Y (AOI32X1A12TR)                    0.026      0.126 r
  U21/Y (AOI21X1A12TR)                    0.040      0.165 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.165 f
  data arrival time                                  0.165

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.165
  -----------------------------------------------------------
  slack (MET)                                        0.118


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U29/Y (AOI32X1A12TR)                    0.026      0.126 r
  U22/Y (AOI21X1A12TR)                    0.040      0.165 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.165 f
  data arrival time                                  0.165

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.165
  -----------------------------------------------------------
  slack (MET)                                        0.118


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U26/Y (AOI32X1A12TR)                    0.023      0.123 r
  U21/Y (AOI21X1A12TR)                    0.040      0.163 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.163 f
  data arrival time                                  0.163

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.163
  -----------------------------------------------------------
  slack (MET)                                        0.120


  Startpoint: r[3] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[3] (in)                               0.000      0.100 f
  U29/Y (AOI32X1A12TR)                    0.023      0.123 r
  U22/Y (AOI21X1A12TR)                    0.040      0.163 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.163 f
  data arrival time                                  0.163

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.163
  -----------------------------------------------------------
  slack (MET)                                        0.120


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[1] (in)                               0.000      0.100 r
  U25/Y (NAND2X1A12TR)                    0.022      0.122 f
  U21/Y (AOI21X1A12TR)                    0.047      0.169 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.169 r
  data arrival time                                  0.169

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.169
  -----------------------------------------------------------
  slack (MET)                                        0.121


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  r[2] (in)                               0.000      0.100 r
  U28/Y (NAND2X1A12TR)                    0.022      0.122 f
  U22/Y (AOI21X1A12TR)                    0.047      0.169 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.169 r
  data arrival time                                  0.169

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.169
  -----------------------------------------------------------
  slack (MET)                                        0.121


  Startpoint: r[1] (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[1] (in)                               0.000      0.100 f
  U25/Y (NAND2X1A12TR)                    0.016      0.116 r
  U21/Y (AOI21X1A12TR)                    0.037      0.153 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.153 f
  data arrival time                                  0.153

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.153
  -----------------------------------------------------------
  slack (MET)                                        0.130


  Startpoint: r[2] (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  r[2] (in)                               0.000      0.100 f
  U28/Y (NAND2X1A12TR)                    0.016      0.116 r
  U22/Y (AOI21X1A12TR)                    0.037      0.153 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.153 f
  data arrival time                                  0.153

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.153
  -----------------------------------------------------------
  slack (MET)                                        0.130


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rstn (in)                               0.000      0.100 r
  U31/Y (INVX2A12TR)                      0.012      0.112 f
  U21/Y (AOI21X1A12TR)                    0.034      0.146 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.146 r
  data arrival time                                  0.146

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.146
  -----------------------------------------------------------
  slack (MET)                                        0.144


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rstn (in)                               0.000      0.100 r
  U31/Y (INVX2A12TR)                      0.012      0.112 f
  U22/Y (AOI21X1A12TR)                    0.034      0.146 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.146 r
  data arrival time                                  0.146

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.146
  -----------------------------------------------------------
  slack (MET)                                        0.144


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rstn (in)                               0.000      0.100 r
  U31/Y (INVX2A12TR)                      0.012      0.112 f
  U21/Y (AOI21X1A12TR)                    0.031      0.142 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.142 r
  data arrival time                                  0.142

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.142
  -----------------------------------------------------------
  slack (MET)                                        0.147


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rstn (in)                               0.000      0.100 r
  U31/Y (INVX2A12TR)                      0.012      0.112 f
  U22/Y (AOI21X1A12TR)                    0.031      0.142 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.142 r
  data arrival time                                  0.142

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.142
  -----------------------------------------------------------
  slack (MET)                                        0.147


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  rstn (in)                               0.000      0.100 f
  U31/Y (INVX2A12TR)                      0.015      0.115 r
  U21/Y (AOI21X1A12TR)                    0.017      0.133 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.133 f
  data arrival time                                  0.133

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.133
  -----------------------------------------------------------
  slack (MET)                                        0.151


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  rstn (in)                               0.000      0.100 f
  U31/Y (INVX2A12TR)                      0.015      0.115 r
  U22/Y (AOI21X1A12TR)                    0.017      0.133 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.133 f
  data arrival time                                  0.133

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.133
  -----------------------------------------------------------
  slack (MET)                                        0.151


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  rstn (in)                               0.000      0.100 f
  U31/Y (INVX2A12TR)                      0.015      0.115 r
  U21/Y (AOI21X1A12TR)                    0.017      0.133 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.133 f
  data arrival time                                  0.133

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.133
  -----------------------------------------------------------
  slack (MET)                                        0.151


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  rstn (in)                               0.000      0.100 f
  U31/Y (INVX2A12TR)                      0.015      0.115 r
  U22/Y (AOI21X1A12TR)                    0.017      0.133 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.133 f
  data arrival time                                  0.133

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.133
  -----------------------------------------------------------
  slack (MET)                                        0.151


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  rstn (in)                               0.000      0.100 f
  U31/Y (INVX2A12TR)                      0.015      0.115 r
  U21/Y (AOI21X1A12TR)                    0.017      0.132 f
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.132 f
  data arrival time                                  0.132

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.132
  -----------------------------------------------------------
  slack (MET)                                        0.151


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 f
  rstn (in)                               0.000      0.100 f
  U31/Y (INVX2A12TR)                      0.015      0.115 r
  U22/Y (AOI21X1A12TR)                    0.017      0.132 f
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.132 f
  data arrival time                                  0.132

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.033      0.283
  data required time                                 0.283
  -----------------------------------------------------------
  data required time                                 0.283
  data arrival time                                 -0.132
  -----------------------------------------------------------
  slack (MET)                                        0.151


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rstn (in)                               0.000      0.100 r
  U31/Y (INVX2A12TR)                      0.012      0.112 f
  U21/Y (AOI21X1A12TR)                    0.025      0.136 r
  y_reg_1_0/D (DFFQNX1A12TR)              0.000      0.136 r
  data arrival time                                  0.136

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_1_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.136
  -----------------------------------------------------------
  slack (MET)                                        0.153


  Startpoint: rstn (input port clocked by clock)
  Endpoint: y_reg_2_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                 0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.100      0.100 r
  rstn (in)                               0.000      0.100 r
  U31/Y (INVX2A12TR)                      0.012      0.112 f
  U22/Y (AOI21X1A12TR)                    0.025      0.136 r
  y_reg_2_0/D (DFFQNX1A12TR)              0.000      0.136 r
  data arrival time                                  0.136

  clock clock (rise edge)                 0.333      0.333
  clock network delay (ideal)             0.000      0.333
  clock uncertainty                      -0.017      0.316
  y_reg_2_0/CK (DFFQNX1A12TR)             0.000      0.316 r
  library setup time                     -0.027      0.290
  data required time                                 0.290
  -----------------------------------------------------------
  data required time                                 0.290
  data arrival time                                 -0.136
  -----------------------------------------------------------
  slack (MET)                                        0.153


1
