// Seed: 257061397
module module_0 (
    input wire id_0,
    output supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    input tri1 id_4
);
  parameter id_6 = 1;
  assign id_2 = 1;
  assign id_3 = {-1, id_4 * id_6 - id_6} == id_6 ? id_0 : 1;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    output wire  id_3,
    output logic id_4
);
  always @(posedge id_1) begin : LABEL_0
    id_4 <= id_2;
  end
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_3,
      id_2
  );
endmodule
