-- A DUT entity is used to wrap your design so that we can combine it with testbench.
-- This example shows how you can do this for the OR Gate

library ieee;
use ieee.std_logic_1164.all;

entity DUT is
    port(input_vector: in std_logic_vector(10 downto 0);
       	output_vector: out std_logic_vector(4 downto 0));
end entity;

architecture DutWrap of DUT is
   component gcd_top is
     port (
        rst, clk, start : in  std_logic;
        A, B            : in  std_logic_vector(3 downto 0);
        ready           : out std_logic;
        gcd_out         : out std_logic_vector(3 downto 0)
    );
   end component;
begin

   -- input/output vector element ordering is critical,
   -- and must match the ordering in the trace file!
   add_instance: gcd_top
			port map (
					-- order of inputs B A
					 B => input_vector(3 downto 0),
					 A => input_vector(7 downto 4),
					 start => input_vector(8),
					 clk => input_vector(9),
					 rst => input_vector(10),
               -- order of output OUTPUT
					 ready => output_vector(4),
					 gcd_out => output_vector(3 downto 0));
end DutWrap;