# compile verilog/system verilog design source files
verilog dist_mem_gen_v8_0_10  "../../../lab5.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/ip/ins_mem/sim/ins_mem.v"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/ip/data_mem/sim/data_mem.v"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/control.v"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/REG_FILE.v"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/alu.v"
verilog xil_defaultlib  "../../../lab5.srcs/sources_1/new/top.v"
verilog xil_defaultlib  "../../../lab5.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
