# Copyright 2021 The gd32-rs authors.
#
# SPDX-License-Identifier: MIT OR Apache-2.0

# Common features found on all timers.

TIMER0:
  CTL0:
    ARSE:
      Disabled: [0, "The shadow register for CAR is disabled"]
      Enabled: [1, "The shadow register for CAR is enabled"]
    UPS:
      AnyEvent:
        [
          0,
          "Any of counter overflow/underflow, setting UPG, or update through slave mode, generates an update interrupt or DMA request",
        ]
      CounterOnly:
        [1, "Only counter overflow/underflow generates an update interrupt or DMA request"]
    UPDIS:
      Enabled: [0, "Update event enabled"]
      Disabled: [1, "Update event disabled"]
    CEN:
      Disabled: [0, "Counter disabled"]
      Enabled: [1, "Counter enabled"]
  DMAINTEN:
    UPIE:
      Disabled: [0, "Update interrupt disabled"]
      Enabled: [1, "Update interrupt enabled"]
  INTF:
    UPIF:
      Clear: [0, "No update interrupt occurred"]
      UpdatePending: [1, "Update interrupt pending."]
  SWEVG:
    UPG:
      Update: [1, "Re-initializes the timer counter and generates an update of the registers."]

"TIMER[1-9],TIMER1[0-9]":
  CTL0:
    ARSE:
      _derivedFrom: "TIMER0.CTL0.ARSE.ARSE"
    UPS:
      _derivedFrom: "TIMER0.CTL0.UPS.UPS"
    UPDIS:
      _derivedFrom: "TIMER0.CTL0.UPDIS.UPDIS"
    CEN:
      _derivedFrom: "TIMER0.CTL0.CEN.CEN"
  DMAINTEN:
    UPIE:
      _derivedFrom: "TIMER0.DMAINTEN.UPIE.UPIE"
  INTF:
    UPIF:
      _derivedFrom: "TIMER0.INTF.UPIF.UPIF"
  SWEVG:
    UPG:
      _derivedFrom: "TIMER0.SWEVG.UPG.UPG"

"TIMER*":
  PSC:
    PSC: [0, 0xFFFF]
