
6. Variation of button event 3 - buzzer sound between changing hold state.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e44  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  08004fd4  08004fd4  00014fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005130  08005130  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08005130  08005130  00015130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005138  08005138  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005138  08005138  00015138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800513c  0800513c  0001513c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08005140  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
 10 .bss          0000019c  2000008c  2000008c  0002008c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000228  20000228  0002008c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c203  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002249  00000000  00000000  0002c2bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b70  00000000  00000000  0002e508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a38  00000000  00000000  0002f078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021241  00000000  00000000  0002fab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e675  00000000  00000000  00050cf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c8170  00000000  00000000  0005f366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001274d6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003090  00000000  00000000  00127528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004fbc 	.word	0x08004fbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08004fbc 	.word	0x08004fbc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b08a      	sub	sp, #40	; 0x28
 8000578:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	4b6b      	ldr	r3, [pc, #428]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	4a6a      	ldr	r2, [pc, #424]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	6313      	str	r3, [r2, #48]	; 0x30
 800058a:	4b68      	ldr	r3, [pc, #416]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	4b64      	ldr	r3, [pc, #400]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059e:	4a63      	ldr	r2, [pc, #396]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	6313      	str	r3, [r2, #48]	; 0x30
 80005a6:	4b61      	ldr	r3, [pc, #388]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	4b5d      	ldr	r3, [pc, #372]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a5c      	ldr	r2, [pc, #368]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005bc:	f043 0308 	orr.w	r3, r3, #8
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4b5a      	ldr	r3, [pc, #360]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0308 	and.w	r3, r3, #8
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	4b56      	ldr	r3, [pc, #344]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4a55      	ldr	r2, [pc, #340]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d8:	f043 0310 	orr.w	r3, r3, #16
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4b53      	ldr	r3, [pc, #332]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f003 0310 	and.w	r3, r3, #16
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f0:	2301      	movs	r3, #1
 80005f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f8:	2300      	movs	r3, #0
 80005fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005fc:	f107 0314 	add.w	r3, r7, #20
 8000600:	4619      	mov	r1, r3
 8000602:	484b      	ldr	r0, [pc, #300]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000604:	f002 f944 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8000608:	f44f 7380 	mov.w	r3, #256	; 0x100
 800060c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	4619      	mov	r1, r3
 8000614:	4847      	ldr	r0, [pc, #284]	; (8000734 <_7SEG_GPIO_Init+0x1c0>)
 8000616:	f002 f93b 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800061a:	2340      	movs	r3, #64	; 0x40
 800061c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	4842      	ldr	r0, [pc, #264]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000626:	f002 f933 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800062a:	2320      	movs	r3, #32
 800062c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	483e      	ldr	r0, [pc, #248]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000636:	f002 f92b 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800063a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800063e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	4619      	mov	r1, r3
 8000646:	483c      	ldr	r0, [pc, #240]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 8000648:	f002 f922 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 800064c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000650:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	4837      	ldr	r0, [pc, #220]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 800065a:	f002 f919 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800065e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000662:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	4619      	mov	r1, r3
 800066a:	4831      	ldr	r0, [pc, #196]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800066c:	f002 f910 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000674:	f107 0314 	add.w	r3, r7, #20
 8000678:	4619      	mov	r1, r3
 800067a:	482d      	ldr	r0, [pc, #180]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800067c:	f002 f908 	bl	8002890 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000684:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4619      	mov	r1, r3
 800068c:	482b      	ldr	r0, [pc, #172]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800068e:	f002 f8ff 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8000692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000696:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4827      	ldr	r0, [pc, #156]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006a0:	f002 f8f6 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 80006a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	4822      	ldr	r0, [pc, #136]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006b2:	f002 f8ed 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006ba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	481e      	ldr	r0, [pc, #120]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006c4:	f002 f8e4 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006cc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	4819      	ldr	r0, [pc, #100]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006d6:	f002 f8db 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006de:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	4815      	ldr	r0, [pc, #84]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006e8:	f002 f8d2 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006f0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	4810      	ldr	r0, [pc, #64]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006fa:	f002 f8c9 	bl	8002890 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000702:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	480c      	ldr	r0, [pc, #48]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800070c:	f002 f8c0 	bl	8002890 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8000710:	2201      	movs	r2, #1
 8000712:	2100      	movs	r1, #0
 8000714:	2000      	movs	r0, #0
 8000716:	f000 f813 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800071a:	2201      	movs	r2, #1
 800071c:	2100      	movs	r1, #0
 800071e:	2001      	movs	r0, #1
 8000720:	f000 f80e 	bl	8000740 <_7SEG_SetNumber>
}
 8000724:	bf00      	nop
 8000726:	3728      	adds	r7, #40	; 0x28
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40023800 	.word	0x40023800
 8000730:	40020c00 	.word	0x40020c00
 8000734:	40020000 	.word	0x40020000
 8000738:	40020800 	.word	0x40020800
 800073c:	40021000 	.word	0x40021000

08000740 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	2b00      	cmp	r3, #0
 8000750:	f040 81dc 	bne.w	8000b0c <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000754:	68b9      	ldr	r1, [r7, #8]
 8000756:	4bcb      	ldr	r3, [pc, #812]	; (8000a84 <_7SEG_SetNumber+0x344>)
 8000758:	fb83 2301 	smull	r2, r3, r3, r1
 800075c:	109a      	asrs	r2, r3, #2
 800075e:	17cb      	asrs	r3, r1, #31
 8000760:	1ad2      	subs	r2, r2, r3
 8000762:	4613      	mov	r3, r2
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	4413      	add	r3, r2
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	1aca      	subs	r2, r1, r3
 800076c:	2a09      	cmp	r2, #9
 800076e:	f200 81ba 	bhi.w	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000772:	a301      	add	r3, pc, #4	; (adr r3, 8000778 <_7SEG_SetNumber+0x38>)
 8000774:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000778:	080007a1 	.word	0x080007a1
 800077c:	080007f3 	.word	0x080007f3
 8000780:	08000845 	.word	0x08000845
 8000784:	08000897 	.word	0x08000897
 8000788:	080008e9 	.word	0x080008e9
 800078c:	0800093b 	.word	0x0800093b
 8000790:	0800098d 	.word	0x0800098d
 8000794:	080009df 	.word	0x080009df
 8000798:	08000a31 	.word	0x08000a31
 800079c:	08000a95 	.word	0x08000a95
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007a6:	48b8      	ldr	r0, [pc, #736]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007a8:	f002 fa26 	bl	8002bf8 <HAL_GPIO_WritePin>
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b2:	48b6      	ldr	r0, [pc, #728]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007b4:	f002 fa20 	bl	8002bf8 <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	2140      	movs	r1, #64	; 0x40
 80007bc:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007be:	f002 fa1b 	bl	8002bf8 <HAL_GPIO_WritePin>
 80007c2:	2200      	movs	r2, #0
 80007c4:	2120      	movs	r1, #32
 80007c6:	48b0      	ldr	r0, [pc, #704]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007c8:	f002 fa16 	bl	8002bf8 <HAL_GPIO_WritePin>
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007d2:	48af      	ldr	r0, [pc, #700]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007d4:	f002 fa10 	bl	8002bf8 <HAL_GPIO_WritePin>
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007de:	48ac      	ldr	r0, [pc, #688]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007e0:	f002 fa0a 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007e4:	2201      	movs	r2, #1
 80007e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ea:	48a7      	ldr	r0, [pc, #668]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007ec:	f002 fa04 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 80007f0:	e179      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007f2:	2200      	movs	r2, #0
 80007f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007f8:	48a4      	ldr	r0, [pc, #656]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007fa:	f002 f9fd 	bl	8002bf8 <HAL_GPIO_WritePin>
 80007fe:	2200      	movs	r2, #0
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	48a1      	ldr	r0, [pc, #644]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000804:	f002 f9f8 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8000808:	2201      	movs	r2, #1
 800080a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800080e:	489e      	ldr	r0, [pc, #632]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000810:	f002 f9f2 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000814:	2201      	movs	r2, #1
 8000816:	2120      	movs	r1, #32
 8000818:	489b      	ldr	r0, [pc, #620]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800081a:	f002 f9ed 	bl	8002bf8 <HAL_GPIO_WritePin>
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000824:	489a      	ldr	r0, [pc, #616]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000826:	f002 f9e7 	bl	8002bf8 <HAL_GPIO_WritePin>
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000830:	4897      	ldr	r0, [pc, #604]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000832:	f002 f9e1 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000836:	2201      	movs	r2, #1
 8000838:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083c:	4892      	ldr	r0, [pc, #584]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800083e:	f002 f9db 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000842:	e150      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084a:	488f      	ldr	r0, [pc, #572]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800084c:	f002 f9d4 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000856:	488d      	ldr	r0, [pc, #564]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000858:	f002 f9ce 	bl	8002bf8 <HAL_GPIO_WritePin>
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000862:	4889      	ldr	r0, [pc, #548]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000864:	f002 f9c8 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800086e:	4888      	ldr	r0, [pc, #544]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000870:	f002 f9c2 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000874:	2200      	movs	r2, #0
 8000876:	2120      	movs	r1, #32
 8000878:	4883      	ldr	r0, [pc, #524]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800087a:	f002 f9bd 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800087e:	2201      	movs	r2, #1
 8000880:	2140      	movs	r1, #64	; 0x40
 8000882:	4881      	ldr	r0, [pc, #516]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000884:	f002 f9b8 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088e:	4880      	ldr	r0, [pc, #512]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000890:	f002 f9b2 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000894:	e127      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089c:	487a      	ldr	r0, [pc, #488]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800089e:	f002 f9ab 	bl	8002bf8 <HAL_GPIO_WritePin>
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a8:	4878      	ldr	r0, [pc, #480]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80008aa:	f002 f9a5 	bl	8002bf8 <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	2140      	movs	r1, #64	; 0x40
 80008b2:	4875      	ldr	r0, [pc, #468]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008b4:	f002 f9a0 	bl	8002bf8 <HAL_GPIO_WritePin>
 80008b8:	2200      	movs	r2, #0
 80008ba:	2120      	movs	r1, #32
 80008bc:	4872      	ldr	r0, [pc, #456]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008be:	f002 f99b 	bl	8002bf8 <HAL_GPIO_WritePin>
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c8:	486f      	ldr	r0, [pc, #444]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008ca:	f002 f995 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008d4:	486e      	ldr	r0, [pc, #440]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008d6:	f002 f98f 	bl	8002bf8 <HAL_GPIO_WritePin>
 80008da:	2201      	movs	r2, #1
 80008dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e0:	486b      	ldr	r0, [pc, #428]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008e2:	f002 f989 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 80008e6:	e0fe      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ee:	4868      	ldr	r0, [pc, #416]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008f0:	f002 f982 	bl	8002bf8 <HAL_GPIO_WritePin>
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008fa:	4863      	ldr	r0, [pc, #396]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008fc:	f002 f97c 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000906:	4861      	ldr	r0, [pc, #388]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000908:	f002 f976 	bl	8002bf8 <HAL_GPIO_WritePin>
 800090c:	2200      	movs	r2, #0
 800090e:	2140      	movs	r1, #64	; 0x40
 8000910:	485d      	ldr	r0, [pc, #372]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000912:	f002 f971 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000916:	2201      	movs	r2, #1
 8000918:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800091c:	485a      	ldr	r0, [pc, #360]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800091e:	f002 f96b 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000922:	2201      	movs	r2, #1
 8000924:	2120      	movs	r1, #32
 8000926:	4858      	ldr	r0, [pc, #352]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000928:	f002 f966 	bl	8002bf8 <HAL_GPIO_WritePin>
 800092c:	2201      	movs	r2, #1
 800092e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000932:	4857      	ldr	r0, [pc, #348]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000934:	f002 f960 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000938:	e0d5      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800093a:	2200      	movs	r2, #0
 800093c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000940:	4851      	ldr	r0, [pc, #324]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000942:	f002 f959 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000946:	2200      	movs	r2, #0
 8000948:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800094c:	4850      	ldr	r0, [pc, #320]	; (8000a90 <_7SEG_SetNumber+0x350>)
 800094e:	f002 f953 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000952:	2200      	movs	r2, #0
 8000954:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000958:	484b      	ldr	r0, [pc, #300]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800095a:	f002 f94d 	bl	8002bf8 <HAL_GPIO_WritePin>
 800095e:	2200      	movs	r2, #0
 8000960:	2140      	movs	r1, #64	; 0x40
 8000962:	4849      	ldr	r0, [pc, #292]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000964:	f002 f948 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000968:	2200      	movs	r2, #0
 800096a:	2120      	movs	r1, #32
 800096c:	4846      	ldr	r0, [pc, #280]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800096e:	f002 f943 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8000972:	2201      	movs	r2, #1
 8000974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000978:	4844      	ldr	r0, [pc, #272]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 800097a:	f002 f93d 	bl	8002bf8 <HAL_GPIO_WritePin>
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000984:	4842      	ldr	r0, [pc, #264]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000986:	f002 f937 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 800098a:	e0ac      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000992:	483d      	ldr	r0, [pc, #244]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000994:	f002 f930 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	2140      	movs	r1, #64	; 0x40
 800099c:	483a      	ldr	r0, [pc, #232]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800099e:	f002 f92b 	bl	8002bf8 <HAL_GPIO_WritePin>
 80009a2:	2200      	movs	r2, #0
 80009a4:	2120      	movs	r1, #32
 80009a6:	4838      	ldr	r0, [pc, #224]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009a8:	f002 f926 	bl	8002bf8 <HAL_GPIO_WritePin>
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009b2:	4837      	ldr	r0, [pc, #220]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009b4:	f002 f920 	bl	8002bf8 <HAL_GPIO_WritePin>
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009be:	4834      	ldr	r0, [pc, #208]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009c0:	f002 f91a 	bl	8002bf8 <HAL_GPIO_WritePin>
 80009c4:	2200      	movs	r2, #0
 80009c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009ca:	482f      	ldr	r0, [pc, #188]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009cc:	f002 f914 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009d0:	2201      	movs	r2, #1
 80009d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d6:	482d      	ldr	r0, [pc, #180]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009d8:	f002 f90e 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 80009dc:	e083      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e4:	482a      	ldr	r0, [pc, #168]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009e6:	f002 f907 	bl	8002bf8 <HAL_GPIO_WritePin>
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f0:	4825      	ldr	r0, [pc, #148]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009f2:	f002 f901 	bl	8002bf8 <HAL_GPIO_WritePin>
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009fc:	4823      	ldr	r0, [pc, #140]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009fe:	f002 f8fb 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000a02:	2200      	movs	r2, #0
 8000a04:	2140      	movs	r1, #64	; 0x40
 8000a06:	4820      	ldr	r0, [pc, #128]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a08:	f002 f8f6 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	2120      	movs	r1, #32
 8000a10:	481d      	ldr	r0, [pc, #116]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a12:	f002 f8f1 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a1c:	481c      	ldr	r0, [pc, #112]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a1e:	f002 f8eb 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a28:	4817      	ldr	r0, [pc, #92]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a2a:	f002 f8e5 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000a2e:	e05a      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a30:	2200      	movs	r2, #0
 8000a32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a36:	4814      	ldr	r0, [pc, #80]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a38:	f002 f8de 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a42:	4812      	ldr	r0, [pc, #72]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000a44:	f002 f8d8 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2140      	movs	r1, #64	; 0x40
 8000a4c:	480e      	ldr	r0, [pc, #56]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a4e:	f002 f8d3 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000a52:	2200      	movs	r2, #0
 8000a54:	2120      	movs	r1, #32
 8000a56:	480c      	ldr	r0, [pc, #48]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a58:	f002 f8ce 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a62:	480b      	ldr	r0, [pc, #44]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a64:	f002 f8c8 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a6e:	4808      	ldr	r0, [pc, #32]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a70:	f002 f8c2 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a7a:	4803      	ldr	r0, [pc, #12]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a7c:	f002 f8bc 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000a80:	e031      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000a82:	bf00      	nop
 8000a84:	66666667 	.word	0x66666667
 8000a88:	40020c00 	.word	0x40020c00
 8000a8c:	40020000 	.word	0x40020000
 8000a90:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a94:	2200      	movs	r2, #0
 8000a96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a9a:	48c8      	ldr	r0, [pc, #800]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000a9c:	f002 f8ac 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa6:	48c6      	ldr	r0, [pc, #792]	; (8000dc0 <_7SEG_SetNumber+0x680>)
 8000aa8:	f002 f8a6 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	2140      	movs	r1, #64	; 0x40
 8000ab0:	48c2      	ldr	r0, [pc, #776]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ab2:	f002 f8a1 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2120      	movs	r1, #32
 8000aba:	48c0      	ldr	r0, [pc, #768]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000abc:	f002 f89c 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac6:	48bf      	ldr	r0, [pc, #764]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ac8:	f002 f896 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ad2:	48ba      	ldr	r0, [pc, #744]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ad4:	f002 f890 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ad8:	2201      	movs	r2, #1
 8000ada:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ade:	48b9      	ldr	r0, [pc, #740]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ae0:	f002 f88a 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000ae4:	bf00      	nop
		}

		if(dp == ON)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d105      	bne.n	8000af8 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000aec:	2200      	movs	r2, #0
 8000aee:	2180      	movs	r1, #128	; 0x80
 8000af0:	48b2      	ldr	r0, [pc, #712]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000af2:	f002 f881 	bl	8002bf8 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000af6:	e1ff      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f040 81fc 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000b00:	2201      	movs	r2, #1
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	48ad      	ldr	r0, [pc, #692]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000b06:	f002 f877 	bl	8002bf8 <HAL_GPIO_WritePin>
}
 8000b0a:	e1f5      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	f040 81f2 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	4bac      	ldr	r3, [pc, #688]	; (8000dc8 <_7SEG_SetNumber+0x688>)
 8000b18:	fb83 2301 	smull	r2, r3, r3, r1
 8000b1c:	109a      	asrs	r2, r3, #2
 8000b1e:	17cb      	asrs	r3, r1, #31
 8000b20:	1ad2      	subs	r2, r2, r3
 8000b22:	4613      	mov	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	1aca      	subs	r2, r1, r3
 8000b2c:	2a09      	cmp	r2, #9
 8000b2e:	f200 81d0 	bhi.w	8000ed2 <_7SEG_SetNumber+0x792>
 8000b32:	a301      	add	r3, pc, #4	; (adr r3, 8000b38 <_7SEG_SetNumber+0x3f8>)
 8000b34:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b38:	08000b61 	.word	0x08000b61
 8000b3c:	08000bb7 	.word	0x08000bb7
 8000b40:	08000c0d 	.word	0x08000c0d
 8000b44:	08000c63 	.word	0x08000c63
 8000b48:	08000cb9 	.word	0x08000cb9
 8000b4c:	08000d0f 	.word	0x08000d0f
 8000b50:	08000d65 	.word	0x08000d65
 8000b54:	08000dd1 	.word	0x08000dd1
 8000b58:	08000e27 	.word	0x08000e27
 8000b5c:	08000e7d 	.word	0x08000e7d
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b66:	4899      	ldr	r0, [pc, #612]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b68:	f002 f846 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b72:	4896      	ldr	r0, [pc, #600]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b74:	f002 f840 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b7e:	4893      	ldr	r0, [pc, #588]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b80:	f002 f83a 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8a:	4890      	ldr	r0, [pc, #576]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b8c:	f002 f834 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b96:	488d      	ldr	r0, [pc, #564]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b98:	f002 f82e 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ba2:	488a      	ldr	r0, [pc, #552]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ba4:	f002 f828 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bae:	4887      	ldr	r0, [pc, #540]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bb0:	f002 f822 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000bb4:	e18d      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bbc:	4883      	ldr	r0, [pc, #524]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bbe:	f002 f81b 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	4880      	ldr	r0, [pc, #512]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bca:	f002 f815 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bd4:	487d      	ldr	r0, [pc, #500]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bd6:	f002 f80f 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be0:	487a      	ldr	r0, [pc, #488]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000be2:	f002 f809 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000be6:	2201      	movs	r2, #1
 8000be8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bec:	4877      	ldr	r0, [pc, #476]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bee:	f002 f803 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf8:	4874      	ldr	r0, [pc, #464]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bfa:	f001 fffd 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c04:	4871      	ldr	r0, [pc, #452]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c06:	f001 fff7 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000c0a:	e162      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c12:	486e      	ldr	r0, [pc, #440]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c14:	f001 fff0 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c1e:	486b      	ldr	r0, [pc, #428]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c20:	f001 ffea 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2a:	4868      	ldr	r0, [pc, #416]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c2c:	f001 ffe4 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c36:	4865      	ldr	r0, [pc, #404]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c38:	f001 ffde 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c42:	4862      	ldr	r0, [pc, #392]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c44:	f001 ffd8 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c4e:	485f      	ldr	r0, [pc, #380]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c50:	f001 ffd2 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5a:	485c      	ldr	r0, [pc, #368]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c5c:	f001 ffcc 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000c60:	e137      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c68:	4858      	ldr	r0, [pc, #352]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c6a:	f001 ffc5 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c74:	4855      	ldr	r0, [pc, #340]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c76:	f001 ffbf 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c80:	4852      	ldr	r0, [pc, #328]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c82:	f001 ffb9 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000c86:	2200      	movs	r2, #0
 8000c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c8c:	484f      	ldr	r0, [pc, #316]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c8e:	f001 ffb3 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c98:	484c      	ldr	r0, [pc, #304]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c9a:	f001 ffad 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca4:	4849      	ldr	r0, [pc, #292]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ca6:	f001 ffa7 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000caa:	2201      	movs	r2, #1
 8000cac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb0:	4846      	ldr	r0, [pc, #280]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cb2:	f001 ffa1 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000cb6:	e10c      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cbe:	4843      	ldr	r0, [pc, #268]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cc0:	f001 ff9a 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cca:	4840      	ldr	r0, [pc, #256]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ccc:	f001 ff94 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cd6:	483d      	ldr	r0, [pc, #244]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cd8:	f001 ff8e 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ce2:	483a      	ldr	r0, [pc, #232]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ce4:	f001 ff88 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cee:	4837      	ldr	r0, [pc, #220]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cf0:	f001 ff82 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cfa:	4834      	ldr	r0, [pc, #208]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cfc:	f001 ff7c 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d00:	2201      	movs	r2, #1
 8000d02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d06:	4831      	ldr	r0, [pc, #196]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d08:	f001 ff76 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000d0c:	e0e1      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d14:	482d      	ldr	r0, [pc, #180]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d16:	f001 ff6f 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d20:	482a      	ldr	r0, [pc, #168]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d22:	f001 ff69 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d26:	2200      	movs	r2, #0
 8000d28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d2c:	4827      	ldr	r0, [pc, #156]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d2e:	f001 ff63 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d32:	2200      	movs	r2, #0
 8000d34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d38:	4824      	ldr	r0, [pc, #144]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d3a:	f001 ff5d 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d44:	4821      	ldr	r0, [pc, #132]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d46:	f001 ff57 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d50:	481e      	ldr	r0, [pc, #120]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d52:	f001 ff51 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d5c:	481b      	ldr	r0, [pc, #108]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d5e:	f001 ff4b 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000d62:	e0b6      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d64:	2200      	movs	r2, #0
 8000d66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d6a:	4818      	ldr	r0, [pc, #96]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d6c:	f001 ff44 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d70:	2200      	movs	r2, #0
 8000d72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d76:	4815      	ldr	r0, [pc, #84]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d78:	f001 ff3e 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d82:	4812      	ldr	r0, [pc, #72]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d84:	f001 ff38 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d8e:	480f      	ldr	r0, [pc, #60]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d90:	f001 ff32 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d9c:	f001 ff2c 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000da6:	4809      	ldr	r0, [pc, #36]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000da8:	f001 ff26 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000db4:	f001 ff20 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000db8:	e08b      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
 8000dba:	bf00      	nop
 8000dbc:	40020c00 	.word	0x40020c00
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	40020800 	.word	0x40020800
 8000dc8:	66666667 	.word	0x66666667
 8000dcc:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd6:	484a      	ldr	r0, [pc, #296]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dd8:	f001 ff0e 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de2:	4847      	ldr	r0, [pc, #284]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000de4:	f001 ff08 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000de8:	2200      	movs	r2, #0
 8000dea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dee:	4844      	ldr	r0, [pc, #272]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000df0:	f001 ff02 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000df4:	2200      	movs	r2, #0
 8000df6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dfa:	4841      	ldr	r0, [pc, #260]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dfc:	f001 fefc 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e06:	483e      	ldr	r0, [pc, #248]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e08:	f001 fef6 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e12:	483b      	ldr	r0, [pc, #236]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e14:	f001 fef0 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e1e:	4838      	ldr	r0, [pc, #224]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e20:	f001 feea 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000e24:	e055      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e2c:	4834      	ldr	r0, [pc, #208]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e2e:	f001 fee3 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e38:	4831      	ldr	r0, [pc, #196]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e3a:	f001 fedd 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e44:	482e      	ldr	r0, [pc, #184]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e46:	f001 fed7 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e50:	482b      	ldr	r0, [pc, #172]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e52:	f001 fed1 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e5c:	4828      	ldr	r0, [pc, #160]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e5e:	f001 fecb 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e68:	4825      	ldr	r0, [pc, #148]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e6a:	f001 fec5 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e74:	4822      	ldr	r0, [pc, #136]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e76:	f001 febf 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000e7a:	e02a      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e82:	481f      	ldr	r0, [pc, #124]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e84:	f001 feb8 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e8e:	481c      	ldr	r0, [pc, #112]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e90:	f001 feb2 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e9a:	4819      	ldr	r0, [pc, #100]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e9c:	f001 feac 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ea6:	4816      	ldr	r0, [pc, #88]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ea8:	f001 fea6 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eb2:	4813      	ldr	r0, [pc, #76]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000eb4:	f001 fea0 	bl	8002bf8 <HAL_GPIO_WritePin>
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	4810      	ldr	r0, [pc, #64]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ec0:	f001 fe9a 	bl	8002bf8 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eca:	480d      	ldr	r0, [pc, #52]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f001 fe94 	bl	8002bf8 <HAL_GPIO_WritePin>
				break;
 8000ed0:	bf00      	nop
		if(dp == ON)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d106      	bne.n	8000ee6 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ede:	4808      	ldr	r0, [pc, #32]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f001 fe8a 	bl	8002bf8 <HAL_GPIO_WritePin>
}
 8000ee4:	e008      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d105      	bne.n	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000eec:	2201      	movs	r2, #1
 8000eee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef2:	4803      	ldr	r0, [pc, #12]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ef4:	f001 fe80 	bl	8002bf8 <HAL_GPIO_WritePin>
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021000 	.word	0x40021000

08000f04 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	603b      	str	r3, [r7, #0]
 8000f0e:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <CLCD_GPIO_Init+0x98>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	4a22      	ldr	r2, [pc, #136]	; (8000f9c <CLCD_GPIO_Init+0x98>)
 8000f14:	f043 0310 	orr.w	r3, r3, #16
 8000f18:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1a:	4b20      	ldr	r3, [pc, #128]	; (8000f9c <CLCD_GPIO_Init+0x98>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	f003 0310 	and.w	r3, r3, #16
 8000f22:	603b      	str	r3, [r7, #0]
 8000f24:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f26:	2301      	movs	r3, #1
 8000f28:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4819      	ldr	r0, [pc, #100]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f3c:	f001 fca8 	bl	8002890 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000f40:	2302      	movs	r3, #2
 8000f42:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000f44:	1d3b      	adds	r3, r7, #4
 8000f46:	4619      	mov	r1, r3
 8000f48:	4815      	ldr	r0, [pc, #84]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f4a:	f001 fca1 	bl	8002890 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000f4e:	2304      	movs	r3, #4
 8000f50:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	4619      	mov	r1, r3
 8000f56:	4812      	ldr	r0, [pc, #72]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f58:	f001 fc9a 	bl	8002890 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000f5c:	2310      	movs	r3, #16
 8000f5e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	4619      	mov	r1, r3
 8000f64:	480e      	ldr	r0, [pc, #56]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f66:	f001 fc93 	bl	8002890 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f6a:	2320      	movs	r3, #32
 8000f6c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	4619      	mov	r1, r3
 8000f72:	480b      	ldr	r0, [pc, #44]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f74:	f001 fc8c 	bl	8002890 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f78:	2340      	movs	r3, #64	; 0x40
 8000f7a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4807      	ldr	r0, [pc, #28]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f82:	f001 fc85 	bl	8002890 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f86:	2380      	movs	r3, #128	; 0x80
 8000f88:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4804      	ldr	r0, [pc, #16]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f90:	f001 fc7e 	bl	8002890 <HAL_GPIO_Init>
}
 8000f94:	bf00      	nop
 8000f96:	3718      	adds	r7, #24
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	da04      	bge.n	8000fc0 <CLCD_Write_Instruction+0x1c>
 8000fb6:	4b5f      	ldr	r3, [pc, #380]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fbe:	e003      	b.n	8000fc8 <CLCD_Write_Instruction+0x24>
 8000fc0:	4b5c      	ldr	r3, [pc, #368]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000fc8:	4a5a      	ldr	r2, [pc, #360]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fca:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d004      	beq.n	8000fe0 <CLCD_Write_Instruction+0x3c>
 8000fd6:	4b57      	ldr	r3, [pc, #348]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fd8:	695b      	ldr	r3, [r3, #20]
 8000fda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fde:	e003      	b.n	8000fe8 <CLCD_Write_Instruction+0x44>
 8000fe0:	4b54      	ldr	r3, [pc, #336]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fe2:	695b      	ldr	r3, [r3, #20]
 8000fe4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000fe8:	4a52      	ldr	r2, [pc, #328]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fea:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	f003 0320 	and.w	r3, r3, #32
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d004      	beq.n	8001000 <CLCD_Write_Instruction+0x5c>
 8000ff6:	4b4f      	ldr	r3, [pc, #316]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000ff8:	695b      	ldr	r3, [r3, #20]
 8000ffa:	f043 0320 	orr.w	r3, r3, #32
 8000ffe:	e003      	b.n	8001008 <CLCD_Write_Instruction+0x64>
 8001000:	4b4c      	ldr	r3, [pc, #304]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001002:	695b      	ldr	r3, [r3, #20]
 8001004:	f023 0320 	bic.w	r3, r3, #32
 8001008:	4a4a      	ldr	r2, [pc, #296]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800100a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	f003 0310 	and.w	r3, r3, #16
 8001012:	2b00      	cmp	r3, #0
 8001014:	d004      	beq.n	8001020 <CLCD_Write_Instruction+0x7c>
 8001016:	4b47      	ldr	r3, [pc, #284]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	f043 0310 	orr.w	r3, r3, #16
 800101e:	e003      	b.n	8001028 <CLCD_Write_Instruction+0x84>
 8001020:	4b44      	ldr	r3, [pc, #272]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	f023 0310 	bic.w	r3, r3, #16
 8001028:	4a42      	ldr	r2, [pc, #264]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800102a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 800102c:	4b41      	ldr	r3, [pc, #260]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800102e:	695b      	ldr	r3, [r3, #20]
 8001030:	4a40      	ldr	r2, [pc, #256]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001032:	f023 0301 	bic.w	r3, r3, #1
 8001036:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001038:	4b3e      	ldr	r3, [pc, #248]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	4a3d      	ldr	r2, [pc, #244]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800103e:	f023 0302 	bic.w	r3, r3, #2
 8001042:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001044:	4b3b      	ldr	r3, [pc, #236]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001046:	695b      	ldr	r3, [r3, #20]
 8001048:	4a3a      	ldr	r2, [pc, #232]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800104a:	f023 0304 	bic.w	r3, r3, #4
 800104e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001050:	4b38      	ldr	r3, [pc, #224]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001052:	695b      	ldr	r3, [r3, #20]
 8001054:	4a37      	ldr	r2, [pc, #220]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001056:	f043 0304 	orr.w	r3, r3, #4
 800105a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800105c:	4b35      	ldr	r3, [pc, #212]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	4a34      	ldr	r2, [pc, #208]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001062:	f023 0304 	bic.w	r3, r3, #4
 8001066:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <CLCD_Write_Instruction+0xd8>
 8001072:	4b30      	ldr	r3, [pc, #192]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800107a:	e003      	b.n	8001084 <CLCD_Write_Instruction+0xe0>
 800107c:	4b2d      	ldr	r3, [pc, #180]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001084:	4a2b      	ldr	r2, [pc, #172]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001086:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	2b00      	cmp	r3, #0
 8001090:	d004      	beq.n	800109c <CLCD_Write_Instruction+0xf8>
 8001092:	4b28      	ldr	r3, [pc, #160]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800109a:	e003      	b.n	80010a4 <CLCD_Write_Instruction+0x100>
 800109c:	4b25      	ldr	r3, [pc, #148]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010a4:	4a23      	ldr	r2, [pc, #140]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010a6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d004      	beq.n	80010bc <CLCD_Write_Instruction+0x118>
 80010b2:	4b20      	ldr	r3, [pc, #128]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	f043 0320 	orr.w	r3, r3, #32
 80010ba:	e003      	b.n	80010c4 <CLCD_Write_Instruction+0x120>
 80010bc:	4b1d      	ldr	r3, [pc, #116]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	f023 0320 	bic.w	r3, r3, #32
 80010c4:	4a1b      	ldr	r2, [pc, #108]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010c6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d004      	beq.n	80010dc <CLCD_Write_Instruction+0x138>
 80010d2:	4b18      	ldr	r3, [pc, #96]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010d4:	695b      	ldr	r3, [r3, #20]
 80010d6:	f043 0310 	orr.w	r3, r3, #16
 80010da:	e003      	b.n	80010e4 <CLCD_Write_Instruction+0x140>
 80010dc:	4b15      	ldr	r3, [pc, #84]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	f023 0310 	bic.w	r3, r3, #16
 80010e4:	4a13      	ldr	r2, [pc, #76]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010e6:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	4a11      	ldr	r2, [pc, #68]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010ee:	f023 0301 	bic.w	r3, r3, #1
 80010f2:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	4a0e      	ldr	r2, [pc, #56]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010fa:	f023 0302 	bic.w	r3, r3, #2
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001106:	f023 0304 	bic.w	r3, r3, #4
 800110a:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	4a08      	ldr	r2, [pc, #32]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001112:	f043 0304 	orr.w	r3, r3, #4
 8001116:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	4a05      	ldr	r2, [pc, #20]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800111e:	f023 0304 	bic.w	r3, r3, #4
 8001122:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001124:	2001      	movs	r0, #1
 8001126:	f001 fa7d 	bl	8002624 <HAL_Delay>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000

08001138 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001146:	2b00      	cmp	r3, #0
 8001148:	da04      	bge.n	8001154 <CLCD_Write_Display+0x1c>
 800114a:	4b5f      	ldr	r3, [pc, #380]	; (80012c8 <CLCD_Write_Display+0x190>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001152:	e003      	b.n	800115c <CLCD_Write_Display+0x24>
 8001154:	4b5c      	ldr	r3, [pc, #368]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800115c:	4a5a      	ldr	r2, [pc, #360]	; (80012c8 <CLCD_Write_Display+0x190>)
 800115e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001166:	2b00      	cmp	r3, #0
 8001168:	d004      	beq.n	8001174 <CLCD_Write_Display+0x3c>
 800116a:	4b57      	ldr	r3, [pc, #348]	; (80012c8 <CLCD_Write_Display+0x190>)
 800116c:	695b      	ldr	r3, [r3, #20]
 800116e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001172:	e003      	b.n	800117c <CLCD_Write_Display+0x44>
 8001174:	4b54      	ldr	r3, [pc, #336]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800117c:	4a52      	ldr	r2, [pc, #328]	; (80012c8 <CLCD_Write_Display+0x190>)
 800117e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	f003 0320 	and.w	r3, r3, #32
 8001186:	2b00      	cmp	r3, #0
 8001188:	d004      	beq.n	8001194 <CLCD_Write_Display+0x5c>
 800118a:	4b4f      	ldr	r3, [pc, #316]	; (80012c8 <CLCD_Write_Display+0x190>)
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	f043 0320 	orr.w	r3, r3, #32
 8001192:	e003      	b.n	800119c <CLCD_Write_Display+0x64>
 8001194:	4b4c      	ldr	r3, [pc, #304]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	f023 0320 	bic.w	r3, r3, #32
 800119c:	4a4a      	ldr	r2, [pc, #296]	; (80012c8 <CLCD_Write_Display+0x190>)
 800119e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	f003 0310 	and.w	r3, r3, #16
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d004      	beq.n	80011b4 <CLCD_Write_Display+0x7c>
 80011aa:	4b47      	ldr	r3, [pc, #284]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	f043 0310 	orr.w	r3, r3, #16
 80011b2:	e003      	b.n	80011bc <CLCD_Write_Display+0x84>
 80011b4:	4b44      	ldr	r3, [pc, #272]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011b6:	695b      	ldr	r3, [r3, #20]
 80011b8:	f023 0310 	bic.w	r3, r3, #16
 80011bc:	4a42      	ldr	r2, [pc, #264]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011be:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80011c0:	4b41      	ldr	r3, [pc, #260]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011c2:	695b      	ldr	r3, [r3, #20]
 80011c4:	4a40      	ldr	r2, [pc, #256]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011cc:	4b3e      	ldr	r3, [pc, #248]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011ce:	695b      	ldr	r3, [r3, #20]
 80011d0:	4a3d      	ldr	r2, [pc, #244]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011d2:	f023 0302 	bic.w	r3, r3, #2
 80011d6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011d8:	4b3b      	ldr	r3, [pc, #236]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	4a3a      	ldr	r2, [pc, #232]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011de:	f023 0304 	bic.w	r3, r3, #4
 80011e2:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011e4:	4b38      	ldr	r3, [pc, #224]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011e6:	695b      	ldr	r3, [r3, #20]
 80011e8:	4a37      	ldr	r2, [pc, #220]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011ea:	f043 0304 	orr.w	r3, r3, #4
 80011ee:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011f0:	4b35      	ldr	r3, [pc, #212]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	4a34      	ldr	r2, [pc, #208]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011f6:	f023 0304 	bic.w	r3, r3, #4
 80011fa:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0308 	and.w	r3, r3, #8
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <CLCD_Write_Display+0xd8>
 8001206:	4b30      	ldr	r3, [pc, #192]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800120e:	e003      	b.n	8001218 <CLCD_Write_Display+0xe0>
 8001210:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001218:	4a2b      	ldr	r2, [pc, #172]	; (80012c8 <CLCD_Write_Display+0x190>)
 800121a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f003 0304 	and.w	r3, r3, #4
 8001222:	2b00      	cmp	r3, #0
 8001224:	d004      	beq.n	8001230 <CLCD_Write_Display+0xf8>
 8001226:	4b28      	ldr	r3, [pc, #160]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800122e:	e003      	b.n	8001238 <CLCD_Write_Display+0x100>
 8001230:	4b25      	ldr	r3, [pc, #148]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001232:	695b      	ldr	r3, [r3, #20]
 8001234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001238:	4a23      	ldr	r2, [pc, #140]	; (80012c8 <CLCD_Write_Display+0x190>)
 800123a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d004      	beq.n	8001250 <CLCD_Write_Display+0x118>
 8001246:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	f043 0320 	orr.w	r3, r3, #32
 800124e:	e003      	b.n	8001258 <CLCD_Write_Display+0x120>
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	f023 0320 	bic.w	r3, r3, #32
 8001258:	4a1b      	ldr	r2, [pc, #108]	; (80012c8 <CLCD_Write_Display+0x190>)
 800125a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	2b00      	cmp	r3, #0
 8001264:	d004      	beq.n	8001270 <CLCD_Write_Display+0x138>
 8001266:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	e003      	b.n	8001278 <CLCD_Write_Display+0x140>
 8001270:	4b15      	ldr	r3, [pc, #84]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001272:	695b      	ldr	r3, [r3, #20]
 8001274:	f023 0310 	bic.w	r3, r3, #16
 8001278:	4a13      	ldr	r2, [pc, #76]	; (80012c8 <CLCD_Write_Display+0x190>)
 800127a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800127c:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <CLCD_Write_Display+0x190>)
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	4a11      	ldr	r2, [pc, #68]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001288:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <CLCD_Write_Display+0x190>)
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	4a0e      	ldr	r2, [pc, #56]	; (80012c8 <CLCD_Write_Display+0x190>)
 800128e:	f023 0302 	bic.w	r3, r3, #2
 8001292:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001294:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	4a0b      	ldr	r2, [pc, #44]	; (80012c8 <CLCD_Write_Display+0x190>)
 800129a:	f023 0304 	bic.w	r3, r3, #4
 800129e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	4a08      	ldr	r2, [pc, #32]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012a6:	f043 0304 	orr.w	r3, r3, #4
 80012aa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	4a05      	ldr	r2, [pc, #20]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012b2:	f023 0304 	bic.w	r3, r3, #4
 80012b6:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 80012b8:	2001      	movs	r0, #1
 80012ba:	f001 f9b3 	bl	8002624 <HAL_Delay>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000

080012cc <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	460a      	mov	r2, r1
 80012d6:	71fb      	strb	r3, [r7, #7]
 80012d8:	4613      	mov	r3, r2
 80012da:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80012dc:	79bb      	ldrb	r3, [r7, #6]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d002      	beq.n	80012e8 <CLCD_Gotoxy+0x1c>
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d007      	beq.n	80012f6 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80012e6:	e00d      	b.n	8001304 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	3b80      	subs	r3, #128	; 0x80
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fe58 	bl	8000fa4 <CLCD_Write_Instruction>
 80012f4:	e006      	b.n	8001304 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	3b40      	subs	r3, #64	; 0x40
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe51 	bl	8000fa4 <CLCD_Write_Instruction>
 8001302:	bf00      	nop
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	603a      	str	r2, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	460b      	mov	r3, r1
 800131a:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8001320:	79ba      	ldrb	r2, [r7, #6]
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ffd0 	bl	80012cc <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff feff 	bl	8001138 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	3301      	adds	r3, #1
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	683a      	ldr	r2, [r7, #0]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4413      	add	r3, r2
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1ef      	bne.n	800132c <CLCD_Puts+0x20>
}
 800134c:	bf00      	nop
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <CLCD_Init>:

void CLCD_Init(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 800135a:	2064      	movs	r0, #100	; 0x64
 800135c:	f001 f962 	bl	8002624 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001360:	2028      	movs	r0, #40	; 0x28
 8001362:	f7ff fe1f 	bl	8000fa4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001366:	200a      	movs	r0, #10
 8001368:	f001 f95c 	bl	8002624 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800136c:	2028      	movs	r0, #40	; 0x28
 800136e:	f7ff fe19 	bl	8000fa4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001372:	200a      	movs	r0, #10
 8001374:	f001 f956 	bl	8002624 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001378:	200c      	movs	r0, #12
 800137a:	f7ff fe13 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800137e:	2006      	movs	r0, #6
 8001380:	f7ff fe10 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001384:	2002      	movs	r0, #2
 8001386:	f7ff fe0d 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff fe0a 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001390:	2001      	movs	r0, #1
 8001392:	f7ff fe07 	bl	8000fa4 <CLCD_Write_Instruction>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}

0800139a <CLCD_Clear>:

void CLCD_Clear(void)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800139e:	2001      	movs	r0, #1
 80013a0:	f7ff fe00 	bl	8000fa4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 80013a4:	200a      	movs	r0, #10
 80013a6:	f001 f93d 	bl	8002624 <HAL_Delay>
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <button1_start>:
#include "easyMacros.h"

extern Button button1;
extern CLCD clcd;

void button1_start() {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
	button1.hold_milisecond = 0;
 80013b4:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <button1_start+0x30>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	605a      	str	r2, [r3, #4]
	button1.valuecycle_milisecond = 0;
 80013ba:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <button1_start+0x30>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
	button1.state = MEASURE_HOLD;
 80013c0:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <button1_start+0x30>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	731a      	strb	r2, [r3, #12]
	button1.value++;
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <button1_start+0x30>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	3301      	adds	r3, #1
 80013cc:	4a04      	ldr	r2, [pc, #16]	; (80013e0 <button1_start+0x30>)
 80013ce:	6013      	str	r3, [r2, #0]

	beep_buzzer(30, LOW);
 80013d0:	f643 2198 	movw	r1, #15000	; 0x3a98
 80013d4:	201e      	movs	r0, #30
 80013d6:	f000 f98f 	bl	80016f8 <beep_buzzer>
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000164 	.word	0x20000164

080013e4 <button1_show_press_time>:

void button1_show_press_time() {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af02      	add	r7, sp, #8
	sprintf(clcd.str1, "%4d%4d %4d%3d",
 80013ea:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <button1_show_press_time+0x34>)
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	4b0a      	ldr	r3, [pc, #40]	; (8001418 <button1_show_press_time+0x34>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80013f8:	9300      	str	r3, [sp, #0]
 80013fa:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80013fe:	4907      	ldr	r1, [pc, #28]	; (800141c <button1_show_press_time+0x38>)
 8001400:	4807      	ldr	r0, [pc, #28]	; (8001420 <button1_show_press_time+0x3c>)
 8001402:	f003 f96d 	bl	80046e0 <siprintf>
			button1.hold_milisecond,
			SHORT_MID_BOUNDARY_TIME,
			MID_LONG_BOUNDARY_TIME,
			button1.value);

	CLCD_Puts(0, 0, clcd.str1);
 8001406:	4a06      	ldr	r2, [pc, #24]	; (8001420 <button1_show_press_time+0x3c>)
 8001408:	2100      	movs	r1, #0
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff ff7e 	bl	800130c <CLCD_Puts>
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000164 	.word	0x20000164
 800141c:	08004fd4 	.word	0x08004fd4
 8001420:	200000a8 	.word	0x200000a8

08001424 <button1_measure_hold>:

void button1_measure_hold() {
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8001428:	4b18      	ldr	r3, [pc, #96]	; (800148c <button1_measure_hold+0x68>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001430:	dc03      	bgt.n	800143a <button1_measure_hold+0x16>
	{
		                                    button1.state = SHORT_HOLD;
 8001432:	4b16      	ldr	r3, [pc, #88]	; (800148c <button1_measure_hold+0x68>)
 8001434:	2202      	movs	r2, #2
 8001436:	731a      	strb	r2, [r3, #12]
 8001438:	e024      	b.n	8001484 <button1_measure_hold+0x60>
	}
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 800143a:	4b14      	ldr	r3, [pc, #80]	; (800148c <button1_measure_hold+0x68>)
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001442:	4293      	cmp	r3, r2
 8001444:	dc0f      	bgt.n	8001466 <button1_measure_hold+0x42>
	{
		if(button1.state == SHORT_HOLD)     button1.state = SHORT_MID_THRESHOLD;
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <button1_measure_hold+0x68>)
 8001448:	7b1b      	ldrb	r3, [r3, #12]
 800144a:	2b02      	cmp	r3, #2
 800144c:	d103      	bne.n	8001456 <button1_measure_hold+0x32>
 800144e:	4b0f      	ldr	r3, [pc, #60]	; (800148c <button1_measure_hold+0x68>)
 8001450:	2203      	movs	r2, #3
 8001452:	731a      	strb	r2, [r3, #12]
 8001454:	e016      	b.n	8001484 <button1_measure_hold+0x60>
		else if(button1.state == MID_HOLD)  button1.state = MID_HOLD;
 8001456:	4b0d      	ldr	r3, [pc, #52]	; (800148c <button1_measure_hold+0x68>)
 8001458:	7b1b      	ldrb	r3, [r3, #12]
 800145a:	2b04      	cmp	r3, #4
 800145c:	d112      	bne.n	8001484 <button1_measure_hold+0x60>
 800145e:	4b0b      	ldr	r3, [pc, #44]	; (800148c <button1_measure_hold+0x68>)
 8001460:	2204      	movs	r2, #4
 8001462:	731a      	strb	r2, [r3, #12]
 8001464:	e00e      	b.n	8001484 <button1_measure_hold+0x60>
	}
	else
	{
		if(button1.state == MID_HOLD)       button1.state = MID_LONG_THRESHOLD;
 8001466:	4b09      	ldr	r3, [pc, #36]	; (800148c <button1_measure_hold+0x68>)
 8001468:	7b1b      	ldrb	r3, [r3, #12]
 800146a:	2b04      	cmp	r3, #4
 800146c:	d103      	bne.n	8001476 <button1_measure_hold+0x52>
 800146e:	4b07      	ldr	r3, [pc, #28]	; (800148c <button1_measure_hold+0x68>)
 8001470:	2205      	movs	r2, #5
 8001472:	731a      	strb	r2, [r3, #12]
 8001474:	e006      	b.n	8001484 <button1_measure_hold+0x60>
		else if(button1.state == LONG_HOLD) button1.state = LONG_HOLD;
 8001476:	4b05      	ldr	r3, [pc, #20]	; (800148c <button1_measure_hold+0x68>)
 8001478:	7b1b      	ldrb	r3, [r3, #12]
 800147a:	2b06      	cmp	r3, #6
 800147c:	d102      	bne.n	8001484 <button1_measure_hold+0x60>
 800147e:	4b03      	ldr	r3, [pc, #12]	; (800148c <button1_measure_hold+0x68>)
 8001480:	2206      	movs	r2, #6
 8001482:	731a      	strb	r2, [r3, #12]
	}

	button1_increase_value_by_hold_state();
 8001484:	f000 f804 	bl	8001490 <button1_increase_value_by_hold_state>
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000164 	.word	0x20000164

08001490 <button1_increase_value_by_hold_state>:

void button1_increase_value_by_hold_state() {
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
	if(button1.state == SHORT_HOLD) {
 8001494:	4b19      	ldr	r3, [pc, #100]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 8001496:	7b1b      	ldrb	r3, [r3, #12]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d02a      	beq.n	80014f2 <button1_increase_value_by_hold_state+0x62>
		;
	}
	else if(button1.state == MID_HOLD) {
 800149c:	4b17      	ldr	r3, [pc, #92]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 800149e:	7b1b      	ldrb	r3, [r3, #12]
 80014a0:	2b04      	cmp	r3, #4
 80014a2:	d111      	bne.n	80014c8 <button1_increase_value_by_hold_state+0x38>
		button1.valuecycle_milisecond++;
 80014a4:	4b15      	ldr	r3, [pc, #84]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	3301      	adds	r3, #1
 80014aa:	4a14      	ldr	r2, [pc, #80]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014ac:	6093      	str	r3, [r2, #8]
		if(button1.valuecycle_milisecond >= MID_HOLD_CYCLE_TIME) {
 80014ae:	4b13      	ldr	r3, [pc, #76]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	2b95      	cmp	r3, #149	; 0x95
 80014b4:	dd1d      	ble.n	80014f2 <button1_increase_value_by_hold_state+0x62>
			button1.valuecycle_milisecond = 0;
 80014b6:	4b11      	ldr	r3, [pc, #68]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
			button1.value++;
 80014bc:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	3301      	adds	r3, #1
 80014c2:	4a0e      	ldr	r2, [pc, #56]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014c4:	6013      	str	r3, [r2, #0]
		if(button1.valuecycle_milisecond >= LONG_HOLD_CYCLE_TIME) {
			button1.valuecycle_milisecond = 0;
			button1.value++;
		}
	}
}
 80014c6:	e014      	b.n	80014f2 <button1_increase_value_by_hold_state+0x62>
	else if(button1.state == LONG_HOLD){
 80014c8:	4b0c      	ldr	r3, [pc, #48]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014ca:	7b1b      	ldrb	r3, [r3, #12]
 80014cc:	2b06      	cmp	r3, #6
 80014ce:	d110      	bne.n	80014f2 <button1_increase_value_by_hold_state+0x62>
		button1.valuecycle_milisecond++;
 80014d0:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	3301      	adds	r3, #1
 80014d6:	4a09      	ldr	r2, [pc, #36]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014d8:	6093      	str	r3, [r2, #8]
		if(button1.valuecycle_milisecond >= LONG_HOLD_CYCLE_TIME) {
 80014da:	4b08      	ldr	r3, [pc, #32]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	2b13      	cmp	r3, #19
 80014e0:	dd07      	ble.n	80014f2 <button1_increase_value_by_hold_state+0x62>
			button1.valuecycle_milisecond = 0;
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
			button1.value++;
 80014e8:	4b04      	ldr	r3, [pc, #16]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	3301      	adds	r3, #1
 80014ee:	4a03      	ldr	r2, [pc, #12]	; (80014fc <button1_increase_value_by_hold_state+0x6c>)
 80014f0:	6013      	str	r3, [r2, #0]
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	20000164 	.word	0x20000164

08001500 <button1_short_hold>:

void button1_short_hold() {
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	button1_show_press_time();
 8001504:	f7ff ff6e 	bl	80013e4 <button1_show_press_time>

	sprintf(clcd.str2, "SHORT HOLD      ");
 8001508:	4905      	ldr	r1, [pc, #20]	; (8001520 <button1_short_hold+0x20>)
 800150a:	4806      	ldr	r0, [pc, #24]	; (8001524 <button1_short_hold+0x24>)
 800150c:	f003 f8e8 	bl	80046e0 <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8001510:	4a04      	ldr	r2, [pc, #16]	; (8001524 <button1_short_hold+0x24>)
 8001512:	2101      	movs	r1, #1
 8001514:	2000      	movs	r0, #0
 8001516:	f7ff fef9 	bl	800130c <CLCD_Puts>
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	08004fe4 	.word	0x08004fe4
 8001524:	200000b8 	.word	0x200000b8

08001528 <button1_short_mid_threshold>:

void button1_short_mid_threshold() {
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
	button1.state = MID_HOLD;
 800152c:	4b04      	ldr	r3, [pc, #16]	; (8001540 <button1_short_mid_threshold+0x18>)
 800152e:	2204      	movs	r2, #4
 8001530:	731a      	strb	r2, [r3, #12]

	beep_buzzer(30, MID);
 8001532:	f242 7110 	movw	r1, #10000	; 0x2710
 8001536:	201e      	movs	r0, #30
 8001538:	f000 f8de 	bl	80016f8 <beep_buzzer>
}
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000164 	.word	0x20000164

08001544 <button1_mid_hold>:

void button1_mid_hold() {
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	button1_show_press_time();
 8001548:	f7ff ff4c 	bl	80013e4 <button1_show_press_time>

	sprintf(clcd.str2, "MID HOLD        ");
 800154c:	4905      	ldr	r1, [pc, #20]	; (8001564 <button1_mid_hold+0x20>)
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <button1_mid_hold+0x24>)
 8001550:	f003 f8c6 	bl	80046e0 <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8001554:	4a04      	ldr	r2, [pc, #16]	; (8001568 <button1_mid_hold+0x24>)
 8001556:	2101      	movs	r1, #1
 8001558:	2000      	movs	r0, #0
 800155a:	f7ff fed7 	bl	800130c <CLCD_Puts>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	08004ff8 	.word	0x08004ff8
 8001568:	200000b8 	.word	0x200000b8

0800156c <button1_mid_long_threshold>:

void button1_mid_long_threshold() {
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	button1.state = LONG_HOLD;
 8001570:	4b04      	ldr	r3, [pc, #16]	; (8001584 <button1_mid_long_threshold+0x18>)
 8001572:	2206      	movs	r2, #6
 8001574:	731a      	strb	r2, [r3, #12]

	beep_buzzer(30, HIGH);
 8001576:	f641 514c 	movw	r1, #7500	; 0x1d4c
 800157a:	201e      	movs	r0, #30
 800157c:	f000 f8bc 	bl	80016f8 <beep_buzzer>
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000164 	.word	0x20000164

08001588 <button1_long_hold>:

void button1_long_hold() {
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	button1_show_press_time();
 800158c:	f7ff ff2a 	bl	80013e4 <button1_show_press_time>

	sprintf(clcd.str2, "LONG HOLD       ");
 8001590:	4905      	ldr	r1, [pc, #20]	; (80015a8 <button1_long_hold+0x20>)
 8001592:	4806      	ldr	r0, [pc, #24]	; (80015ac <button1_long_hold+0x24>)
 8001594:	f003 f8a4 	bl	80046e0 <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8001598:	4a04      	ldr	r2, [pc, #16]	; (80015ac <button1_long_hold+0x24>)
 800159a:	2101      	movs	r1, #1
 800159c:	2000      	movs	r0, #0
 800159e:	f7ff feb5 	bl	800130c <CLCD_Puts>
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	0800500c 	.word	0x0800500c
 80015ac:	200000b8 	.word	0x200000b8

080015b0 <button1_measure_release>:

void button1_measure_release() {
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button1.state = SHORT_RELEASE;
 80015b4:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <button1_measure_release+0x3c>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80015bc:	dc03      	bgt.n	80015c6 <button1_measure_release+0x16>
 80015be:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <button1_measure_release+0x3c>)
 80015c0:	2208      	movs	r2, #8
 80015c2:	731a      	strb	r2, [r3, #12]
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button1.state = MID_RELEASE;
	else                                                         button1.state = LONG_RELEASE;
}
 80015c4:	e00c      	b.n	80015e0 <button1_measure_release+0x30>
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button1.state = MID_RELEASE;
 80015c6:	4b09      	ldr	r3, [pc, #36]	; (80015ec <button1_measure_release+0x3c>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80015ce:	4293      	cmp	r3, r2
 80015d0:	dc03      	bgt.n	80015da <button1_measure_release+0x2a>
 80015d2:	4b06      	ldr	r3, [pc, #24]	; (80015ec <button1_measure_release+0x3c>)
 80015d4:	2209      	movs	r2, #9
 80015d6:	731a      	strb	r2, [r3, #12]
}
 80015d8:	e002      	b.n	80015e0 <button1_measure_release+0x30>
	else                                                         button1.state = LONG_RELEASE;
 80015da:	4b04      	ldr	r3, [pc, #16]	; (80015ec <button1_measure_release+0x3c>)
 80015dc:	220a      	movs	r2, #10
 80015de:	731a      	strb	r2, [r3, #12]
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	20000164 	.word	0x20000164

080015f0 <button1_short_release>:

void button1_short_release() {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	button1_show_press_time();
 80015f4:	f7ff fef6 	bl	80013e4 <button1_show_press_time>

	sprintf(clcd.str2, "SHORT RELEASE   ");
 80015f8:	490f      	ldr	r1, [pc, #60]	; (8001638 <button1_short_release+0x48>)
 80015fa:	4810      	ldr	r0, [pc, #64]	; (800163c <button1_short_release+0x4c>)
 80015fc:	f003 f870 	bl	80046e0 <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8001600:	4a0e      	ldr	r2, [pc, #56]	; (800163c <button1_short_release+0x4c>)
 8001602:	2101      	movs	r1, #1
 8001604:	2000      	movs	r0, #0
 8001606:	f7ff fe81 	bl	800130c <CLCD_Puts>

	R_RED_LED_TOGGLE();
 800160a:	2140      	movs	r1, #64	; 0x40
 800160c:	480c      	ldr	r0, [pc, #48]	; (8001640 <button1_short_release+0x50>)
 800160e:	f001 fadb 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001612:	4603      	mov	r3, r0
 8001614:	2b01      	cmp	r3, #1
 8001616:	d105      	bne.n	8001624 <button1_short_release+0x34>
 8001618:	2200      	movs	r2, #0
 800161a:	2140      	movs	r1, #64	; 0x40
 800161c:	4808      	ldr	r0, [pc, #32]	; (8001640 <button1_short_release+0x50>)
 800161e:	f001 faeb 	bl	8002bf8 <HAL_GPIO_WritePin>
 8001622:	e004      	b.n	800162e <button1_short_release+0x3e>
 8001624:	2201      	movs	r2, #1
 8001626:	2140      	movs	r1, #64	; 0x40
 8001628:	4805      	ldr	r0, [pc, #20]	; (8001640 <button1_short_release+0x50>)
 800162a:	f001 fae5 	bl	8002bf8 <HAL_GPIO_WritePin>

	button1.state = NONE;
 800162e:	4b05      	ldr	r3, [pc, #20]	; (8001644 <button1_short_release+0x54>)
 8001630:	2200      	movs	r2, #0
 8001632:	731a      	strb	r2, [r3, #12]
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	08005020 	.word	0x08005020
 800163c:	200000b8 	.word	0x200000b8
 8001640:	40020800 	.word	0x40020800
 8001644:	20000164 	.word	0x20000164

08001648 <button1_mid_release>:

void button1_mid_release() {
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
	button1_show_press_time();
 800164c:	f7ff feca 	bl	80013e4 <button1_show_press_time>

	sprintf(clcd.str2, "MID RELEASE     ");
 8001650:	490f      	ldr	r1, [pc, #60]	; (8001690 <button1_mid_release+0x48>)
 8001652:	4810      	ldr	r0, [pc, #64]	; (8001694 <button1_mid_release+0x4c>)
 8001654:	f003 f844 	bl	80046e0 <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8001658:	4a0e      	ldr	r2, [pc, #56]	; (8001694 <button1_mid_release+0x4c>)
 800165a:	2101      	movs	r1, #1
 800165c:	2000      	movs	r0, #0
 800165e:	f7ff fe55 	bl	800130c <CLCD_Puts>

	R_GREEN_LED_TOGGLE();
 8001662:	2120      	movs	r1, #32
 8001664:	480c      	ldr	r0, [pc, #48]	; (8001698 <button1_mid_release+0x50>)
 8001666:	f001 faaf 	bl	8002bc8 <HAL_GPIO_ReadPin>
 800166a:	4603      	mov	r3, r0
 800166c:	2b01      	cmp	r3, #1
 800166e:	d105      	bne.n	800167c <button1_mid_release+0x34>
 8001670:	2200      	movs	r2, #0
 8001672:	2120      	movs	r1, #32
 8001674:	4808      	ldr	r0, [pc, #32]	; (8001698 <button1_mid_release+0x50>)
 8001676:	f001 fabf 	bl	8002bf8 <HAL_GPIO_WritePin>
 800167a:	e004      	b.n	8001686 <button1_mid_release+0x3e>
 800167c:	2201      	movs	r2, #1
 800167e:	2120      	movs	r1, #32
 8001680:	4805      	ldr	r0, [pc, #20]	; (8001698 <button1_mid_release+0x50>)
 8001682:	f001 fab9 	bl	8002bf8 <HAL_GPIO_WritePin>

	button1.state = NONE;
 8001686:	4b05      	ldr	r3, [pc, #20]	; (800169c <button1_mid_release+0x54>)
 8001688:	2200      	movs	r2, #0
 800168a:	731a      	strb	r2, [r3, #12]
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}
 8001690:	08005034 	.word	0x08005034
 8001694:	200000b8 	.word	0x200000b8
 8001698:	40020400 	.word	0x40020400
 800169c:	20000164 	.word	0x20000164

080016a0 <button1_long_release>:

void button1_long_release() {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	button1_show_press_time();
 80016a4:	f7ff fe9e 	bl	80013e4 <button1_show_press_time>

	sprintf(clcd.str2, "LONG RELEASE    ");
 80016a8:	490f      	ldr	r1, [pc, #60]	; (80016e8 <button1_long_release+0x48>)
 80016aa:	4810      	ldr	r0, [pc, #64]	; (80016ec <button1_long_release+0x4c>)
 80016ac:	f003 f818 	bl	80046e0 <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 80016b0:	4a0e      	ldr	r2, [pc, #56]	; (80016ec <button1_long_release+0x4c>)
 80016b2:	2101      	movs	r1, #1
 80016b4:	2000      	movs	r0, #0
 80016b6:	f7ff fe29 	bl	800130c <CLCD_Puts>

	R_BLUE_LED_TOGGLE();
 80016ba:	2101      	movs	r1, #1
 80016bc:	480c      	ldr	r0, [pc, #48]	; (80016f0 <button1_long_release+0x50>)
 80016be:	f001 fa83 	bl	8002bc8 <HAL_GPIO_ReadPin>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d105      	bne.n	80016d4 <button1_long_release+0x34>
 80016c8:	2200      	movs	r2, #0
 80016ca:	2101      	movs	r1, #1
 80016cc:	4808      	ldr	r0, [pc, #32]	; (80016f0 <button1_long_release+0x50>)
 80016ce:	f001 fa93 	bl	8002bf8 <HAL_GPIO_WritePin>
 80016d2:	e004      	b.n	80016de <button1_long_release+0x3e>
 80016d4:	2201      	movs	r2, #1
 80016d6:	2101      	movs	r1, #1
 80016d8:	4805      	ldr	r0, [pc, #20]	; (80016f0 <button1_long_release+0x50>)
 80016da:	f001 fa8d 	bl	8002bf8 <HAL_GPIO_WritePin>

	button1.state = NONE;
 80016de:	4b05      	ldr	r3, [pc, #20]	; (80016f4 <button1_long_release+0x54>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	731a      	strb	r2, [r3, #12]
}
 80016e4:	bf00      	nop
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	08005048 	.word	0x08005048
 80016ec:	200000b8 	.word	0x200000b8
 80016f0:	40020400 	.word	0x40020400
 80016f4:	20000164 	.word	0x20000164

080016f8 <beep_buzzer>:
#include "tim.h"
#include "buzzer.h"

extern Buzzer buzzer;

void beep_buzzer(int beep_milisecond, Tone tone) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	460b      	mov	r3, r1
 8001702:	807b      	strh	r3, [r7, #2]
	// ready
	buzzer.beep_milisecond = beep_milisecond;
 8001704:	4a0a      	ldr	r2, [pc, #40]	; (8001730 <beep_buzzer+0x38>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6053      	str	r3, [r2, #4]
	buzzer.state = BEEP;
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <beep_buzzer+0x38>)
 800170c:	2201      	movs	r2, #1
 800170e:	721a      	strb	r2, [r3, #8]
	buzzer.tone = tone;
 8001710:	4a07      	ldr	r2, [pc, #28]	; (8001730 <beep_buzzer+0x38>)
 8001712:	887b      	ldrh	r3, [r7, #2]
 8001714:	8153      	strh	r3, [r2, #10]

	// running
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001716:	2100      	movs	r1, #0
 8001718:	4806      	ldr	r0, [pc, #24]	; (8001734 <beep_buzzer+0x3c>)
 800171a:	f002 f81d 	bl	8003758 <HAL_TIM_PWM_Start>
	TIM2->PSC = buzzer.tone;
 800171e:	4b04      	ldr	r3, [pc, #16]	; (8001730 <beep_buzzer+0x38>)
 8001720:	895a      	ldrh	r2, [r3, #10]
 8001722:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001726:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000174 	.word	0x20000174
 8001734:	20000184 	.word	0x20000184

08001738 <beep_buzzer_check>:

void beep_buzzer_check() {
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	// stop
	if(buzzer.running_milisecond > buzzer.beep_milisecond) {
 800173c:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <beep_buzzer_check+0x30>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b09      	ldr	r3, [pc, #36]	; (8001768 <beep_buzzer_check+0x30>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	429a      	cmp	r2, r3
 8001746:	dd0c      	ble.n	8001762 <beep_buzzer_check+0x2a>
		buzzer.running_milisecond = 0;
 8001748:	4b07      	ldr	r3, [pc, #28]	; (8001768 <beep_buzzer_check+0x30>)
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
		buzzer.beep_milisecond = 0;
 800174e:	4b06      	ldr	r3, [pc, #24]	; (8001768 <beep_buzzer_check+0x30>)
 8001750:	2200      	movs	r2, #0
 8001752:	605a      	str	r2, [r3, #4]
		buzzer.state = OFF;
 8001754:	4b04      	ldr	r3, [pc, #16]	; (8001768 <beep_buzzer_check+0x30>)
 8001756:	2200      	movs	r2, #0
 8001758:	721a      	strb	r2, [r3, #8]

		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800175a:	2100      	movs	r1, #0
 800175c:	4803      	ldr	r0, [pc, #12]	; (800176c <beep_buzzer_check+0x34>)
 800175e:	f002 f8c3 	bl	80038e8 <HAL_TIM_PWM_Stop>
	}
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000174 	.word	0x20000174
 800176c:	20000184 	.word	0x20000184

08001770 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08c      	sub	sp, #48	; 0x30
 8001774:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001776:	f107 031c 	add.w	r3, r7, #28
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
 8001784:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	61bb      	str	r3, [r7, #24]
 800178a:	4b72      	ldr	r3, [pc, #456]	; (8001954 <MX_GPIO_Init+0x1e4>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a71      	ldr	r2, [pc, #452]	; (8001954 <MX_GPIO_Init+0x1e4>)
 8001790:	f043 0310 	orr.w	r3, r3, #16
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b6f      	ldr	r3, [pc, #444]	; (8001954 <MX_GPIO_Init+0x1e4>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0310 	and.w	r3, r3, #16
 800179e:	61bb      	str	r3, [r7, #24]
 80017a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
 80017a6:	4b6b      	ldr	r3, [pc, #428]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a6a      	ldr	r2, [pc, #424]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017ac:	f043 0304 	orr.w	r3, r3, #4
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b68      	ldr	r3, [pc, #416]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f003 0304 	and.w	r3, r3, #4
 80017ba:	617b      	str	r3, [r7, #20]
 80017bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	4b64      	ldr	r3, [pc, #400]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a63      	ldr	r2, [pc, #396]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b61      	ldr	r3, [pc, #388]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	4b5d      	ldr	r3, [pc, #372]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	4a5c      	ldr	r2, [pc, #368]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ea:	4b5a      	ldr	r3, [pc, #360]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	4b56      	ldr	r3, [pc, #344]	; (8001954 <MX_GPIO_Init+0x1e4>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	4a55      	ldr	r2, [pc, #340]	; (8001954 <MX_GPIO_Init+0x1e4>)
 8001800:	f043 0302 	orr.w	r3, r3, #2
 8001804:	6313      	str	r3, [r2, #48]	; 0x30
 8001806:	4b53      	ldr	r3, [pc, #332]	; (8001954 <MX_GPIO_Init+0x1e4>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	60bb      	str	r3, [r7, #8]
 8001810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	4b4f      	ldr	r3, [pc, #316]	; (8001954 <MX_GPIO_Init+0x1e4>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a4e      	ldr	r2, [pc, #312]	; (8001954 <MX_GPIO_Init+0x1e4>)
 800181c:	f043 0308 	orr.w	r3, r3, #8
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b4c      	ldr	r3, [pc, #304]	; (8001954 <MX_GPIO_Init+0x1e4>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800182e:	2200      	movs	r2, #0
 8001830:	21f7      	movs	r1, #247	; 0xf7
 8001832:	4849      	ldr	r0, [pc, #292]	; (8001958 <MX_GPIO_Init+0x1e8>)
 8001834:	f001 f9e0 	bl	8002bf8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	2121      	movs	r1, #33	; 0x21
 800183c:	4847      	ldr	r0, [pc, #284]	; (800195c <MX_GPIO_Init+0x1ec>)
 800183e:	f001 f9db 	bl	8002bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001842:	2200      	movs	r2, #0
 8001844:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8001848:	4845      	ldr	r0, [pc, #276]	; (8001960 <MX_GPIO_Init+0x1f0>)
 800184a:	f001 f9d5 	bl	8002bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800184e:	2200      	movs	r2, #0
 8001850:	2140      	movs	r1, #64	; 0x40
 8001852:	4844      	ldr	r0, [pc, #272]	; (8001964 <MX_GPIO_Init+0x1f4>)
 8001854:	f001 f9d0 	bl	8002bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001858:	23f7      	movs	r3, #247	; 0xf7
 800185a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185c:	2301      	movs	r3, #1
 800185e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001864:	2300      	movs	r3, #0
 8001866:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001868:	f107 031c 	add.w	r3, r7, #28
 800186c:	4619      	mov	r1, r3
 800186e:	483a      	ldr	r0, [pc, #232]	; (8001958 <MX_GPIO_Init+0x1e8>)
 8001870:	f001 f80e 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001874:	2308      	movs	r3, #8
 8001876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001878:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800187c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001882:	f107 031c 	add.w	r3, r7, #28
 8001886:	4619      	mov	r1, r3
 8001888:	4833      	ldr	r0, [pc, #204]	; (8001958 <MX_GPIO_Init+0x1e8>)
 800188a:	f001 f801 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800188e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001894:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001898:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189e:	f107 031c 	add.w	r3, r7, #28
 80018a2:	4619      	mov	r1, r3
 80018a4:	482f      	ldr	r0, [pc, #188]	; (8001964 <MX_GPIO_Init+0x1f4>)
 80018a6:	f000 fff3 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80018aa:	2321      	movs	r3, #33	; 0x21
 80018ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ae:	2301      	movs	r3, #1
 80018b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b6:	2300      	movs	r3, #0
 80018b8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ba:	f107 031c 	add.w	r3, r7, #28
 80018be:	4619      	mov	r1, r3
 80018c0:	4826      	ldr	r0, [pc, #152]	; (800195c <MX_GPIO_Init+0x1ec>)
 80018c2:	f000 ffe5 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 80018c6:	f44f 6382 	mov.w	r3, #1040	; 0x410
 80018ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80018cc:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80018d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018d6:	f107 031c 	add.w	r3, r7, #28
 80018da:	4619      	mov	r1, r3
 80018dc:	4820      	ldr	r0, [pc, #128]	; (8001960 <MX_GPIO_Init+0x1f0>)
 80018de:	f000 ffd7 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80018e2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80018e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e8:	2301      	movs	r3, #1
 80018ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f0:	2300      	movs	r3, #0
 80018f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018f4:	f107 031c 	add.w	r3, r7, #28
 80018f8:	4619      	mov	r1, r3
 80018fa:	4819      	ldr	r0, [pc, #100]	; (8001960 <MX_GPIO_Init+0x1f0>)
 80018fc:	f000 ffc8 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001900:	2340      	movs	r3, #64	; 0x40
 8001902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001904:	2301      	movs	r3, #1
 8001906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	2300      	movs	r3, #0
 800190e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001910:	f107 031c 	add.w	r3, r7, #28
 8001914:	4619      	mov	r1, r3
 8001916:	4813      	ldr	r0, [pc, #76]	; (8001964 <MX_GPIO_Init+0x1f4>)
 8001918:	f000 ffba 	bl	8002890 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800191c:	2200      	movs	r2, #0
 800191e:	2100      	movs	r1, #0
 8001920:	2009      	movs	r0, #9
 8001922:	f000 ff7e 	bl	8002822 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001926:	2009      	movs	r0, #9
 8001928:	f000 ff97 	bl	800285a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800192c:	2200      	movs	r2, #0
 800192e:	2100      	movs	r1, #0
 8001930:	200a      	movs	r0, #10
 8001932:	f000 ff76 	bl	8002822 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001936:	200a      	movs	r0, #10
 8001938:	f000 ff8f 	bl	800285a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800193c:	2200      	movs	r2, #0
 800193e:	2100      	movs	r1, #0
 8001940:	2028      	movs	r0, #40	; 0x28
 8001942:	f000 ff6e 	bl	8002822 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001946:	2028      	movs	r0, #40	; 0x28
 8001948:	f000 ff87 	bl	800285a <HAL_NVIC_EnableIRQ>

}
 800194c:	bf00      	nop
 800194e:	3730      	adds	r7, #48	; 0x30
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40023800 	.word	0x40023800
 8001958:	40021000 	.word	0x40021000
 800195c:	40020400 	.word	0x40020400
 8001960:	40020c00 	.word	0x40020c00
 8001964:	40020800 	.word	0x40020800

08001968 <lap_measure>:
extern Stopwatch stopwatch;
extern CLCD clcd;

/* lap   */
void lap_measure()
{
 8001968:	b5b0      	push	{r4, r5, r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af04      	add	r7, sp, #16
	// lap 9    .
	if(lap.count == 9) sprintf(clcd.str2, "LAP FULL(9/9)   ");
 800196e:	4b35      	ldr	r3, [pc, #212]	; (8001a44 <lap_measure+0xdc>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b09      	cmp	r3, #9
 8001974:	d104      	bne.n	8001980 <lap_measure+0x18>
 8001976:	4934      	ldr	r1, [pc, #208]	; (8001a48 <lap_measure+0xe0>)
 8001978:	4834      	ldr	r0, [pc, #208]	; (8001a4c <lap_measure+0xe4>)
 800197a:	f002 feb1 	bl	80046e0 <siprintf>
 800197e:	e052      	b.n	8001a26 <lap_measure+0xbe>

	// lap 9  lap .
	else
	{
		// lap   stopwatch  .
		lap.record[lap.count].hour = stopwatch.time.hour;
 8001980:	4b30      	ldr	r3, [pc, #192]	; (8001a44 <lap_measure+0xdc>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a32      	ldr	r2, [pc, #200]	; (8001a50 <lap_measure+0xe8>)
 8001986:	6852      	ldr	r2, [r2, #4]
 8001988:	492e      	ldr	r1, [pc, #184]	; (8001a44 <lap_measure+0xdc>)
 800198a:	011b      	lsls	r3, r3, #4
 800198c:	440b      	add	r3, r1
 800198e:	3308      	adds	r3, #8
 8001990:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].minute = stopwatch.time.minute;
 8001992:	4b2c      	ldr	r3, [pc, #176]	; (8001a44 <lap_measure+0xdc>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a2e      	ldr	r2, [pc, #184]	; (8001a50 <lap_measure+0xe8>)
 8001998:	6892      	ldr	r2, [r2, #8]
 800199a:	492a      	ldr	r1, [pc, #168]	; (8001a44 <lap_measure+0xdc>)
 800199c:	011b      	lsls	r3, r3, #4
 800199e:	440b      	add	r3, r1
 80019a0:	330c      	adds	r3, #12
 80019a2:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].second = stopwatch.time.second;
 80019a4:	4b27      	ldr	r3, [pc, #156]	; (8001a44 <lap_measure+0xdc>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a29      	ldr	r2, [pc, #164]	; (8001a50 <lap_measure+0xe8>)
 80019aa:	68d2      	ldr	r2, [r2, #12]
 80019ac:	4925      	ldr	r1, [pc, #148]	; (8001a44 <lap_measure+0xdc>)
 80019ae:	3301      	adds	r3, #1
 80019b0:	011b      	lsls	r3, r3, #4
 80019b2:	440b      	add	r3, r1
 80019b4:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].milisecond = stopwatch.time.milisecond;
 80019b6:	4b23      	ldr	r3, [pc, #140]	; (8001a44 <lap_measure+0xdc>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a25      	ldr	r2, [pc, #148]	; (8001a50 <lap_measure+0xe8>)
 80019bc:	6912      	ldr	r2, [r2, #16]
 80019be:	4921      	ldr	r1, [pc, #132]	; (8001a44 <lap_measure+0xdc>)
 80019c0:	3301      	adds	r3, #1
 80019c2:	011b      	lsls	r3, r3, #4
 80019c4:	440b      	add	r3, r1
 80019c6:	3304      	adds	r3, #4
 80019c8:	601a      	str	r2, [r3, #0]

		// lap  string .
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
				lap.count + 1,
 80019ca:	4b1e      	ldr	r3, [pc, #120]	; (8001a44 <lap_measure+0xdc>)
 80019cc:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80019ce:	1c58      	adds	r0, r3, #1
				lap.record[lap.count].hour,
 80019d0:	4b1c      	ldr	r3, [pc, #112]	; (8001a44 <lap_measure+0xdc>)
 80019d2:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80019d4:	4a1b      	ldr	r2, [pc, #108]	; (8001a44 <lap_measure+0xdc>)
 80019d6:	011b      	lsls	r3, r3, #4
 80019d8:	4413      	add	r3, r2
 80019da:	3308      	adds	r3, #8
 80019dc:	681c      	ldr	r4, [r3, #0]
				lap.record[lap.count].minute,
 80019de:	4b19      	ldr	r3, [pc, #100]	; (8001a44 <lap_measure+0xdc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80019e2:	4a18      	ldr	r2, [pc, #96]	; (8001a44 <lap_measure+0xdc>)
 80019e4:	011b      	lsls	r3, r3, #4
 80019e6:	4413      	add	r3, r2
 80019e8:	330c      	adds	r3, #12
 80019ea:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.count].second,
 80019ec:	4a15      	ldr	r2, [pc, #84]	; (8001a44 <lap_measure+0xdc>)
 80019ee:	6812      	ldr	r2, [r2, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80019f0:	4914      	ldr	r1, [pc, #80]	; (8001a44 <lap_measure+0xdc>)
 80019f2:	3201      	adds	r2, #1
 80019f4:	0112      	lsls	r2, r2, #4
 80019f6:	440a      	add	r2, r1
 80019f8:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.count].milisecond);
 80019fa:	4912      	ldr	r1, [pc, #72]	; (8001a44 <lap_measure+0xdc>)
 80019fc:	6809      	ldr	r1, [r1, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80019fe:	4d11      	ldr	r5, [pc, #68]	; (8001a44 <lap_measure+0xdc>)
 8001a00:	3101      	adds	r1, #1
 8001a02:	0109      	lsls	r1, r1, #4
 8001a04:	4429      	add	r1, r5
 8001a06:	3104      	adds	r1, #4
 8001a08:	6809      	ldr	r1, [r1, #0]
 8001a0a:	9102      	str	r1, [sp, #8]
 8001a0c:	9201      	str	r2, [sp, #4]
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	4623      	mov	r3, r4
 8001a12:	4602      	mov	r2, r0
 8001a14:	490f      	ldr	r1, [pc, #60]	; (8001a54 <lap_measure+0xec>)
 8001a16:	480d      	ldr	r0, [pc, #52]	; (8001a4c <lap_measure+0xe4>)
 8001a18:	f002 fe62 	bl	80046e0 <siprintf>

		// lap  1 .
		lap.count++;
 8001a1c:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <lap_measure+0xdc>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	3301      	adds	r3, #1
 8001a22:	4a08      	ldr	r2, [pc, #32]	; (8001a44 <lap_measure+0xdc>)
 8001a24:	6013      	str	r3, [r2, #0]
	}

	// CLCD lap  .
	CLCD_Puts(0, 1, clcd.str2);
 8001a26:	4a09      	ldr	r2, [pc, #36]	; (8001a4c <lap_measure+0xe4>)
 8001a28:	2101      	movs	r1, #1
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f7ff fc6e 	bl	800130c <CLCD_Puts>

	//   lap   ,     .
	lap.show_num = 0;
 8001a30:	4b04      	ldr	r3, [pc, #16]	; (8001a44 <lap_measure+0xdc>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	605a      	str	r2, [r3, #4]

	//    lap     .
	lap.state = READY;
 8001a36:	4b03      	ldr	r3, [pc, #12]	; (8001a44 <lap_measure+0xdc>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bdb0      	pop	{r4, r5, r7, pc}
 8001a44:	200000c8 	.word	0x200000c8
 8001a48:	0800505c 	.word	0x0800505c
 8001a4c:	200000b8 	.word	0x200000b8
 8001a50:	20000004 	.word	0x20000004
 8001a54:	08005070 	.word	0x08005070

08001a58 <lap_display_record>:


/*  lap   */
void lap_display_record()
{
 8001a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af04      	add	r7, sp, #16
	//  lap ,  .
	if(lap.count == 0) sprintf(clcd.str2, "NO LAP          ");
 8001a5e:	4b28      	ldr	r3, [pc, #160]	; (8001b00 <lap_display_record+0xa8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d104      	bne.n	8001a70 <lap_display_record+0x18>
 8001a66:	4927      	ldr	r1, [pc, #156]	; (8001b04 <lap_display_record+0xac>)
 8001a68:	4827      	ldr	r0, [pc, #156]	; (8001b08 <lap_display_record+0xb0>)
 8001a6a:	f002 fe39 	bl	80046e0 <siprintf>
 8001a6e:	e039      	b.n	8001ae4 <lap_display_record+0x8c>

	//  lap ,   lap  .
	else
	{
		//  lap  ,   lap .
		if(lap.show_num == lap.count) lap.show_num = 0;
 8001a70:	4b23      	ldr	r3, [pc, #140]	; (8001b00 <lap_display_record+0xa8>)
 8001a72:	685a      	ldr	r2, [r3, #4]
 8001a74:	4b22      	ldr	r3, [pc, #136]	; (8001b00 <lap_display_record+0xa8>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d102      	bne.n	8001a82 <lap_display_record+0x2a>
 8001a7c:	4b20      	ldr	r3, [pc, #128]	; (8001b00 <lap_display_record+0xa8>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	605a      	str	r2, [r3, #4]

		//  lap  string  .
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
				lap.show_num + 1,
 8001a82:	4b1f      	ldr	r3, [pc, #124]	; (8001b00 <lap_display_record+0xa8>)
 8001a84:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8001a86:	1c5c      	adds	r4, r3, #1
 8001a88:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <lap_display_record+0xa8>)
 8001a8a:	681d      	ldr	r5, [r3, #0]
				lap.count,
				lap.record[lap.show_num].hour,
 8001a8c:	4b1c      	ldr	r3, [pc, #112]	; (8001b00 <lap_display_record+0xa8>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8001a90:	4a1b      	ldr	r2, [pc, #108]	; (8001b00 <lap_display_record+0xa8>)
 8001a92:	011b      	lsls	r3, r3, #4
 8001a94:	4413      	add	r3, r2
 8001a96:	3308      	adds	r3, #8
 8001a98:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.show_num].minute,
 8001a9a:	4a19      	ldr	r2, [pc, #100]	; (8001b00 <lap_display_record+0xa8>)
 8001a9c:	6852      	ldr	r2, [r2, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8001a9e:	4918      	ldr	r1, [pc, #96]	; (8001b00 <lap_display_record+0xa8>)
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	440a      	add	r2, r1
 8001aa4:	320c      	adds	r2, #12
 8001aa6:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.show_num].second,
 8001aa8:	4915      	ldr	r1, [pc, #84]	; (8001b00 <lap_display_record+0xa8>)
 8001aaa:	6849      	ldr	r1, [r1, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8001aac:	4814      	ldr	r0, [pc, #80]	; (8001b00 <lap_display_record+0xa8>)
 8001aae:	3101      	adds	r1, #1
 8001ab0:	0109      	lsls	r1, r1, #4
 8001ab2:	4401      	add	r1, r0
 8001ab4:	6809      	ldr	r1, [r1, #0]
				lap.record[lap.show_num].milisecond);
 8001ab6:	4812      	ldr	r0, [pc, #72]	; (8001b00 <lap_display_record+0xa8>)
 8001ab8:	6840      	ldr	r0, [r0, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8001aba:	4e11      	ldr	r6, [pc, #68]	; (8001b00 <lap_display_record+0xa8>)
 8001abc:	3001      	adds	r0, #1
 8001abe:	0100      	lsls	r0, r0, #4
 8001ac0:	4430      	add	r0, r6
 8001ac2:	3004      	adds	r0, #4
 8001ac4:	6800      	ldr	r0, [r0, #0]
 8001ac6:	9003      	str	r0, [sp, #12]
 8001ac8:	9102      	str	r1, [sp, #8]
 8001aca:	9201      	str	r2, [sp, #4]
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	462b      	mov	r3, r5
 8001ad0:	4622      	mov	r2, r4
 8001ad2:	490e      	ldr	r1, [pc, #56]	; (8001b0c <lap_display_record+0xb4>)
 8001ad4:	480c      	ldr	r0, [pc, #48]	; (8001b08 <lap_display_record+0xb0>)
 8001ad6:	f002 fe03 	bl	80046e0 <siprintf>

		//    lap    ,  1 .
		lap.show_num++;
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <lap_display_record+0xa8>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	4a07      	ldr	r2, [pc, #28]	; (8001b00 <lap_display_record+0xa8>)
 8001ae2:	6053      	str	r3, [r2, #4]
	}

	//  lap  CLCD   ,
	CLCD_Puts(0, 1, clcd.str2);
 8001ae4:	4a08      	ldr	r2, [pc, #32]	; (8001b08 <lap_display_record+0xb0>)
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	2000      	movs	r0, #0
 8001aea:	f7ff fc0f 	bl	800130c <CLCD_Puts>

	//  lap      .
	lap.state = READY;
 8001aee:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <lap_display_record+0xa8>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8001af6:	bf00      	nop
 8001af8:	3704      	adds	r7, #4
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200000c8 	.word	0x200000c8
 8001b04:	0800508c 	.word	0x0800508c
 8001b08:	200000b8 	.word	0x200000b8
 8001b0c:	080050a0 	.word	0x080050a0

08001b10 <lap_clear>:


/* lap    */
void lap_clear()
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
	//  lap    .
	lap.count = 0;
 8001b14:	4b0a      	ldr	r3, [pc, #40]	; (8001b40 <lap_clear+0x30>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
	lap.show_num = 0;
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <lap_clear+0x30>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	605a      	str	r2, [r3, #4]
	sprintf(clcd.str2, "                ");
 8001b20:	4908      	ldr	r1, [pc, #32]	; (8001b44 <lap_clear+0x34>)
 8001b22:	4809      	ldr	r0, [pc, #36]	; (8001b48 <lap_clear+0x38>)
 8001b24:	f002 fddc 	bl	80046e0 <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8001b28:	4a07      	ldr	r2, [pc, #28]	; (8001b48 <lap_clear+0x38>)
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	f7ff fbed 	bl	800130c <CLCD_Puts>

	//    lap      .
	lap.state = READY;
 8001b32:	4b03      	ldr	r3, [pc, #12]	; (8001b40 <lap_clear+0x30>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	200000c8 	.word	0x200000c8
 8001b44:	080050bc 	.word	0x080050bc
 8001b48:	200000b8 	.word	0x200000b8

08001b4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b50:	f000 fcf6 	bl	8002540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b54:	f000 f89e 	bl	8001c94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b58:	f7ff fe0a 	bl	8001770 <MX_GPIO_Init>
  MX_TIM6_Init();
 8001b5c:	f000 fc22 	bl	80023a4 <MX_TIM6_Init>
  MX_TIM2_Init();
 8001b60:	f000 fbaa 	bl	80022b8 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001b64:	f000 f900 	bl	8001d68 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  L_RED_LED_OFF();
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b6e:	4842      	ldr	r0, [pc, #264]	; (8001c78 <main+0x12c>)
 8001b70:	f001 f842 	bl	8002bf8 <HAL_GPIO_WritePin>
  L_GREEN_LED_OFF();
 8001b74:	2201      	movs	r2, #1
 8001b76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b7a:	483f      	ldr	r0, [pc, #252]	; (8001c78 <main+0x12c>)
 8001b7c:	f001 f83c 	bl	8002bf8 <HAL_GPIO_WritePin>
  L_BLUE_LED_OFF();
 8001b80:	2201      	movs	r2, #1
 8001b82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b86:	483c      	ldr	r0, [pc, #240]	; (8001c78 <main+0x12c>)
 8001b88:	f001 f836 	bl	8002bf8 <HAL_GPIO_WritePin>
  R_RED_LED_OFF();
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	2140      	movs	r1, #64	; 0x40
 8001b90:	483a      	ldr	r0, [pc, #232]	; (8001c7c <main+0x130>)
 8001b92:	f001 f831 	bl	8002bf8 <HAL_GPIO_WritePin>
  R_GREEN_LED_OFF();
 8001b96:	2201      	movs	r2, #1
 8001b98:	2120      	movs	r1, #32
 8001b9a:	4839      	ldr	r0, [pc, #228]	; (8001c80 <main+0x134>)
 8001b9c:	f001 f82c 	bl	8002bf8 <HAL_GPIO_WritePin>
  R_BLUE_LED_OFF();
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	4836      	ldr	r0, [pc, #216]	; (8001c80 <main+0x134>)
 8001ba6:	f001 f827 	bl	8002bf8 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim6);
 8001baa:	4836      	ldr	r0, [pc, #216]	; (8001c84 <main+0x138>)
 8001bac:	f001 fd0a 	bl	80035c4 <HAL_TIM_Base_Start_IT>
  _7SEG_GPIO_Init();
 8001bb0:	f7fe fce0 	bl	8000574 <_7SEG_GPIO_Init>
  CLCD_GPIO_Init();
 8001bb4:	f7ff f9a6 	bl	8000f04 <CLCD_GPIO_Init>
  CLCD_Init();
 8001bb8:	f7ff fbcd 	bl	8001356 <CLCD_Init>
  CLCD_Clear();
 8001bbc:	f7ff fbed 	bl	800139a <CLCD_Clear>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  switch(clock_mode)
 8001bc0:	4b31      	ldr	r3, [pc, #196]	; (8001c88 <main+0x13c>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d002      	beq.n	8001bce <main+0x82>
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d018      	beq.n	8001bfe <main+0xb2>
 8001bcc:	e7f8      	b.n	8001bc0 <main+0x74>
	  {
	    case STOPWATCH :
	    	stopwatch_show_time();
 8001bce:	f000 fa53 	bl	8002078 <stopwatch_show_time>

			switch(lap.state)
 8001bd2:	4b2e      	ldr	r3, [pc, #184]	; (8001c8c <main+0x140>)
 8001bd4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001bd8:	2b03      	cmp	r3, #3
 8001bda:	d00c      	beq.n	8001bf6 <main+0xaa>
 8001bdc:	2b03      	cmp	r3, #3
 8001bde:	dc47      	bgt.n	8001c70 <main+0x124>
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d002      	beq.n	8001bea <main+0x9e>
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d003      	beq.n	8001bf0 <main+0xa4>
			case MEASURE : lap_measure(); break;
			case DISPLAY_RECORD : lap_display_record(); break;
			case CLEAR : lap_clear(); break;
			}

			break;
 8001be8:	e042      	b.n	8001c70 <main+0x124>
			case MEASURE : lap_measure(); break;
 8001bea:	f7ff febd 	bl	8001968 <lap_measure>
 8001bee:	e005      	b.n	8001bfc <main+0xb0>
			case DISPLAY_RECORD : lap_display_record(); break;
 8001bf0:	f7ff ff32 	bl	8001a58 <lap_display_record>
 8001bf4:	e002      	b.n	8001bfc <main+0xb0>
			case CLEAR : lap_clear(); break;
 8001bf6:	f7ff ff8b 	bl	8001b10 <lap_clear>
 8001bfa:	bf00      	nop
			break;
 8001bfc:	e038      	b.n	8001c70 <main+0x124>

		case BUTTON1 :
			switch(button1.state)
 8001bfe:	4b24      	ldr	r3, [pc, #144]	; (8001c90 <main+0x144>)
 8001c00:	7b1b      	ldrb	r3, [r3, #12]
 8001c02:	2b0a      	cmp	r3, #10
 8001c04:	d836      	bhi.n	8001c74 <main+0x128>
 8001c06:	a201      	add	r2, pc, #4	; (adr r2, 8001c0c <main+0xc0>)
 8001c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c0c:	08001c39 	.word	0x08001c39
 8001c10:	08001c75 	.word	0x08001c75
 8001c14:	08001c3f 	.word	0x08001c3f
 8001c18:	08001c45 	.word	0x08001c45
 8001c1c:	08001c4b 	.word	0x08001c4b
 8001c20:	08001c51 	.word	0x08001c51
 8001c24:	08001c57 	.word	0x08001c57
 8001c28:	08001c75 	.word	0x08001c75
 8001c2c:	08001c5d 	.word	0x08001c5d
 8001c30:	08001c63 	.word	0x08001c63
 8001c34:	08001c69 	.word	0x08001c69
			{
			case NONE                : button1_show_press_time();     break;
 8001c38:	f7ff fbd4 	bl	80013e4 <button1_show_press_time>
 8001c3c:	e017      	b.n	8001c6e <main+0x122>

			case SHORT_HOLD          : button1_short_hold();          break;
 8001c3e:	f7ff fc5f 	bl	8001500 <button1_short_hold>
 8001c42:	e014      	b.n	8001c6e <main+0x122>
			case SHORT_MID_THRESHOLD : button1_short_mid_threshold(); break;
 8001c44:	f7ff fc70 	bl	8001528 <button1_short_mid_threshold>
 8001c48:	e011      	b.n	8001c6e <main+0x122>
			case MID_HOLD            : button1_mid_hold();            break;
 8001c4a:	f7ff fc7b 	bl	8001544 <button1_mid_hold>
 8001c4e:	e00e      	b.n	8001c6e <main+0x122>
			case MID_LONG_THRESHOLD  : button1_mid_long_threshold();  break;
 8001c50:	f7ff fc8c 	bl	800156c <button1_mid_long_threshold>
 8001c54:	e00b      	b.n	8001c6e <main+0x122>
			case LONG_HOLD           : button1_long_hold();           break;
 8001c56:	f7ff fc97 	bl	8001588 <button1_long_hold>
 8001c5a:	e008      	b.n	8001c6e <main+0x122>

			case SHORT_RELEASE       : button1_short_release();       break;
 8001c5c:	f7ff fcc8 	bl	80015f0 <button1_short_release>
 8001c60:	e005      	b.n	8001c6e <main+0x122>
			case MID_RELEASE         : button1_mid_release();         break;
 8001c62:	f7ff fcf1 	bl	8001648 <button1_mid_release>
 8001c66:	e002      	b.n	8001c6e <main+0x122>
			case LONG_RELEASE        : button1_long_release();        break;
 8001c68:	f7ff fd1a 	bl	80016a0 <button1_long_release>
 8001c6c:	bf00      	nop
			}

			break;
 8001c6e:	e001      	b.n	8001c74 <main+0x128>
			break;
 8001c70:	bf00      	nop
 8001c72:	e7a5      	b.n	8001bc0 <main+0x74>
			break;
 8001c74:	bf00      	nop
	  switch(clock_mode)
 8001c76:	e7a3      	b.n	8001bc0 <main+0x74>
 8001c78:	40020c00 	.word	0x40020c00
 8001c7c:	40020800 	.word	0x40020800
 8001c80:	40020400 	.word	0x40020400
 8001c84:	200001cc 	.word	0x200001cc
 8001c88:	20000000 	.word	0x20000000
 8001c8c:	200000c8 	.word	0x200000c8
 8001c90:	20000164 	.word	0x20000164

08001c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b094      	sub	sp, #80	; 0x50
 8001c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c9a:	f107 0320 	add.w	r3, r7, #32
 8001c9e:	2230      	movs	r2, #48	; 0x30
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f002 fd14 	bl	80046d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ca8:	f107 030c 	add.w	r3, r7, #12
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	4b28      	ldr	r3, [pc, #160]	; (8001d60 <SystemClock_Config+0xcc>)
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc0:	4a27      	ldr	r2, [pc, #156]	; (8001d60 <SystemClock_Config+0xcc>)
 8001cc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc8:	4b25      	ldr	r3, [pc, #148]	; (8001d60 <SystemClock_Config+0xcc>)
 8001cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	4b22      	ldr	r3, [pc, #136]	; (8001d64 <SystemClock_Config+0xd0>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a21      	ldr	r2, [pc, #132]	; (8001d64 <SystemClock_Config+0xd0>)
 8001cde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ce2:	6013      	str	r3, [r2, #0]
 8001ce4:	4b1f      	ldr	r3, [pc, #124]	; (8001d64 <SystemClock_Config+0xd0>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cf8:	2310      	movs	r3, #16
 8001cfa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d00:	2300      	movs	r3, #0
 8001d02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001d04:	2308      	movs	r3, #8
 8001d06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d08:	23a8      	movs	r3, #168	; 0xa8
 8001d0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d10:	2304      	movs	r3, #4
 8001d12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d14:	f107 0320 	add.w	r3, r7, #32
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f000 ff9f 	bl	8002c5c <HAL_RCC_OscConfig>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d24:	f000 f92c 	bl	8001f80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d28:	230f      	movs	r3, #15
 8001d2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d34:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001d38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d3e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d40:	f107 030c 	add.w	r3, r7, #12
 8001d44:	2105      	movs	r1, #5
 8001d46:	4618      	mov	r0, r3
 8001d48:	f001 fa00 	bl	800314c <HAL_RCC_ClockConfig>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001d52:	f000 f915 	bl	8001f80 <Error_Handler>
  }
}
 8001d56:	bf00      	nop
 8001d58:	3750      	adds	r7, #80	; 0x50
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40007000 	.word	0x40007000

08001d68 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2100      	movs	r1, #0
 8001d70:	2036      	movs	r0, #54	; 0x36
 8001d72:	f000 fd56 	bl	8002822 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d76:	2036      	movs	r0, #54	; 0x36
 8001d78:	f000 fd6f 	bl	800285a <HAL_NVIC_EnableIRQ>
}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a18      	ldr	r2, [pc, #96]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d129      	bne.n	8001de6 <HAL_TIM_PeriodElapsedCallback+0x66>
	{
		if(stopwatch.state == RUNNING)
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d94:	7d1b      	ldrb	r3, [r3, #20]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d106      	bne.n	8001da8 <HAL_TIM_PeriodElapsedCallback+0x28>
		{
			stopwatch.time.milisecond++;
 8001d9a:	4b16      	ldr	r3, [pc, #88]	; (8001df4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	4a14      	ldr	r2, [pc, #80]	; (8001df4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001da2:	6113      	str	r3, [r2, #16]
			stopwatch_convert_time_format();
 8001da4:	f000 fa12 	bl	80021cc <stopwatch_convert_time_format>
		}

		if(CHECK_SW1_PRESSING())
 8001da8:	2108      	movs	r1, #8
 8001daa:	4813      	ldr	r0, [pc, #76]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001dac:	f000 ff0c 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d10c      	bne.n	8001dd0 <HAL_TIM_PeriodElapsedCallback+0x50>
		{
			if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 8001db6:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	dc04      	bgt.n	8001dcc <HAL_TIM_PeriodElapsedCallback+0x4c>
				button1.hold_milisecond++;
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	4a0c      	ldr	r2, [pc, #48]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001dca:	6053      	str	r3, [r2, #4]

			button1_measure_hold();
 8001dcc:	f7ff fb2a 	bl	8001424 <button1_measure_hold>
		}
		if(buzzer.state == BEEP)
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001dd2:	7a1b      	ldrb	r3, [r3, #8]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d106      	bne.n	8001de6 <HAL_TIM_PeriodElapsedCallback+0x66>
		{
			buzzer.running_milisecond++;
 8001dd8:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	4a08      	ldr	r2, [pc, #32]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001de0:	6013      	str	r3, [r2, #0]
			beep_buzzer_check();
 8001de2:	f7ff fca9 	bl	8001738 <beep_buzzer_check>
		}
	}
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40001000 	.word	0x40001000
 8001df4:	20000004 	.word	0x20000004
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	20000164 	.word	0x20000164
 8001e00:	20000174 	.word	0x20000174

08001e04 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]
	// SW1 press
	if(GPIO_Pin == SW1 && CHECK_SW1_PRESSING())
 8001e0e:	88fb      	ldrh	r3, [r7, #6]
 8001e10:	2b08      	cmp	r3, #8
 8001e12:	d122      	bne.n	8001e5a <HAL_GPIO_EXTI_Callback+0x56>
 8001e14:	2108      	movs	r1, #8
 8001e16:	4856      	ldr	r0, [pc, #344]	; (8001f70 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001e18:	f000 fed6 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d11b      	bne.n	8001e5a <HAL_GPIO_EXTI_Callback+0x56>
	{
		L_RED_LED_TOGGLE();
 8001e22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e26:	4853      	ldr	r0, [pc, #332]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001e28:	f000 fece 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d106      	bne.n	8001e40 <HAL_GPIO_EXTI_Callback+0x3c>
 8001e32:	2200      	movs	r2, #0
 8001e34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e38:	484e      	ldr	r0, [pc, #312]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001e3a:	f000 fedd 	bl	8002bf8 <HAL_GPIO_WritePin>
 8001e3e:	e005      	b.n	8001e4c <HAL_GPIO_EXTI_Callback+0x48>
 8001e40:	2201      	movs	r2, #1
 8001e42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e46:	484b      	ldr	r0, [pc, #300]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001e48:	f000 fed6 	bl	8002bf8 <HAL_GPIO_WritePin>

		switch(clock_mode)
 8001e4c:	4b4a      	ldr	r3, [pc, #296]	; (8001f78 <HAL_GPIO_EXTI_Callback+0x174>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d103      	bne.n	8001e5c <HAL_GPIO_EXTI_Callback+0x58>
		{
		case BUTTON1 :
			button1_start();
 8001e54:	f7ff faac 	bl	80013b0 <button1_start>
			break;
 8001e58:	e000      	b.n	8001e5c <HAL_GPIO_EXTI_Callback+0x58>
		}
	}
 8001e5a:	bf00      	nop

	// SW1 release
	if(GPIO_Pin == SW1 && !CHECK_SW1_PRESSING())
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	2b08      	cmp	r3, #8
 8001e60:	d10d      	bne.n	8001e7e <HAL_GPIO_EXTI_Callback+0x7a>
 8001e62:	2108      	movs	r1, #8
 8001e64:	4842      	ldr	r0, [pc, #264]	; (8001f70 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001e66:	f000 feaf 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d006      	beq.n	8001e7e <HAL_GPIO_EXTI_Callback+0x7a>
	{
		switch(clock_mode)
 8001e70:	4b41      	ldr	r3, [pc, #260]	; (8001f78 <HAL_GPIO_EXTI_Callback+0x174>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d103      	bne.n	8001e80 <HAL_GPIO_EXTI_Callback+0x7c>
		{
		case BUTTON1 :
			button1_measure_release();
 8001e78:	f7ff fb9a 	bl	80015b0 <button1_measure_release>
			break;
 8001e7c:	e000      	b.n	8001e80 <HAL_GPIO_EXTI_Callback+0x7c>
		}
	}
 8001e7e:	bf00      	nop

	// SW2
	if(GPIO_Pin == SW2 && CHECK_SW2_PRESSING())
 8001e80:	88fb      	ldrh	r3, [r7, #6]
 8001e82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e86:	d123      	bne.n	8001ed0 <HAL_GPIO_EXTI_Callback+0xcc>
 8001e88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e8c:	483b      	ldr	r0, [pc, #236]	; (8001f7c <HAL_GPIO_EXTI_Callback+0x178>)
 8001e8e:	f000 fe9b 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d11b      	bne.n	8001ed0 <HAL_GPIO_EXTI_Callback+0xcc>
	{
		L_GREEN_LED_TOGGLE();
 8001e98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e9c:	4835      	ldr	r0, [pc, #212]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001e9e:	f000 fe93 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d106      	bne.n	8001eb6 <HAL_GPIO_EXTI_Callback+0xb2>
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001eae:	4831      	ldr	r0, [pc, #196]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001eb0:	f000 fea2 	bl	8002bf8 <HAL_GPIO_WritePin>
 8001eb4:	e005      	b.n	8001ec2 <HAL_GPIO_EXTI_Callback+0xbe>
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ebc:	482d      	ldr	r0, [pc, #180]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001ebe:	f000 fe9b 	bl	8002bf8 <HAL_GPIO_WritePin>

		switch(clock_mode)
 8001ec2:	4b2d      	ldr	r3, [pc, #180]	; (8001f78 <HAL_GPIO_EXTI_Callback+0x174>)
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d103      	bne.n	8001ed2 <HAL_GPIO_EXTI_Callback+0xce>
		{
		case STOPWATCH :
			stopwatch_run_and_pause();
 8001eca:	f000 f943 	bl	8002154 <stopwatch_run_and_pause>
			break;
 8001ece:	e000      	b.n	8001ed2 <HAL_GPIO_EXTI_Callback+0xce>
		}
	}
 8001ed0:	bf00      	nop

	// SW3
	if(GPIO_Pin == SW3 && CHECK_SW3_PRESSING())
 8001ed2:	88fb      	ldrh	r3, [r7, #6]
 8001ed4:	2b10      	cmp	r3, #16
 8001ed6:	d122      	bne.n	8001f1e <HAL_GPIO_EXTI_Callback+0x11a>
 8001ed8:	2110      	movs	r1, #16
 8001eda:	4826      	ldr	r0, [pc, #152]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001edc:	f000 fe74 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d11b      	bne.n	8001f1e <HAL_GPIO_EXTI_Callback+0x11a>
	{
		L_BLUE_LED_TOGGLE();
 8001ee6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001eea:	4822      	ldr	r0, [pc, #136]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001eec:	f000 fe6c 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d106      	bne.n	8001f04 <HAL_GPIO_EXTI_Callback+0x100>
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001efc:	481d      	ldr	r0, [pc, #116]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001efe:	f000 fe7b 	bl	8002bf8 <HAL_GPIO_WritePin>
 8001f02:	e005      	b.n	8001f10 <HAL_GPIO_EXTI_Callback+0x10c>
 8001f04:	2201      	movs	r2, #1
 8001f06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f0a:	481a      	ldr	r0, [pc, #104]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001f0c:	f000 fe74 	bl	8002bf8 <HAL_GPIO_WritePin>

		switch(clock_mode)
 8001f10:	4b19      	ldr	r3, [pc, #100]	; (8001f78 <HAL_GPIO_EXTI_Callback+0x174>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d103      	bne.n	8001f20 <HAL_GPIO_EXTI_Callback+0x11c>
		{
		case STOPWATCH :
			stopwatch_measure_lap_or_stop();
 8001f18:	f000 f930 	bl	800217c <stopwatch_measure_lap_or_stop>
			break;
 8001f1c:	e000      	b.n	8001f20 <HAL_GPIO_EXTI_Callback+0x11c>
		}
	}
 8001f1e:	bf00      	nop

	// SW4
	if(GPIO_Pin == SW4 && CHECK_SW4_PRESSING())
 8001f20:	88fb      	ldrh	r3, [r7, #6]
 8001f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f26:	d11f      	bne.n	8001f68 <HAL_GPIO_EXTI_Callback+0x164>
 8001f28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f2c:	4811      	ldr	r0, [pc, #68]	; (8001f74 <HAL_GPIO_EXTI_Callback+0x170>)
 8001f2e:	f000 fe4b 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d117      	bne.n	8001f68 <HAL_GPIO_EXTI_Callback+0x164>
	{
		R_RED_LED_TOGGLE();
 8001f38:	2140      	movs	r1, #64	; 0x40
 8001f3a:	4810      	ldr	r0, [pc, #64]	; (8001f7c <HAL_GPIO_EXTI_Callback+0x178>)
 8001f3c:	f000 fe44 	bl	8002bc8 <HAL_GPIO_ReadPin>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d105      	bne.n	8001f52 <HAL_GPIO_EXTI_Callback+0x14e>
 8001f46:	2200      	movs	r2, #0
 8001f48:	2140      	movs	r1, #64	; 0x40
 8001f4a:	480c      	ldr	r0, [pc, #48]	; (8001f7c <HAL_GPIO_EXTI_Callback+0x178>)
 8001f4c:	f000 fe54 	bl	8002bf8 <HAL_GPIO_WritePin>
 8001f50:	e004      	b.n	8001f5c <HAL_GPIO_EXTI_Callback+0x158>
 8001f52:	2201      	movs	r2, #1
 8001f54:	2140      	movs	r1, #64	; 0x40
 8001f56:	4809      	ldr	r0, [pc, #36]	; (8001f7c <HAL_GPIO_EXTI_Callback+0x178>)
 8001f58:	f000 fe4e 	bl	8002bf8 <HAL_GPIO_WritePin>

		switch(clock_mode)
 8001f5c:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <HAL_GPIO_EXTI_Callback+0x174>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_GPIO_EXTI_Callback+0x164>
		{
		case STOPWATCH :
			stopwatch_dlsplay_record();
 8001f64:	f000 f924 	bl	80021b0 <stopwatch_dlsplay_record>
		}
	}
}
 8001f68:	bf00      	nop
 8001f6a:	3708      	adds	r7, #8
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40020c00 	.word	0x40020c00
 8001f78:	20000000 	.word	0x20000000
 8001f7c:	40020800 	.word	0x40020800

08001f80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f84:	b672      	cpsid	i
}
 8001f86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f88:	e7fe      	b.n	8001f88 <Error_Handler+0x8>
	...

08001f8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	607b      	str	r3, [r7, #4]
 8001f96:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <HAL_MspInit+0x4c>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9a:	4a0f      	ldr	r2, [pc, #60]	; (8001fd8 <HAL_MspInit+0x4c>)
 8001f9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fa2:	4b0d      	ldr	r3, [pc, #52]	; (8001fd8 <HAL_MspInit+0x4c>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001faa:	607b      	str	r3, [r7, #4]
 8001fac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	603b      	str	r3, [r7, #0]
 8001fb2:	4b09      	ldr	r3, [pc, #36]	; (8001fd8 <HAL_MspInit+0x4c>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	4a08      	ldr	r2, [pc, #32]	; (8001fd8 <HAL_MspInit+0x4c>)
 8001fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001fbe:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <HAL_MspInit+0x4c>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc6:	603b      	str	r3, [r7, #0]
 8001fc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	40023800 	.word	0x40023800

08001fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fe0:	e7fe      	b.n	8001fe0 <NMI_Handler+0x4>

08001fe2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fe6:	e7fe      	b.n	8001fe6 <HardFault_Handler+0x4>

08001fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fec:	e7fe      	b.n	8001fec <MemManage_Handler+0x4>

08001fee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ff2:	e7fe      	b.n	8001ff2 <BusFault_Handler+0x4>

08001ff4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <UsageFault_Handler+0x4>

08001ffa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002016:	b480      	push	{r7}
 8002018:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002028:	f000 fadc 	bl	80025e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800202c:	bf00      	nop
 800202e:	bd80      	pop	{r7, pc}

08002030 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002034:	2008      	movs	r0, #8
 8002036:	f000 fdf9 	bl	8002c2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}

0800203e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002042:	2010      	movs	r0, #16
 8002044:	f000 fdf2 	bl	8002c2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002048:	bf00      	nop
 800204a:	bd80      	pop	{r7, pc}

0800204c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002050:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002054:	f000 fdea 	bl	8002c2c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002058:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800205c:	f000 fde6 	bl	8002c2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}

08002064 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002068:	4802      	ldr	r0, [pc, #8]	; (8002074 <TIM6_DAC_IRQHandler+0x10>)
 800206a:	f001 fcad 	bl	80039c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200001cc 	.word	0x200001cc

08002078 <stopwatch_show_time>:

extern Lap lap;
extern Stopwatch stopwatch;
extern CLCD clcd;

void stopwatch_show_time() {
 8002078:	b590      	push	{r4, r7, lr}
 800207a:	b085      	sub	sp, #20
 800207c:	af04      	add	r7, sp, #16
  	// 0.5    
	if(stopwatch.time.milisecond < 500) stopwatch.point = ON;
 800207e:	4b25      	ldr	r3, [pc, #148]	; (8002114 <stopwatch_show_time+0x9c>)
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002086:	d203      	bcs.n	8002090 <stopwatch_show_time+0x18>
 8002088:	4b22      	ldr	r3, [pc, #136]	; (8002114 <stopwatch_show_time+0x9c>)
 800208a:	2201      	movs	r2, #1
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	e002      	b.n	8002096 <stopwatch_show_time+0x1e>
	else stopwatch.point = OFF;
 8002090:	4b20      	ldr	r3, [pc, #128]	; (8002114 <stopwatch_show_time+0x9c>)
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]

	// 7-Seg  
	_7SEG_SetNumber(DGT1, stopwatch.time.second % 10, stopwatch.point);
 8002096:	4b1f      	ldr	r3, [pc, #124]	; (8002114 <stopwatch_show_time+0x9c>)
 8002098:	68d9      	ldr	r1, [r3, #12]
 800209a:	4b1f      	ldr	r3, [pc, #124]	; (8002118 <stopwatch_show_time+0xa0>)
 800209c:	fba3 2301 	umull	r2, r3, r3, r1
 80020a0:	08da      	lsrs	r2, r3, #3
 80020a2:	4613      	mov	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	1aca      	subs	r2, r1, r3
 80020ac:	4611      	mov	r1, r2
 80020ae:	4b19      	ldr	r3, [pc, #100]	; (8002114 <stopwatch_show_time+0x9c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	461a      	mov	r2, r3
 80020b4:	2000      	movs	r0, #0
 80020b6:	f7fe fb43 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, stopwatch.time.milisecond / 100, OFF);
 80020ba:	4b16      	ldr	r3, [pc, #88]	; (8002114 <stopwatch_show_time+0x9c>)
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	4a17      	ldr	r2, [pc, #92]	; (800211c <stopwatch_show_time+0xa4>)
 80020c0:	fba2 2303 	umull	r2, r3, r2, r3
 80020c4:	095b      	lsrs	r3, r3, #5
 80020c6:	2200      	movs	r2, #0
 80020c8:	4619      	mov	r1, r3
 80020ca:	2001      	movs	r0, #1
 80020cc:	f7fe fb38 	bl	8000740 <_7SEG_SetNumber>

	// CLCD  
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 80020d0:	4b10      	ldr	r3, [pc, #64]	; (8002114 <stopwatch_show_time+0x9c>)
 80020d2:	6858      	ldr	r0, [r3, #4]
 80020d4:	4b0f      	ldr	r3, [pc, #60]	; (8002114 <stopwatch_show_time+0x9c>)
 80020d6:	689c      	ldr	r4, [r3, #8]
 80020d8:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <stopwatch_show_time+0x9c>)
 80020da:	68db      	ldr	r3, [r3, #12]
			stopwatch.time.hour,
			stopwatch.time.minute,
			stopwatch.time.second,
			stopwatch.point ? '.' : ' ',
 80020dc:	4a0d      	ldr	r2, [pc, #52]	; (8002114 <stopwatch_show_time+0x9c>)
 80020de:	6812      	ldr	r2, [r2, #0]
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 80020e0:	2a00      	cmp	r2, #0
 80020e2:	d001      	beq.n	80020e8 <stopwatch_show_time+0x70>
 80020e4:	222e      	movs	r2, #46	; 0x2e
 80020e6:	e000      	b.n	80020ea <stopwatch_show_time+0x72>
 80020e8:	2220      	movs	r2, #32
 80020ea:	490a      	ldr	r1, [pc, #40]	; (8002114 <stopwatch_show_time+0x9c>)
 80020ec:	6909      	ldr	r1, [r1, #16]
 80020ee:	9102      	str	r1, [sp, #8]
 80020f0:	9201      	str	r2, [sp, #4]
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	4623      	mov	r3, r4
 80020f6:	4602      	mov	r2, r0
 80020f8:	4909      	ldr	r1, [pc, #36]	; (8002120 <stopwatch_show_time+0xa8>)
 80020fa:	480a      	ldr	r0, [pc, #40]	; (8002124 <stopwatch_show_time+0xac>)
 80020fc:	f002 faf0 	bl	80046e0 <siprintf>
			stopwatch.time.milisecond);
	CLCD_Puts(0, 0, clcd.str1);
 8002100:	4a08      	ldr	r2, [pc, #32]	; (8002124 <stopwatch_show_time+0xac>)
 8002102:	2100      	movs	r1, #0
 8002104:	2000      	movs	r0, #0
 8002106:	f7ff f901 	bl	800130c <CLCD_Puts>
}
 800210a:	bf00      	nop
 800210c:	3704      	adds	r7, #4
 800210e:	46bd      	mov	sp, r7
 8002110:	bd90      	pop	{r4, r7, pc}
 8002112:	bf00      	nop
 8002114:	20000004 	.word	0x20000004
 8002118:	cccccccd 	.word	0xcccccccd
 800211c:	51eb851f 	.word	0x51eb851f
 8002120:	080050d0 	.word	0x080050d0
 8002124:	200000a8 	.word	0x200000a8

08002128 <stopwatch_clear_time>:

void stopwatch_clear_time() {
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
	stopwatch.time.hour = 0;
 800212c:	4b08      	ldr	r3, [pc, #32]	; (8002150 <stopwatch_clear_time+0x28>)
 800212e:	2200      	movs	r2, #0
 8002130:	605a      	str	r2, [r3, #4]
	stopwatch.time.minute = 0;
 8002132:	4b07      	ldr	r3, [pc, #28]	; (8002150 <stopwatch_clear_time+0x28>)
 8002134:	2200      	movs	r2, #0
 8002136:	609a      	str	r2, [r3, #8]
	stopwatch.time.second = 0;
 8002138:	4b05      	ldr	r3, [pc, #20]	; (8002150 <stopwatch_clear_time+0x28>)
 800213a:	2200      	movs	r2, #0
 800213c:	60da      	str	r2, [r3, #12]
	stopwatch.time.milisecond = 0;
 800213e:	4b04      	ldr	r3, [pc, #16]	; (8002150 <stopwatch_clear_time+0x28>)
 8002140:	2200      	movs	r2, #0
 8002142:	611a      	str	r2, [r3, #16]
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	20000004 	.word	0x20000004

08002154 <stopwatch_run_and_pause>:

void stopwatch_run_and_pause() {
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
	if(stopwatch.state == RUNNING) stopwatch.state = PAUSED;
 8002158:	4b07      	ldr	r3, [pc, #28]	; (8002178 <stopwatch_run_and_pause+0x24>)
 800215a:	7d1b      	ldrb	r3, [r3, #20]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d103      	bne.n	8002168 <stopwatch_run_and_pause+0x14>
 8002160:	4b05      	ldr	r3, [pc, #20]	; (8002178 <stopwatch_run_and_pause+0x24>)
 8002162:	2201      	movs	r2, #1
 8002164:	751a      	strb	r2, [r3, #20]
	else stopwatch.state = RUNNING;
}
 8002166:	e002      	b.n	800216e <stopwatch_run_and_pause+0x1a>
	else stopwatch.state = RUNNING;
 8002168:	4b03      	ldr	r3, [pc, #12]	; (8002178 <stopwatch_run_and_pause+0x24>)
 800216a:	2200      	movs	r2, #0
 800216c:	751a      	strb	r2, [r3, #20]
}
 800216e:	bf00      	nop
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr
 8002178:	20000004 	.word	0x20000004

0800217c <stopwatch_measure_lap_or_stop>:

void stopwatch_measure_lap_or_stop() {
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
	if(stopwatch.state == RUNNING) lap.state = MEASURE; // stopwatch  lap 
 8002180:	4b09      	ldr	r3, [pc, #36]	; (80021a8 <stopwatch_measure_lap_or_stop+0x2c>)
 8002182:	7d1b      	ldrb	r3, [r3, #20]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d104      	bne.n	8002192 <stopwatch_measure_lap_or_stop+0x16>
 8002188:	4b08      	ldr	r3, [pc, #32]	; (80021ac <stopwatch_measure_lap_or_stop+0x30>)
 800218a:	2201      	movs	r2, #1
 800218c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
		stopwatch.state = STOPPED; // stopwatch 
		stopwatch_clear_time();

		lap.state = CLEAR; // lap 
	}
}
 8002190:	e008      	b.n	80021a4 <stopwatch_measure_lap_or_stop+0x28>
		stopwatch.state = STOPPED; // stopwatch 
 8002192:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <stopwatch_measure_lap_or_stop+0x2c>)
 8002194:	2202      	movs	r2, #2
 8002196:	751a      	strb	r2, [r3, #20]
		stopwatch_clear_time();
 8002198:	f7ff ffc6 	bl	8002128 <stopwatch_clear_time>
		lap.state = CLEAR; // lap 
 800219c:	4b03      	ldr	r3, [pc, #12]	; (80021ac <stopwatch_measure_lap_or_stop+0x30>)
 800219e:	2203      	movs	r2, #3
 80021a0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000004 	.word	0x20000004
 80021ac:	200000c8 	.word	0x200000c8

080021b0 <stopwatch_dlsplay_record>:

void stopwatch_dlsplay_record() {
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
	lap.state = DISPLAY_RECORD;
 80021b4:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <stopwatch_dlsplay_record+0x18>)
 80021b6:	2202      	movs	r2, #2
 80021b8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	200000c8 	.word	0x200000c8

080021cc <stopwatch_convert_time_format>:

void stopwatch_convert_time_format()
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
	if(stopwatch.time.milisecond == 1000)
 80021d0:	4b14      	ldr	r3, [pc, #80]	; (8002224 <stopwatch_convert_time_format+0x58>)
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021d8:	d107      	bne.n	80021ea <stopwatch_convert_time_format+0x1e>
	{
		stopwatch.time.milisecond = 0;
 80021da:	4b12      	ldr	r3, [pc, #72]	; (8002224 <stopwatch_convert_time_format+0x58>)
 80021dc:	2200      	movs	r2, #0
 80021de:	611a      	str	r2, [r3, #16]
		stopwatch.time.second++;
 80021e0:	4b10      	ldr	r3, [pc, #64]	; (8002224 <stopwatch_convert_time_format+0x58>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	3301      	adds	r3, #1
 80021e6:	4a0f      	ldr	r2, [pc, #60]	; (8002224 <stopwatch_convert_time_format+0x58>)
 80021e8:	60d3      	str	r3, [r2, #12]
	}
	if(stopwatch.time.second == 60)
 80021ea:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <stopwatch_convert_time_format+0x58>)
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	2b3c      	cmp	r3, #60	; 0x3c
 80021f0:	d107      	bne.n	8002202 <stopwatch_convert_time_format+0x36>
	{
		stopwatch.time.second = 0;
 80021f2:	4b0c      	ldr	r3, [pc, #48]	; (8002224 <stopwatch_convert_time_format+0x58>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	60da      	str	r2, [r3, #12]
		stopwatch.time.minute++;
 80021f8:	4b0a      	ldr	r3, [pc, #40]	; (8002224 <stopwatch_convert_time_format+0x58>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	3301      	adds	r3, #1
 80021fe:	4a09      	ldr	r2, [pc, #36]	; (8002224 <stopwatch_convert_time_format+0x58>)
 8002200:	6093      	str	r3, [r2, #8]
	}
	if(stopwatch.time.minute == 60)
 8002202:	4b08      	ldr	r3, [pc, #32]	; (8002224 <stopwatch_convert_time_format+0x58>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	2b3c      	cmp	r3, #60	; 0x3c
 8002208:	d107      	bne.n	800221a <stopwatch_convert_time_format+0x4e>
	{
		stopwatch.time.minute = 0;
 800220a:	4b06      	ldr	r3, [pc, #24]	; (8002224 <stopwatch_convert_time_format+0x58>)
 800220c:	2200      	movs	r2, #0
 800220e:	609a      	str	r2, [r3, #8]
		stopwatch.time.hour++;
 8002210:	4b04      	ldr	r3, [pc, #16]	; (8002224 <stopwatch_convert_time_format+0x58>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	3301      	adds	r3, #1
 8002216:	4a03      	ldr	r2, [pc, #12]	; (8002224 <stopwatch_convert_time_format+0x58>)
 8002218:	6053      	str	r3, [r2, #4]
	}
}
 800221a:	bf00      	nop
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	20000004 	.word	0x20000004

08002228 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002230:	4a14      	ldr	r2, [pc, #80]	; (8002284 <_sbrk+0x5c>)
 8002232:	4b15      	ldr	r3, [pc, #84]	; (8002288 <_sbrk+0x60>)
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800223c:	4b13      	ldr	r3, [pc, #76]	; (800228c <_sbrk+0x64>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d102      	bne.n	800224a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002244:	4b11      	ldr	r3, [pc, #68]	; (800228c <_sbrk+0x64>)
 8002246:	4a12      	ldr	r2, [pc, #72]	; (8002290 <_sbrk+0x68>)
 8002248:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800224a:	4b10      	ldr	r3, [pc, #64]	; (800228c <_sbrk+0x64>)
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	429a      	cmp	r2, r3
 8002256:	d207      	bcs.n	8002268 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002258:	f002 fa10 	bl	800467c <__errno>
 800225c:	4603      	mov	r3, r0
 800225e:	220c      	movs	r2, #12
 8002260:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002262:	f04f 33ff 	mov.w	r3, #4294967295
 8002266:	e009      	b.n	800227c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002268:	4b08      	ldr	r3, [pc, #32]	; (800228c <_sbrk+0x64>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800226e:	4b07      	ldr	r3, [pc, #28]	; (800228c <_sbrk+0x64>)
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4413      	add	r3, r2
 8002276:	4a05      	ldr	r2, [pc, #20]	; (800228c <_sbrk+0x64>)
 8002278:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800227a:	68fb      	ldr	r3, [r7, #12]
}
 800227c:	4618      	mov	r0, r3
 800227e:	3718      	adds	r7, #24
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20020000 	.word	0x20020000
 8002288:	00000400 	.word	0x00000400
 800228c:	20000180 	.word	0x20000180
 8002290:	20000228 	.word	0x20000228

08002294 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002298:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <SystemInit+0x20>)
 800229a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800229e:	4a05      	ldr	r2, [pc, #20]	; (80022b4 <SystemInit+0x20>)
 80022a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08e      	sub	sp, #56	; 0x38
 80022bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	605a      	str	r2, [r3, #4]
 80022c8:	609a      	str	r2, [r3, #8]
 80022ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022cc:	f107 0320 	add.w	r3, r7, #32
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]
 80022d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022d6:	1d3b      	adds	r3, r7, #4
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
 80022dc:	605a      	str	r2, [r3, #4]
 80022de:	609a      	str	r2, [r3, #8]
 80022e0:	60da      	str	r2, [r3, #12]
 80022e2:	611a      	str	r2, [r3, #16]
 80022e4:	615a      	str	r2, [r3, #20]
 80022e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022e8:	4b2d      	ldr	r3, [pc, #180]	; (80023a0 <MX_TIM2_Init+0xe8>)
 80022ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 80022f0:	4b2b      	ldr	r3, [pc, #172]	; (80023a0 <MX_TIM2_Init+0xe8>)
 80022f2:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80022f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f8:	4b29      	ldr	r3, [pc, #164]	; (80023a0 <MX_TIM2_Init+0xe8>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80022fe:	4b28      	ldr	r3, [pc, #160]	; (80023a0 <MX_TIM2_Init+0xe8>)
 8002300:	2209      	movs	r2, #9
 8002302:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002304:	4b26      	ldr	r3, [pc, #152]	; (80023a0 <MX_TIM2_Init+0xe8>)
 8002306:	2200      	movs	r2, #0
 8002308:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800230a:	4b25      	ldr	r3, [pc, #148]	; (80023a0 <MX_TIM2_Init+0xe8>)
 800230c:	2200      	movs	r2, #0
 800230e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002310:	4823      	ldr	r0, [pc, #140]	; (80023a0 <MX_TIM2_Init+0xe8>)
 8002312:	f001 f907 	bl	8003524 <HAL_TIM_Base_Init>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800231c:	f7ff fe30 	bl	8001f80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002320:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002324:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002326:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800232a:	4619      	mov	r1, r3
 800232c:	481c      	ldr	r0, [pc, #112]	; (80023a0 <MX_TIM2_Init+0xe8>)
 800232e:	f001 fd15 	bl	8003d5c <HAL_TIM_ConfigClockSource>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002338:	f7ff fe22 	bl	8001f80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800233c:	4818      	ldr	r0, [pc, #96]	; (80023a0 <MX_TIM2_Init+0xe8>)
 800233e:	f001 f9b1 	bl	80036a4 <HAL_TIM_PWM_Init>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002348:	f7ff fe1a 	bl	8001f80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800234c:	2300      	movs	r3, #0
 800234e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002350:	2300      	movs	r3, #0
 8002352:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002354:	f107 0320 	add.w	r3, r7, #32
 8002358:	4619      	mov	r1, r3
 800235a:	4811      	ldr	r0, [pc, #68]	; (80023a0 <MX_TIM2_Init+0xe8>)
 800235c:	f002 f8fe 	bl	800455c <HAL_TIMEx_MasterConfigSynchronization>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002366:	f7ff fe0b 	bl	8001f80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800236a:	2360      	movs	r3, #96	; 0x60
 800236c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4;
 800236e:	2304      	movs	r3, #4
 8002370:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002376:	2300      	movs	r3, #0
 8002378:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800237a:	1d3b      	adds	r3, r7, #4
 800237c:	2200      	movs	r2, #0
 800237e:	4619      	mov	r1, r3
 8002380:	4807      	ldr	r0, [pc, #28]	; (80023a0 <MX_TIM2_Init+0xe8>)
 8002382:	f001 fc29 	bl	8003bd8 <HAL_TIM_PWM_ConfigChannel>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800238c:	f7ff fdf8 	bl	8001f80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002390:	4803      	ldr	r0, [pc, #12]	; (80023a0 <MX_TIM2_Init+0xe8>)
 8002392:	f000 f873 	bl	800247c <HAL_TIM_MspPostInit>

}
 8002396:	bf00      	nop
 8002398:	3738      	adds	r7, #56	; 0x38
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000184 	.word	0x20000184

080023a4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023aa:	463b      	mov	r3, r7
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80023b2:	4b15      	ldr	r3, [pc, #84]	; (8002408 <MX_TIM6_Init+0x64>)
 80023b4:	4a15      	ldr	r2, [pc, #84]	; (800240c <MX_TIM6_Init+0x68>)
 80023b6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 80023b8:	4b13      	ldr	r3, [pc, #76]	; (8002408 <MX_TIM6_Init+0x64>)
 80023ba:	2263      	movs	r2, #99	; 0x63
 80023bc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023be:	4b12      	ldr	r3, [pc, #72]	; (8002408 <MX_TIM6_Init+0x64>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 839;
 80023c4:	4b10      	ldr	r3, [pc, #64]	; (8002408 <MX_TIM6_Init+0x64>)
 80023c6:	f240 3247 	movw	r2, #839	; 0x347
 80023ca:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023cc:	4b0e      	ldr	r3, [pc, #56]	; (8002408 <MX_TIM6_Init+0x64>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80023d2:	480d      	ldr	r0, [pc, #52]	; (8002408 <MX_TIM6_Init+0x64>)
 80023d4:	f001 f8a6 	bl	8003524 <HAL_TIM_Base_Init>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80023de:	f7ff fdcf 	bl	8001f80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023e2:	2300      	movs	r3, #0
 80023e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023e6:	2300      	movs	r3, #0
 80023e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80023ea:	463b      	mov	r3, r7
 80023ec:	4619      	mov	r1, r3
 80023ee:	4806      	ldr	r0, [pc, #24]	; (8002408 <MX_TIM6_Init+0x64>)
 80023f0:	f002 f8b4 	bl	800455c <HAL_TIMEx_MasterConfigSynchronization>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80023fa:	f7ff fdc1 	bl	8001f80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	200001cc 	.word	0x200001cc
 800240c:	40001000 	.word	0x40001000

08002410 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002420:	d10e      	bne.n	8002440 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	4b13      	ldr	r3, [pc, #76]	; (8002474 <HAL_TIM_Base_MspInit+0x64>)
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	4a12      	ldr	r2, [pc, #72]	; (8002474 <HAL_TIM_Base_MspInit+0x64>)
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	6413      	str	r3, [r2, #64]	; 0x40
 8002432:	4b10      	ldr	r3, [pc, #64]	; (8002474 <HAL_TIM_Base_MspInit+0x64>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800243e:	e012      	b.n	8002466 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM6)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a0c      	ldr	r2, [pc, #48]	; (8002478 <HAL_TIM_Base_MspInit+0x68>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d10d      	bne.n	8002466 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	60bb      	str	r3, [r7, #8]
 800244e:	4b09      	ldr	r3, [pc, #36]	; (8002474 <HAL_TIM_Base_MspInit+0x64>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	4a08      	ldr	r2, [pc, #32]	; (8002474 <HAL_TIM_Base_MspInit+0x64>)
 8002454:	f043 0310 	orr.w	r3, r3, #16
 8002458:	6413      	str	r3, [r2, #64]	; 0x40
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_TIM_Base_MspInit+0x64>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245e:	f003 0310 	and.w	r3, r3, #16
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
}
 8002466:	bf00      	nop
 8002468:	3714      	adds	r7, #20
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	40023800 	.word	0x40023800
 8002478:	40001000 	.word	0x40001000

0800247c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002484:	f107 030c 	add.w	r3, r7, #12
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	605a      	str	r2, [r3, #4]
 800248e:	609a      	str	r2, [r3, #8]
 8002490:	60da      	str	r2, [r3, #12]
 8002492:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800249c:	d11d      	bne.n	80024da <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	4b10      	ldr	r3, [pc, #64]	; (80024e4 <HAL_TIM_MspPostInit+0x68>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	4a0f      	ldr	r2, [pc, #60]	; (80024e4 <HAL_TIM_MspPostInit+0x68>)
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	6313      	str	r3, [r2, #48]	; 0x30
 80024ae:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <HAL_TIM_MspPostInit+0x68>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	60bb      	str	r3, [r7, #8]
 80024b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80024ba:	2320      	movs	r3, #32
 80024bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024be:	2302      	movs	r3, #2
 80024c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c6:	2300      	movs	r3, #0
 80024c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024ca:	2301      	movs	r3, #1
 80024cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ce:	f107 030c 	add.w	r3, r7, #12
 80024d2:	4619      	mov	r1, r3
 80024d4:	4804      	ldr	r0, [pc, #16]	; (80024e8 <HAL_TIM_MspPostInit+0x6c>)
 80024d6:	f000 f9db 	bl	8002890 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80024da:	bf00      	nop
 80024dc:	3720      	adds	r7, #32
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40020000 	.word	0x40020000

080024ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002524 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024f0:	480d      	ldr	r0, [pc, #52]	; (8002528 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024f2:	490e      	ldr	r1, [pc, #56]	; (800252c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024f4:	4a0e      	ldr	r2, [pc, #56]	; (8002530 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024f8:	e002      	b.n	8002500 <LoopCopyDataInit>

080024fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024fe:	3304      	adds	r3, #4

08002500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002504:	d3f9      	bcc.n	80024fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002506:	4a0b      	ldr	r2, [pc, #44]	; (8002534 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002508:	4c0b      	ldr	r4, [pc, #44]	; (8002538 <LoopFillZerobss+0x26>)
  movs r3, #0
 800250a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800250c:	e001      	b.n	8002512 <LoopFillZerobss>

0800250e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800250e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002510:	3204      	adds	r2, #4

08002512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002514:	d3fb      	bcc.n	800250e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002516:	f7ff febd 	bl	8002294 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800251a:	f002 f8b5 	bl	8004688 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800251e:	f7ff fb15 	bl	8001b4c <main>
  bx  lr    
 8002522:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002524:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800252c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002530:	08005140 	.word	0x08005140
  ldr r2, =_sbss
 8002534:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8002538:	20000228 	.word	0x20000228

0800253c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800253c:	e7fe      	b.n	800253c <ADC_IRQHandler>
	...

08002540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002544:	4b0e      	ldr	r3, [pc, #56]	; (8002580 <HAL_Init+0x40>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a0d      	ldr	r2, [pc, #52]	; (8002580 <HAL_Init+0x40>)
 800254a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800254e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002550:	4b0b      	ldr	r3, [pc, #44]	; (8002580 <HAL_Init+0x40>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a0a      	ldr	r2, [pc, #40]	; (8002580 <HAL_Init+0x40>)
 8002556:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800255a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800255c:	4b08      	ldr	r3, [pc, #32]	; (8002580 <HAL_Init+0x40>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a07      	ldr	r2, [pc, #28]	; (8002580 <HAL_Init+0x40>)
 8002562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002568:	2003      	movs	r0, #3
 800256a:	f000 f94f 	bl	800280c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800256e:	200f      	movs	r0, #15
 8002570:	f000 f808 	bl	8002584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002574:	f7ff fd0a 	bl	8001f8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40023c00 	.word	0x40023c00

08002584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800258c:	4b12      	ldr	r3, [pc, #72]	; (80025d8 <HAL_InitTick+0x54>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4b12      	ldr	r3, [pc, #72]	; (80025dc <HAL_InitTick+0x58>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	4619      	mov	r1, r3
 8002596:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800259a:	fbb3 f3f1 	udiv	r3, r3, r1
 800259e:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 f967 	bl	8002876 <HAL_SYSTICK_Config>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e00e      	b.n	80025d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2b0f      	cmp	r3, #15
 80025b6:	d80a      	bhi.n	80025ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b8:	2200      	movs	r2, #0
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	f04f 30ff 	mov.w	r0, #4294967295
 80025c0:	f000 f92f 	bl	8002822 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025c4:	4a06      	ldr	r2, [pc, #24]	; (80025e0 <HAL_InitTick+0x5c>)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
 80025cc:	e000      	b.n	80025d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	2000001c 	.word	0x2000001c
 80025dc:	20000024 	.word	0x20000024
 80025e0:	20000020 	.word	0x20000020

080025e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e8:	4b06      	ldr	r3, [pc, #24]	; (8002604 <HAL_IncTick+0x20>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4b06      	ldr	r3, [pc, #24]	; (8002608 <HAL_IncTick+0x24>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4413      	add	r3, r2
 80025f4:	4a04      	ldr	r2, [pc, #16]	; (8002608 <HAL_IncTick+0x24>)
 80025f6:	6013      	str	r3, [r2, #0]
}
 80025f8:	bf00      	nop
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	20000024 	.word	0x20000024
 8002608:	20000214 	.word	0x20000214

0800260c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  return uwTick;
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <HAL_GetTick+0x14>)
 8002612:	681b      	ldr	r3, [r3, #0]
}
 8002614:	4618      	mov	r0, r3
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	20000214 	.word	0x20000214

08002624 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800262c:	f7ff ffee 	bl	800260c <HAL_GetTick>
 8002630:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800263c:	d005      	beq.n	800264a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800263e:	4b0a      	ldr	r3, [pc, #40]	; (8002668 <HAL_Delay+0x44>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	461a      	mov	r2, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	4413      	add	r3, r2
 8002648:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800264a:	bf00      	nop
 800264c:	f7ff ffde 	bl	800260c <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	429a      	cmp	r2, r3
 800265a:	d8f7      	bhi.n	800264c <HAL_Delay+0x28>
  {
  }
}
 800265c:	bf00      	nop
 800265e:	bf00      	nop
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000024 	.word	0x20000024

0800266c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800267c:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <__NVIC_SetPriorityGrouping+0x44>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002682:	68ba      	ldr	r2, [r7, #8]
 8002684:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002688:	4013      	ands	r3, r2
 800268a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002694:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002698:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800269c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800269e:	4a04      	ldr	r2, [pc, #16]	; (80026b0 <__NVIC_SetPriorityGrouping+0x44>)
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	60d3      	str	r3, [r2, #12]
}
 80026a4:	bf00      	nop
 80026a6:	3714      	adds	r7, #20
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026b8:	4b04      	ldr	r3, [pc, #16]	; (80026cc <__NVIC_GetPriorityGrouping+0x18>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	0a1b      	lsrs	r3, r3, #8
 80026be:	f003 0307 	and.w	r3, r3, #7
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	db0b      	blt.n	80026fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	f003 021f 	and.w	r2, r3, #31
 80026e8:	4907      	ldr	r1, [pc, #28]	; (8002708 <__NVIC_EnableIRQ+0x38>)
 80026ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ee:	095b      	lsrs	r3, r3, #5
 80026f0:	2001      	movs	r0, #1
 80026f2:	fa00 f202 	lsl.w	r2, r0, r2
 80026f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	e000e100 	.word	0xe000e100

0800270c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	4603      	mov	r3, r0
 8002714:	6039      	str	r1, [r7, #0]
 8002716:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271c:	2b00      	cmp	r3, #0
 800271e:	db0a      	blt.n	8002736 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	b2da      	uxtb	r2, r3
 8002724:	490c      	ldr	r1, [pc, #48]	; (8002758 <__NVIC_SetPriority+0x4c>)
 8002726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272a:	0112      	lsls	r2, r2, #4
 800272c:	b2d2      	uxtb	r2, r2
 800272e:	440b      	add	r3, r1
 8002730:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002734:	e00a      	b.n	800274c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	b2da      	uxtb	r2, r3
 800273a:	4908      	ldr	r1, [pc, #32]	; (800275c <__NVIC_SetPriority+0x50>)
 800273c:	79fb      	ldrb	r3, [r7, #7]
 800273e:	f003 030f 	and.w	r3, r3, #15
 8002742:	3b04      	subs	r3, #4
 8002744:	0112      	lsls	r2, r2, #4
 8002746:	b2d2      	uxtb	r2, r2
 8002748:	440b      	add	r3, r1
 800274a:	761a      	strb	r2, [r3, #24]
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	e000e100 	.word	0xe000e100
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002760:	b480      	push	{r7}
 8002762:	b089      	sub	sp, #36	; 0x24
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	f1c3 0307 	rsb	r3, r3, #7
 800277a:	2b04      	cmp	r3, #4
 800277c:	bf28      	it	cs
 800277e:	2304      	movcs	r3, #4
 8002780:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	3304      	adds	r3, #4
 8002786:	2b06      	cmp	r3, #6
 8002788:	d902      	bls.n	8002790 <NVIC_EncodePriority+0x30>
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	3b03      	subs	r3, #3
 800278e:	e000      	b.n	8002792 <NVIC_EncodePriority+0x32>
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002794:	f04f 32ff 	mov.w	r2, #4294967295
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43da      	mvns	r2, r3
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	401a      	ands	r2, r3
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027a8:	f04f 31ff 	mov.w	r1, #4294967295
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	fa01 f303 	lsl.w	r3, r1, r3
 80027b2:	43d9      	mvns	r1, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b8:	4313      	orrs	r3, r2
         );
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3724      	adds	r7, #36	; 0x24
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
	...

080027c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027d8:	d301      	bcc.n	80027de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027da:	2301      	movs	r3, #1
 80027dc:	e00f      	b.n	80027fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027de:	4a0a      	ldr	r2, [pc, #40]	; (8002808 <SysTick_Config+0x40>)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3b01      	subs	r3, #1
 80027e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027e6:	210f      	movs	r1, #15
 80027e8:	f04f 30ff 	mov.w	r0, #4294967295
 80027ec:	f7ff ff8e 	bl	800270c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f0:	4b05      	ldr	r3, [pc, #20]	; (8002808 <SysTick_Config+0x40>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027f6:	4b04      	ldr	r3, [pc, #16]	; (8002808 <SysTick_Config+0x40>)
 80027f8:	2207      	movs	r2, #7
 80027fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	e000e010 	.word	0xe000e010

0800280c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f7ff ff29 	bl	800266c <__NVIC_SetPriorityGrouping>
}
 800281a:	bf00      	nop
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002822:	b580      	push	{r7, lr}
 8002824:	b086      	sub	sp, #24
 8002826:	af00      	add	r7, sp, #0
 8002828:	4603      	mov	r3, r0
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	607a      	str	r2, [r7, #4]
 800282e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002834:	f7ff ff3e 	bl	80026b4 <__NVIC_GetPriorityGrouping>
 8002838:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	68b9      	ldr	r1, [r7, #8]
 800283e:	6978      	ldr	r0, [r7, #20]
 8002840:	f7ff ff8e 	bl	8002760 <NVIC_EncodePriority>
 8002844:	4602      	mov	r2, r0
 8002846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800284a:	4611      	mov	r1, r2
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff ff5d 	bl	800270c <__NVIC_SetPriority>
}
 8002852:	bf00      	nop
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b082      	sub	sp, #8
 800285e:	af00      	add	r7, sp, #0
 8002860:	4603      	mov	r3, r0
 8002862:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff ff31 	bl	80026d0 <__NVIC_EnableIRQ>
}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b082      	sub	sp, #8
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff ffa2 	bl	80027c8 <SysTick_Config>
 8002884:	4603      	mov	r3, r0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
	...

08002890 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002890:	b480      	push	{r7}
 8002892:	b089      	sub	sp, #36	; 0x24
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800289a:	2300      	movs	r3, #0
 800289c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800289e:	2300      	movs	r3, #0
 80028a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028a6:	2300      	movs	r3, #0
 80028a8:	61fb      	str	r3, [r7, #28]
 80028aa:	e16b      	b.n	8002b84 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028ac:	2201      	movs	r2, #1
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	4013      	ands	r3, r2
 80028be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	f040 815a 	bne.w	8002b7e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d005      	beq.n	80028e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d130      	bne.n	8002944 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	2203      	movs	r2, #3
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	43db      	mvns	r3, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4013      	ands	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	68da      	ldr	r2, [r3, #12]
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4313      	orrs	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002918:	2201      	movs	r2, #1
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4013      	ands	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	091b      	lsrs	r3, r3, #4
 800292e:	f003 0201 	and.w	r2, r3, #1
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	4313      	orrs	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	2b03      	cmp	r3, #3
 800294e:	d017      	beq.n	8002980 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	2203      	movs	r2, #3
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4013      	ands	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	4313      	orrs	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f003 0303 	and.w	r3, r3, #3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d123      	bne.n	80029d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	08da      	lsrs	r2, r3, #3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3208      	adds	r2, #8
 8002994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002998:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	f003 0307 	and.w	r3, r3, #7
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	220f      	movs	r2, #15
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	691a      	ldr	r2, [r3, #16]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	08da      	lsrs	r2, r3, #3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	3208      	adds	r2, #8
 80029ce:	69b9      	ldr	r1, [r7, #24]
 80029d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	2203      	movs	r2, #3
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f003 0203 	and.w	r2, r3, #3
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f000 80b4 	beq.w	8002b7e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	4b60      	ldr	r3, [pc, #384]	; (8002b9c <HAL_GPIO_Init+0x30c>)
 8002a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1e:	4a5f      	ldr	r2, [pc, #380]	; (8002b9c <HAL_GPIO_Init+0x30c>)
 8002a20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a24:	6453      	str	r3, [r2, #68]	; 0x44
 8002a26:	4b5d      	ldr	r3, [pc, #372]	; (8002b9c <HAL_GPIO_Init+0x30c>)
 8002a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a32:	4a5b      	ldr	r2, [pc, #364]	; (8002ba0 <HAL_GPIO_Init+0x310>)
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	089b      	lsrs	r3, r3, #2
 8002a38:	3302      	adds	r3, #2
 8002a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	220f      	movs	r2, #15
 8002a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	4013      	ands	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a52      	ldr	r2, [pc, #328]	; (8002ba4 <HAL_GPIO_Init+0x314>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d02b      	beq.n	8002ab6 <HAL_GPIO_Init+0x226>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a51      	ldr	r2, [pc, #324]	; (8002ba8 <HAL_GPIO_Init+0x318>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d025      	beq.n	8002ab2 <HAL_GPIO_Init+0x222>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a50      	ldr	r2, [pc, #320]	; (8002bac <HAL_GPIO_Init+0x31c>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d01f      	beq.n	8002aae <HAL_GPIO_Init+0x21e>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a4f      	ldr	r2, [pc, #316]	; (8002bb0 <HAL_GPIO_Init+0x320>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d019      	beq.n	8002aaa <HAL_GPIO_Init+0x21a>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a4e      	ldr	r2, [pc, #312]	; (8002bb4 <HAL_GPIO_Init+0x324>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d013      	beq.n	8002aa6 <HAL_GPIO_Init+0x216>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a4d      	ldr	r2, [pc, #308]	; (8002bb8 <HAL_GPIO_Init+0x328>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d00d      	beq.n	8002aa2 <HAL_GPIO_Init+0x212>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a4c      	ldr	r2, [pc, #304]	; (8002bbc <HAL_GPIO_Init+0x32c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d007      	beq.n	8002a9e <HAL_GPIO_Init+0x20e>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a4b      	ldr	r2, [pc, #300]	; (8002bc0 <HAL_GPIO_Init+0x330>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d101      	bne.n	8002a9a <HAL_GPIO_Init+0x20a>
 8002a96:	2307      	movs	r3, #7
 8002a98:	e00e      	b.n	8002ab8 <HAL_GPIO_Init+0x228>
 8002a9a:	2308      	movs	r3, #8
 8002a9c:	e00c      	b.n	8002ab8 <HAL_GPIO_Init+0x228>
 8002a9e:	2306      	movs	r3, #6
 8002aa0:	e00a      	b.n	8002ab8 <HAL_GPIO_Init+0x228>
 8002aa2:	2305      	movs	r3, #5
 8002aa4:	e008      	b.n	8002ab8 <HAL_GPIO_Init+0x228>
 8002aa6:	2304      	movs	r3, #4
 8002aa8:	e006      	b.n	8002ab8 <HAL_GPIO_Init+0x228>
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e004      	b.n	8002ab8 <HAL_GPIO_Init+0x228>
 8002aae:	2302      	movs	r3, #2
 8002ab0:	e002      	b.n	8002ab8 <HAL_GPIO_Init+0x228>
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e000      	b.n	8002ab8 <HAL_GPIO_Init+0x228>
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	69fa      	ldr	r2, [r7, #28]
 8002aba:	f002 0203 	and.w	r2, r2, #3
 8002abe:	0092      	lsls	r2, r2, #2
 8002ac0:	4093      	lsls	r3, r2
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ac8:	4935      	ldr	r1, [pc, #212]	; (8002ba0 <HAL_GPIO_Init+0x310>)
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	089b      	lsrs	r3, r3, #2
 8002ace:	3302      	adds	r3, #2
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ad6:	4b3b      	ldr	r3, [pc, #236]	; (8002bc4 <HAL_GPIO_Init+0x334>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002afa:	4a32      	ldr	r2, [pc, #200]	; (8002bc4 <HAL_GPIO_Init+0x334>)
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b00:	4b30      	ldr	r3, [pc, #192]	; (8002bc4 <HAL_GPIO_Init+0x334>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d003      	beq.n	8002b24 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b24:	4a27      	ldr	r2, [pc, #156]	; (8002bc4 <HAL_GPIO_Init+0x334>)
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b2a:	4b26      	ldr	r3, [pc, #152]	; (8002bc4 <HAL_GPIO_Init+0x334>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	43db      	mvns	r3, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	4013      	ands	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b4e:	4a1d      	ldr	r2, [pc, #116]	; (8002bc4 <HAL_GPIO_Init+0x334>)
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b54:	4b1b      	ldr	r3, [pc, #108]	; (8002bc4 <HAL_GPIO_Init+0x334>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	4013      	ands	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d003      	beq.n	8002b78 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b78:	4a12      	ldr	r2, [pc, #72]	; (8002bc4 <HAL_GPIO_Init+0x334>)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	3301      	adds	r3, #1
 8002b82:	61fb      	str	r3, [r7, #28]
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	2b0f      	cmp	r3, #15
 8002b88:	f67f ae90 	bls.w	80028ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b8c:	bf00      	nop
 8002b8e:	bf00      	nop
 8002b90:	3724      	adds	r7, #36	; 0x24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	40013800 	.word	0x40013800
 8002ba4:	40020000 	.word	0x40020000
 8002ba8:	40020400 	.word	0x40020400
 8002bac:	40020800 	.word	0x40020800
 8002bb0:	40020c00 	.word	0x40020c00
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	40021400 	.word	0x40021400
 8002bbc:	40021800 	.word	0x40021800
 8002bc0:	40021c00 	.word	0x40021c00
 8002bc4:	40013c00 	.word	0x40013c00

08002bc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691a      	ldr	r2, [r3, #16]
 8002bd8:	887b      	ldrh	r3, [r7, #2]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d002      	beq.n	8002be6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002be0:	2301      	movs	r3, #1
 8002be2:	73fb      	strb	r3, [r7, #15]
 8002be4:	e001      	b.n	8002bea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002be6:	2300      	movs	r3, #0
 8002be8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3714      	adds	r7, #20
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	807b      	strh	r3, [r7, #2]
 8002c04:	4613      	mov	r3, r2
 8002c06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c08:	787b      	ldrb	r3, [r7, #1]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c0e:	887a      	ldrh	r2, [r7, #2]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c14:	e003      	b.n	8002c1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c16:	887b      	ldrh	r3, [r7, #2]
 8002c18:	041a      	lsls	r2, r3, #16
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	619a      	str	r2, [r3, #24]
}
 8002c1e:	bf00      	nop
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
	...

08002c2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c36:	4b08      	ldr	r3, [pc, #32]	; (8002c58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c38:	695a      	ldr	r2, [r3, #20]
 8002c3a:	88fb      	ldrh	r3, [r7, #6]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d006      	beq.n	8002c50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c42:	4a05      	ldr	r2, [pc, #20]	; (8002c58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c44:	88fb      	ldrh	r3, [r7, #6]
 8002c46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c48:	88fb      	ldrh	r3, [r7, #6]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff f8da 	bl	8001e04 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c50:	bf00      	nop
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	40013c00 	.word	0x40013c00

08002c5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e267      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0301 	and.w	r3, r3, #1
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d075      	beq.n	8002d66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c7a:	4b88      	ldr	r3, [pc, #544]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 030c 	and.w	r3, r3, #12
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d00c      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c86:	4b85      	ldr	r3, [pc, #532]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c8e:	2b08      	cmp	r3, #8
 8002c90:	d112      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c92:	4b82      	ldr	r3, [pc, #520]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c9e:	d10b      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca0:	4b7e      	ldr	r3, [pc, #504]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d05b      	beq.n	8002d64 <HAL_RCC_OscConfig+0x108>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d157      	bne.n	8002d64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e242      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cc0:	d106      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x74>
 8002cc2:	4b76      	ldr	r3, [pc, #472]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a75      	ldr	r2, [pc, #468]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002cc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ccc:	6013      	str	r3, [r2, #0]
 8002cce:	e01d      	b.n	8002d0c <HAL_RCC_OscConfig+0xb0>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cd8:	d10c      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x98>
 8002cda:	4b70      	ldr	r3, [pc, #448]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a6f      	ldr	r2, [pc, #444]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002ce0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ce4:	6013      	str	r3, [r2, #0]
 8002ce6:	4b6d      	ldr	r3, [pc, #436]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a6c      	ldr	r2, [pc, #432]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cf0:	6013      	str	r3, [r2, #0]
 8002cf2:	e00b      	b.n	8002d0c <HAL_RCC_OscConfig+0xb0>
 8002cf4:	4b69      	ldr	r3, [pc, #420]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a68      	ldr	r2, [pc, #416]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002cfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cfe:	6013      	str	r3, [r2, #0]
 8002d00:	4b66      	ldr	r3, [pc, #408]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a65      	ldr	r2, [pc, #404]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002d06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d013      	beq.n	8002d3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d14:	f7ff fc7a 	bl	800260c <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d1c:	f7ff fc76 	bl	800260c <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b64      	cmp	r3, #100	; 0x64
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e207      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d2e:	4b5b      	ldr	r3, [pc, #364]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0f0      	beq.n	8002d1c <HAL_RCC_OscConfig+0xc0>
 8002d3a:	e014      	b.n	8002d66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3c:	f7ff fc66 	bl	800260c <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d44:	f7ff fc62 	bl	800260c <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b64      	cmp	r3, #100	; 0x64
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e1f3      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d56:	4b51      	ldr	r3, [pc, #324]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1f0      	bne.n	8002d44 <HAL_RCC_OscConfig+0xe8>
 8002d62:	e000      	b.n	8002d66 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0302 	and.w	r3, r3, #2
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d063      	beq.n	8002e3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d72:	4b4a      	ldr	r3, [pc, #296]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f003 030c 	and.w	r3, r3, #12
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00b      	beq.n	8002d96 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d7e:	4b47      	ldr	r3, [pc, #284]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d86:	2b08      	cmp	r3, #8
 8002d88:	d11c      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d8a:	4b44      	ldr	r3, [pc, #272]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d116      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d96:	4b41      	ldr	r3, [pc, #260]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d005      	beq.n	8002dae <HAL_RCC_OscConfig+0x152>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d001      	beq.n	8002dae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e1c7      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dae:	4b3b      	ldr	r3, [pc, #236]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	4937      	ldr	r1, [pc, #220]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dc2:	e03a      	b.n	8002e3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d020      	beq.n	8002e0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dcc:	4b34      	ldr	r3, [pc, #208]	; (8002ea0 <HAL_RCC_OscConfig+0x244>)
 8002dce:	2201      	movs	r2, #1
 8002dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd2:	f7ff fc1b 	bl	800260c <HAL_GetTick>
 8002dd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd8:	e008      	b.n	8002dec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dda:	f7ff fc17 	bl	800260c <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d901      	bls.n	8002dec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e1a8      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dec:	4b2b      	ldr	r3, [pc, #172]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0f0      	beq.n	8002dda <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df8:	4b28      	ldr	r3, [pc, #160]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	00db      	lsls	r3, r3, #3
 8002e06:	4925      	ldr	r1, [pc, #148]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	600b      	str	r3, [r1, #0]
 8002e0c:	e015      	b.n	8002e3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e0e:	4b24      	ldr	r3, [pc, #144]	; (8002ea0 <HAL_RCC_OscConfig+0x244>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e14:	f7ff fbfa 	bl	800260c <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e1c:	f7ff fbf6 	bl	800260c <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e187      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e2e:	4b1b      	ldr	r3, [pc, #108]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1f0      	bne.n	8002e1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d036      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d016      	beq.n	8002e7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e4e:	4b15      	ldr	r3, [pc, #84]	; (8002ea4 <HAL_RCC_OscConfig+0x248>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e54:	f7ff fbda 	bl	800260c <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e5c:	f7ff fbd6 	bl	800260c <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e167      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e6e:	4b0b      	ldr	r3, [pc, #44]	; (8002e9c <HAL_RCC_OscConfig+0x240>)
 8002e70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d0f0      	beq.n	8002e5c <HAL_RCC_OscConfig+0x200>
 8002e7a:	e01b      	b.n	8002eb4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e7c:	4b09      	ldr	r3, [pc, #36]	; (8002ea4 <HAL_RCC_OscConfig+0x248>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e82:	f7ff fbc3 	bl	800260c <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e88:	e00e      	b.n	8002ea8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e8a:	f7ff fbbf 	bl	800260c <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d907      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e150      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	42470000 	.word	0x42470000
 8002ea4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ea8:	4b88      	ldr	r3, [pc, #544]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002eaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d1ea      	bne.n	8002e8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	f000 8097 	beq.w	8002ff0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ec6:	4b81      	ldr	r3, [pc, #516]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d10f      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60bb      	str	r3, [r7, #8]
 8002ed6:	4b7d      	ldr	r3, [pc, #500]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	4a7c      	ldr	r2, [pc, #496]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ee2:	4b7a      	ldr	r3, [pc, #488]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eea:	60bb      	str	r3, [r7, #8]
 8002eec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ef2:	4b77      	ldr	r3, [pc, #476]	; (80030d0 <HAL_RCC_OscConfig+0x474>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d118      	bne.n	8002f30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002efe:	4b74      	ldr	r3, [pc, #464]	; (80030d0 <HAL_RCC_OscConfig+0x474>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a73      	ldr	r2, [pc, #460]	; (80030d0 <HAL_RCC_OscConfig+0x474>)
 8002f04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f0a:	f7ff fb7f 	bl	800260c <HAL_GetTick>
 8002f0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f10:	e008      	b.n	8002f24 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f12:	f7ff fb7b 	bl	800260c <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d901      	bls.n	8002f24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e10c      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f24:	4b6a      	ldr	r3, [pc, #424]	; (80030d0 <HAL_RCC_OscConfig+0x474>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d0f0      	beq.n	8002f12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d106      	bne.n	8002f46 <HAL_RCC_OscConfig+0x2ea>
 8002f38:	4b64      	ldr	r3, [pc, #400]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f3c:	4a63      	ldr	r2, [pc, #396]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f3e:	f043 0301 	orr.w	r3, r3, #1
 8002f42:	6713      	str	r3, [r2, #112]	; 0x70
 8002f44:	e01c      	b.n	8002f80 <HAL_RCC_OscConfig+0x324>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	2b05      	cmp	r3, #5
 8002f4c:	d10c      	bne.n	8002f68 <HAL_RCC_OscConfig+0x30c>
 8002f4e:	4b5f      	ldr	r3, [pc, #380]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f52:	4a5e      	ldr	r2, [pc, #376]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f54:	f043 0304 	orr.w	r3, r3, #4
 8002f58:	6713      	str	r3, [r2, #112]	; 0x70
 8002f5a:	4b5c      	ldr	r3, [pc, #368]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f5e:	4a5b      	ldr	r2, [pc, #364]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f60:	f043 0301 	orr.w	r3, r3, #1
 8002f64:	6713      	str	r3, [r2, #112]	; 0x70
 8002f66:	e00b      	b.n	8002f80 <HAL_RCC_OscConfig+0x324>
 8002f68:	4b58      	ldr	r3, [pc, #352]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f6c:	4a57      	ldr	r2, [pc, #348]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f6e:	f023 0301 	bic.w	r3, r3, #1
 8002f72:	6713      	str	r3, [r2, #112]	; 0x70
 8002f74:	4b55      	ldr	r3, [pc, #340]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f78:	4a54      	ldr	r2, [pc, #336]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002f7a:	f023 0304 	bic.w	r3, r3, #4
 8002f7e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d015      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f88:	f7ff fb40 	bl	800260c <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f8e:	e00a      	b.n	8002fa6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f90:	f7ff fb3c 	bl	800260c <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e0cb      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fa6:	4b49      	ldr	r3, [pc, #292]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d0ee      	beq.n	8002f90 <HAL_RCC_OscConfig+0x334>
 8002fb2:	e014      	b.n	8002fde <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fb4:	f7ff fb2a 	bl	800260c <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fba:	e00a      	b.n	8002fd2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fbc:	f7ff fb26 	bl	800260c <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e0b5      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd2:	4b3e      	ldr	r3, [pc, #248]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d1ee      	bne.n	8002fbc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fde:	7dfb      	ldrb	r3, [r7, #23]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d105      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fe4:	4b39      	ldr	r3, [pc, #228]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe8:	4a38      	ldr	r2, [pc, #224]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002fea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 80a1 	beq.w	800313c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ffa:	4b34      	ldr	r3, [pc, #208]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 030c 	and.w	r3, r3, #12
 8003002:	2b08      	cmp	r3, #8
 8003004:	d05c      	beq.n	80030c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	2b02      	cmp	r3, #2
 800300c:	d141      	bne.n	8003092 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800300e:	4b31      	ldr	r3, [pc, #196]	; (80030d4 <HAL_RCC_OscConfig+0x478>)
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003014:	f7ff fafa 	bl	800260c <HAL_GetTick>
 8003018:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800301a:	e008      	b.n	800302e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800301c:	f7ff faf6 	bl	800260c <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	2b02      	cmp	r3, #2
 8003028:	d901      	bls.n	800302e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e087      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800302e:	4b27      	ldr	r3, [pc, #156]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1f0      	bne.n	800301c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69da      	ldr	r2, [r3, #28]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a1b      	ldr	r3, [r3, #32]
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	019b      	lsls	r3, r3, #6
 800304a:	431a      	orrs	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003050:	085b      	lsrs	r3, r3, #1
 8003052:	3b01      	subs	r3, #1
 8003054:	041b      	lsls	r3, r3, #16
 8003056:	431a      	orrs	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305c:	061b      	lsls	r3, r3, #24
 800305e:	491b      	ldr	r1, [pc, #108]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003064:	4b1b      	ldr	r3, [pc, #108]	; (80030d4 <HAL_RCC_OscConfig+0x478>)
 8003066:	2201      	movs	r2, #1
 8003068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800306a:	f7ff facf 	bl	800260c <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003070:	e008      	b.n	8003084 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003072:	f7ff facb 	bl	800260c <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e05c      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003084:	4b11      	ldr	r3, [pc, #68]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0f0      	beq.n	8003072 <HAL_RCC_OscConfig+0x416>
 8003090:	e054      	b.n	800313c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003092:	4b10      	ldr	r3, [pc, #64]	; (80030d4 <HAL_RCC_OscConfig+0x478>)
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003098:	f7ff fab8 	bl	800260c <HAL_GetTick>
 800309c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800309e:	e008      	b.n	80030b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030a0:	f7ff fab4 	bl	800260c <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e045      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b2:	4b06      	ldr	r3, [pc, #24]	; (80030cc <HAL_RCC_OscConfig+0x470>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f0      	bne.n	80030a0 <HAL_RCC_OscConfig+0x444>
 80030be:	e03d      	b.n	800313c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d107      	bne.n	80030d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e038      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
 80030cc:	40023800 	.word	0x40023800
 80030d0:	40007000 	.word	0x40007000
 80030d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030d8:	4b1b      	ldr	r3, [pc, #108]	; (8003148 <HAL_RCC_OscConfig+0x4ec>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d028      	beq.n	8003138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d121      	bne.n	8003138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030fe:	429a      	cmp	r2, r3
 8003100:	d11a      	bne.n	8003138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003108:	4013      	ands	r3, r2
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800310e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003110:	4293      	cmp	r3, r2
 8003112:	d111      	bne.n	8003138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311e:	085b      	lsrs	r3, r3, #1
 8003120:	3b01      	subs	r3, #1
 8003122:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003124:	429a      	cmp	r2, r3
 8003126:	d107      	bne.n	8003138 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003132:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003134:	429a      	cmp	r2, r3
 8003136:	d001      	beq.n	800313c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e000      	b.n	800313e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3718      	adds	r7, #24
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40023800 	.word	0x40023800

0800314c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e0cc      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003160:	4b68      	ldr	r3, [pc, #416]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0307 	and.w	r3, r3, #7
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d90c      	bls.n	8003188 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800316e:	4b65      	ldr	r3, [pc, #404]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003176:	4b63      	ldr	r3, [pc, #396]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d001      	beq.n	8003188 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e0b8      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d020      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031a0:	4b59      	ldr	r3, [pc, #356]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	4a58      	ldr	r2, [pc, #352]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0308 	and.w	r3, r3, #8
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031b8:	4b53      	ldr	r3, [pc, #332]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	4a52      	ldr	r2, [pc, #328]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031c4:	4b50      	ldr	r3, [pc, #320]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	494d      	ldr	r1, [pc, #308]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d044      	beq.n	800326c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d107      	bne.n	80031fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ea:	4b47      	ldr	r3, [pc, #284]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d119      	bne.n	800322a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e07f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d003      	beq.n	800320a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003206:	2b03      	cmp	r3, #3
 8003208:	d107      	bne.n	800321a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800320a:	4b3f      	ldr	r3, [pc, #252]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e06f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800321a:	4b3b      	ldr	r3, [pc, #236]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e067      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800322a:	4b37      	ldr	r3, [pc, #220]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f023 0203 	bic.w	r2, r3, #3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4934      	ldr	r1, [pc, #208]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 8003238:	4313      	orrs	r3, r2
 800323a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800323c:	f7ff f9e6 	bl	800260c <HAL_GetTick>
 8003240:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003242:	e00a      	b.n	800325a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003244:	f7ff f9e2 	bl	800260c <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e04f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800325a:	4b2b      	ldr	r3, [pc, #172]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f003 020c 	and.w	r2, r3, #12
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	429a      	cmp	r2, r3
 800326a:	d1eb      	bne.n	8003244 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800326c:	4b25      	ldr	r3, [pc, #148]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	429a      	cmp	r2, r3
 8003278:	d20c      	bcs.n	8003294 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800327a:	4b22      	ldr	r3, [pc, #136]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	b2d2      	uxtb	r2, r2
 8003280:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003282:	4b20      	ldr	r3, [pc, #128]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	683a      	ldr	r2, [r7, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d001      	beq.n	8003294 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e032      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032a0:	4b19      	ldr	r3, [pc, #100]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4916      	ldr	r1, [pc, #88]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0308 	and.w	r3, r3, #8
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d009      	beq.n	80032d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032be:	4b12      	ldr	r3, [pc, #72]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	490e      	ldr	r1, [pc, #56]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032d2:	f000 f821 	bl	8003318 <HAL_RCC_GetSysClockFreq>
 80032d6:	4602      	mov	r2, r0
 80032d8:	4b0b      	ldr	r3, [pc, #44]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	490a      	ldr	r1, [pc, #40]	; (800330c <HAL_RCC_ClockConfig+0x1c0>)
 80032e4:	5ccb      	ldrb	r3, [r1, r3]
 80032e6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ea:	4a09      	ldr	r2, [pc, #36]	; (8003310 <HAL_RCC_ClockConfig+0x1c4>)
 80032ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80032ee:	4b09      	ldr	r3, [pc, #36]	; (8003314 <HAL_RCC_ClockConfig+0x1c8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7ff f946 	bl	8002584 <HAL_InitTick>

  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40023c00 	.word	0x40023c00
 8003308:	40023800 	.word	0x40023800
 800330c:	080050ec 	.word	0x080050ec
 8003310:	2000001c 	.word	0x2000001c
 8003314:	20000020 	.word	0x20000020

08003318 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003318:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800331c:	b094      	sub	sp, #80	; 0x50
 800331e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003320:	2300      	movs	r3, #0
 8003322:	647b      	str	r3, [r7, #68]	; 0x44
 8003324:	2300      	movs	r3, #0
 8003326:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003328:	2300      	movs	r3, #0
 800332a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800332c:	2300      	movs	r3, #0
 800332e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003330:	4b79      	ldr	r3, [pc, #484]	; (8003518 <HAL_RCC_GetSysClockFreq+0x200>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f003 030c 	and.w	r3, r3, #12
 8003338:	2b08      	cmp	r3, #8
 800333a:	d00d      	beq.n	8003358 <HAL_RCC_GetSysClockFreq+0x40>
 800333c:	2b08      	cmp	r3, #8
 800333e:	f200 80e1 	bhi.w	8003504 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <HAL_RCC_GetSysClockFreq+0x34>
 8003346:	2b04      	cmp	r3, #4
 8003348:	d003      	beq.n	8003352 <HAL_RCC_GetSysClockFreq+0x3a>
 800334a:	e0db      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800334c:	4b73      	ldr	r3, [pc, #460]	; (800351c <HAL_RCC_GetSysClockFreq+0x204>)
 800334e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003350:	e0db      	b.n	800350a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003352:	4b73      	ldr	r3, [pc, #460]	; (8003520 <HAL_RCC_GetSysClockFreq+0x208>)
 8003354:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003356:	e0d8      	b.n	800350a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003358:	4b6f      	ldr	r3, [pc, #444]	; (8003518 <HAL_RCC_GetSysClockFreq+0x200>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003360:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003362:	4b6d      	ldr	r3, [pc, #436]	; (8003518 <HAL_RCC_GetSysClockFreq+0x200>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d063      	beq.n	8003436 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800336e:	4b6a      	ldr	r3, [pc, #424]	; (8003518 <HAL_RCC_GetSysClockFreq+0x200>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	099b      	lsrs	r3, r3, #6
 8003374:	2200      	movs	r2, #0
 8003376:	63bb      	str	r3, [r7, #56]	; 0x38
 8003378:	63fa      	str	r2, [r7, #60]	; 0x3c
 800337a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800337c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003380:	633b      	str	r3, [r7, #48]	; 0x30
 8003382:	2300      	movs	r3, #0
 8003384:	637b      	str	r3, [r7, #52]	; 0x34
 8003386:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800338a:	4622      	mov	r2, r4
 800338c:	462b      	mov	r3, r5
 800338e:	f04f 0000 	mov.w	r0, #0
 8003392:	f04f 0100 	mov.w	r1, #0
 8003396:	0159      	lsls	r1, r3, #5
 8003398:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800339c:	0150      	lsls	r0, r2, #5
 800339e:	4602      	mov	r2, r0
 80033a0:	460b      	mov	r3, r1
 80033a2:	4621      	mov	r1, r4
 80033a4:	1a51      	subs	r1, r2, r1
 80033a6:	6139      	str	r1, [r7, #16]
 80033a8:	4629      	mov	r1, r5
 80033aa:	eb63 0301 	sbc.w	r3, r3, r1
 80033ae:	617b      	str	r3, [r7, #20]
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	f04f 0300 	mov.w	r3, #0
 80033b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033bc:	4659      	mov	r1, fp
 80033be:	018b      	lsls	r3, r1, #6
 80033c0:	4651      	mov	r1, sl
 80033c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033c6:	4651      	mov	r1, sl
 80033c8:	018a      	lsls	r2, r1, #6
 80033ca:	4651      	mov	r1, sl
 80033cc:	ebb2 0801 	subs.w	r8, r2, r1
 80033d0:	4659      	mov	r1, fp
 80033d2:	eb63 0901 	sbc.w	r9, r3, r1
 80033d6:	f04f 0200 	mov.w	r2, #0
 80033da:	f04f 0300 	mov.w	r3, #0
 80033de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033ea:	4690      	mov	r8, r2
 80033ec:	4699      	mov	r9, r3
 80033ee:	4623      	mov	r3, r4
 80033f0:	eb18 0303 	adds.w	r3, r8, r3
 80033f4:	60bb      	str	r3, [r7, #8]
 80033f6:	462b      	mov	r3, r5
 80033f8:	eb49 0303 	adc.w	r3, r9, r3
 80033fc:	60fb      	str	r3, [r7, #12]
 80033fe:	f04f 0200 	mov.w	r2, #0
 8003402:	f04f 0300 	mov.w	r3, #0
 8003406:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800340a:	4629      	mov	r1, r5
 800340c:	024b      	lsls	r3, r1, #9
 800340e:	4621      	mov	r1, r4
 8003410:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003414:	4621      	mov	r1, r4
 8003416:	024a      	lsls	r2, r1, #9
 8003418:	4610      	mov	r0, r2
 800341a:	4619      	mov	r1, r3
 800341c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800341e:	2200      	movs	r2, #0
 8003420:	62bb      	str	r3, [r7, #40]	; 0x28
 8003422:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003424:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003428:	f7fc ff22 	bl	8000270 <__aeabi_uldivmod>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4613      	mov	r3, r2
 8003432:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003434:	e058      	b.n	80034e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003436:	4b38      	ldr	r3, [pc, #224]	; (8003518 <HAL_RCC_GetSysClockFreq+0x200>)
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	099b      	lsrs	r3, r3, #6
 800343c:	2200      	movs	r2, #0
 800343e:	4618      	mov	r0, r3
 8003440:	4611      	mov	r1, r2
 8003442:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003446:	623b      	str	r3, [r7, #32]
 8003448:	2300      	movs	r3, #0
 800344a:	627b      	str	r3, [r7, #36]	; 0x24
 800344c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003450:	4642      	mov	r2, r8
 8003452:	464b      	mov	r3, r9
 8003454:	f04f 0000 	mov.w	r0, #0
 8003458:	f04f 0100 	mov.w	r1, #0
 800345c:	0159      	lsls	r1, r3, #5
 800345e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003462:	0150      	lsls	r0, r2, #5
 8003464:	4602      	mov	r2, r0
 8003466:	460b      	mov	r3, r1
 8003468:	4641      	mov	r1, r8
 800346a:	ebb2 0a01 	subs.w	sl, r2, r1
 800346e:	4649      	mov	r1, r9
 8003470:	eb63 0b01 	sbc.w	fp, r3, r1
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	f04f 0300 	mov.w	r3, #0
 800347c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003480:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003484:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003488:	ebb2 040a 	subs.w	r4, r2, sl
 800348c:	eb63 050b 	sbc.w	r5, r3, fp
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	f04f 0300 	mov.w	r3, #0
 8003498:	00eb      	lsls	r3, r5, #3
 800349a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800349e:	00e2      	lsls	r2, r4, #3
 80034a0:	4614      	mov	r4, r2
 80034a2:	461d      	mov	r5, r3
 80034a4:	4643      	mov	r3, r8
 80034a6:	18e3      	adds	r3, r4, r3
 80034a8:	603b      	str	r3, [r7, #0]
 80034aa:	464b      	mov	r3, r9
 80034ac:	eb45 0303 	adc.w	r3, r5, r3
 80034b0:	607b      	str	r3, [r7, #4]
 80034b2:	f04f 0200 	mov.w	r2, #0
 80034b6:	f04f 0300 	mov.w	r3, #0
 80034ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034be:	4629      	mov	r1, r5
 80034c0:	028b      	lsls	r3, r1, #10
 80034c2:	4621      	mov	r1, r4
 80034c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034c8:	4621      	mov	r1, r4
 80034ca:	028a      	lsls	r2, r1, #10
 80034cc:	4610      	mov	r0, r2
 80034ce:	4619      	mov	r1, r3
 80034d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034d2:	2200      	movs	r2, #0
 80034d4:	61bb      	str	r3, [r7, #24]
 80034d6:	61fa      	str	r2, [r7, #28]
 80034d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034dc:	f7fc fec8 	bl	8000270 <__aeabi_uldivmod>
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	4613      	mov	r3, r2
 80034e6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80034e8:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <HAL_RCC_GetSysClockFreq+0x200>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	0c1b      	lsrs	r3, r3, #16
 80034ee:	f003 0303 	and.w	r3, r3, #3
 80034f2:	3301      	adds	r3, #1
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80034f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003500:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003502:	e002      	b.n	800350a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003504:	4b05      	ldr	r3, [pc, #20]	; (800351c <HAL_RCC_GetSysClockFreq+0x204>)
 8003506:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003508:	bf00      	nop
    }
  }
  return sysclockfreq;
 800350a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800350c:	4618      	mov	r0, r3
 800350e:	3750      	adds	r7, #80	; 0x50
 8003510:	46bd      	mov	sp, r7
 8003512:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003516:	bf00      	nop
 8003518:	40023800 	.word	0x40023800
 800351c:	00f42400 	.word	0x00f42400
 8003520:	007a1200 	.word	0x007a1200

08003524 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d101      	bne.n	8003536 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e041      	b.n	80035ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d106      	bne.n	8003550 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f7fe ff60 	bl	8002410 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2202      	movs	r2, #2
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	3304      	adds	r3, #4
 8003560:	4619      	mov	r1, r3
 8003562:	4610      	mov	r0, r2
 8003564:	f000 fcea 	bl	8003f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b085      	sub	sp, #20
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d001      	beq.n	80035dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e04e      	b.n	800367a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f042 0201 	orr.w	r2, r2, #1
 80035f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a23      	ldr	r2, [pc, #140]	; (8003688 <HAL_TIM_Base_Start_IT+0xc4>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d022      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x80>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003606:	d01d      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x80>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a1f      	ldr	r2, [pc, #124]	; (800368c <HAL_TIM_Base_Start_IT+0xc8>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d018      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x80>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a1e      	ldr	r2, [pc, #120]	; (8003690 <HAL_TIM_Base_Start_IT+0xcc>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d013      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x80>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a1c      	ldr	r2, [pc, #112]	; (8003694 <HAL_TIM_Base_Start_IT+0xd0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00e      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x80>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a1b      	ldr	r2, [pc, #108]	; (8003698 <HAL_TIM_Base_Start_IT+0xd4>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d009      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x80>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a19      	ldr	r2, [pc, #100]	; (800369c <HAL_TIM_Base_Start_IT+0xd8>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d004      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x80>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a18      	ldr	r2, [pc, #96]	; (80036a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d111      	bne.n	8003668 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b06      	cmp	r3, #6
 8003654:	d010      	beq.n	8003678 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f042 0201 	orr.w	r2, r2, #1
 8003664:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003666:	e007      	b.n	8003678 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f042 0201 	orr.w	r2, r2, #1
 8003676:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	40010000 	.word	0x40010000
 800368c:	40000400 	.word	0x40000400
 8003690:	40000800 	.word	0x40000800
 8003694:	40000c00 	.word	0x40000c00
 8003698:	40010400 	.word	0x40010400
 800369c:	40014000 	.word	0x40014000
 80036a0:	40001800 	.word	0x40001800

080036a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e041      	b.n	800373a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d106      	bne.n	80036d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 f839 	bl	8003742 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2202      	movs	r2, #2
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3304      	adds	r3, #4
 80036e0:	4619      	mov	r1, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f000 fc2a 	bl	8003f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
	...

08003758 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d109      	bne.n	800377c <HAL_TIM_PWM_Start+0x24>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b01      	cmp	r3, #1
 8003772:	bf14      	ite	ne
 8003774:	2301      	movne	r3, #1
 8003776:	2300      	moveq	r3, #0
 8003778:	b2db      	uxtb	r3, r3
 800377a:	e022      	b.n	80037c2 <HAL_TIM_PWM_Start+0x6a>
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	2b04      	cmp	r3, #4
 8003780:	d109      	bne.n	8003796 <HAL_TIM_PWM_Start+0x3e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b01      	cmp	r3, #1
 800378c:	bf14      	ite	ne
 800378e:	2301      	movne	r3, #1
 8003790:	2300      	moveq	r3, #0
 8003792:	b2db      	uxtb	r3, r3
 8003794:	e015      	b.n	80037c2 <HAL_TIM_PWM_Start+0x6a>
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	2b08      	cmp	r3, #8
 800379a:	d109      	bne.n	80037b0 <HAL_TIM_PWM_Start+0x58>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	bf14      	ite	ne
 80037a8:	2301      	movne	r3, #1
 80037aa:	2300      	moveq	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	e008      	b.n	80037c2 <HAL_TIM_PWM_Start+0x6a>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	bf14      	ite	ne
 80037bc:	2301      	movne	r3, #1
 80037be:	2300      	moveq	r3, #0
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e07c      	b.n	80038c4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d104      	bne.n	80037da <HAL_TIM_PWM_Start+0x82>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037d8:	e013      	b.n	8003802 <HAL_TIM_PWM_Start+0xaa>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	2b04      	cmp	r3, #4
 80037de:	d104      	bne.n	80037ea <HAL_TIM_PWM_Start+0x92>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2202      	movs	r2, #2
 80037e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037e8:	e00b      	b.n	8003802 <HAL_TIM_PWM_Start+0xaa>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	d104      	bne.n	80037fa <HAL_TIM_PWM_Start+0xa2>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037f8:	e003      	b.n	8003802 <HAL_TIM_PWM_Start+0xaa>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2202      	movs	r2, #2
 80037fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2201      	movs	r2, #1
 8003808:	6839      	ldr	r1, [r7, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f000 fe80 	bl	8004510 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a2d      	ldr	r2, [pc, #180]	; (80038cc <HAL_TIM_PWM_Start+0x174>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d004      	beq.n	8003824 <HAL_TIM_PWM_Start+0xcc>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a2c      	ldr	r2, [pc, #176]	; (80038d0 <HAL_TIM_PWM_Start+0x178>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d101      	bne.n	8003828 <HAL_TIM_PWM_Start+0xd0>
 8003824:	2301      	movs	r3, #1
 8003826:	e000      	b.n	800382a <HAL_TIM_PWM_Start+0xd2>
 8003828:	2300      	movs	r3, #0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d007      	beq.n	800383e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800383c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a22      	ldr	r2, [pc, #136]	; (80038cc <HAL_TIM_PWM_Start+0x174>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d022      	beq.n	800388e <HAL_TIM_PWM_Start+0x136>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003850:	d01d      	beq.n	800388e <HAL_TIM_PWM_Start+0x136>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a1f      	ldr	r2, [pc, #124]	; (80038d4 <HAL_TIM_PWM_Start+0x17c>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d018      	beq.n	800388e <HAL_TIM_PWM_Start+0x136>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a1d      	ldr	r2, [pc, #116]	; (80038d8 <HAL_TIM_PWM_Start+0x180>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d013      	beq.n	800388e <HAL_TIM_PWM_Start+0x136>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a1c      	ldr	r2, [pc, #112]	; (80038dc <HAL_TIM_PWM_Start+0x184>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d00e      	beq.n	800388e <HAL_TIM_PWM_Start+0x136>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a16      	ldr	r2, [pc, #88]	; (80038d0 <HAL_TIM_PWM_Start+0x178>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d009      	beq.n	800388e <HAL_TIM_PWM_Start+0x136>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a18      	ldr	r2, [pc, #96]	; (80038e0 <HAL_TIM_PWM_Start+0x188>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d004      	beq.n	800388e <HAL_TIM_PWM_Start+0x136>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a16      	ldr	r2, [pc, #88]	; (80038e4 <HAL_TIM_PWM_Start+0x18c>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d111      	bne.n	80038b2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b06      	cmp	r3, #6
 800389e:	d010      	beq.n	80038c2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f042 0201 	orr.w	r2, r2, #1
 80038ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b0:	e007      	b.n	80038c2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f042 0201 	orr.w	r2, r2, #1
 80038c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3710      	adds	r7, #16
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40010000 	.word	0x40010000
 80038d0:	40010400 	.word	0x40010400
 80038d4:	40000400 	.word	0x40000400
 80038d8:	40000800 	.word	0x40000800
 80038dc:	40000c00 	.word	0x40000c00
 80038e0:	40014000 	.word	0x40014000
 80038e4:	40001800 	.word	0x40001800

080038e8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2200      	movs	r2, #0
 80038f8:	6839      	ldr	r1, [r7, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 fe08 	bl	8004510 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a2e      	ldr	r2, [pc, #184]	; (80039c0 <HAL_TIM_PWM_Stop+0xd8>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d004      	beq.n	8003914 <HAL_TIM_PWM_Stop+0x2c>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a2d      	ldr	r2, [pc, #180]	; (80039c4 <HAL_TIM_PWM_Stop+0xdc>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d101      	bne.n	8003918 <HAL_TIM_PWM_Stop+0x30>
 8003914:	2301      	movs	r3, #1
 8003916:	e000      	b.n	800391a <HAL_TIM_PWM_Stop+0x32>
 8003918:	2300      	movs	r3, #0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d017      	beq.n	800394e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6a1a      	ldr	r2, [r3, #32]
 8003924:	f241 1311 	movw	r3, #4369	; 0x1111
 8003928:	4013      	ands	r3, r2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10f      	bne.n	800394e <HAL_TIM_PWM_Stop+0x66>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	6a1a      	ldr	r2, [r3, #32]
 8003934:	f240 4344 	movw	r3, #1092	; 0x444
 8003938:	4013      	ands	r3, r2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d107      	bne.n	800394e <HAL_TIM_PWM_Stop+0x66>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800394c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	6a1a      	ldr	r2, [r3, #32]
 8003954:	f241 1311 	movw	r3, #4369	; 0x1111
 8003958:	4013      	ands	r3, r2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10f      	bne.n	800397e <HAL_TIM_PWM_Stop+0x96>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	6a1a      	ldr	r2, [r3, #32]
 8003964:	f240 4344 	movw	r3, #1092	; 0x444
 8003968:	4013      	ands	r3, r2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d107      	bne.n	800397e <HAL_TIM_PWM_Stop+0x96>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 0201 	bic.w	r2, r2, #1
 800397c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d104      	bne.n	800398e <HAL_TIM_PWM_Stop+0xa6>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800398c:	e013      	b.n	80039b6 <HAL_TIM_PWM_Stop+0xce>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b04      	cmp	r3, #4
 8003992:	d104      	bne.n	800399e <HAL_TIM_PWM_Stop+0xb6>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800399c:	e00b      	b.n	80039b6 <HAL_TIM_PWM_Stop+0xce>
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	2b08      	cmp	r3, #8
 80039a2:	d104      	bne.n	80039ae <HAL_TIM_PWM_Stop+0xc6>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039ac:	e003      	b.n	80039b6 <HAL_TIM_PWM_Stop+0xce>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3708      	adds	r7, #8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40010000 	.word	0x40010000
 80039c4:	40010400 	.word	0x40010400

080039c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d122      	bne.n	8003a24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d11b      	bne.n	8003a24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f06f 0202 	mvn.w	r2, #2
 80039f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 fa77 	bl	8003efe <HAL_TIM_IC_CaptureCallback>
 8003a10:	e005      	b.n	8003a1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 fa69 	bl	8003eea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 fa7a 	bl	8003f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	f003 0304 	and.w	r3, r3, #4
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d122      	bne.n	8003a78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	f003 0304 	and.w	r3, r3, #4
 8003a3c:	2b04      	cmp	r3, #4
 8003a3e:	d11b      	bne.n	8003a78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f06f 0204 	mvn.w	r2, #4
 8003a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 fa4d 	bl	8003efe <HAL_TIM_IC_CaptureCallback>
 8003a64:	e005      	b.n	8003a72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 fa3f 	bl	8003eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 fa50 	bl	8003f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b08      	cmp	r3, #8
 8003a84:	d122      	bne.n	8003acc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f003 0308 	and.w	r3, r3, #8
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d11b      	bne.n	8003acc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f06f 0208 	mvn.w	r2, #8
 8003a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2204      	movs	r2, #4
 8003aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 fa23 	bl	8003efe <HAL_TIM_IC_CaptureCallback>
 8003ab8:	e005      	b.n	8003ac6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 fa15 	bl	8003eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 fa26 	bl	8003f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	f003 0310 	and.w	r3, r3, #16
 8003ad6:	2b10      	cmp	r3, #16
 8003ad8:	d122      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f003 0310 	and.w	r3, r3, #16
 8003ae4:	2b10      	cmp	r3, #16
 8003ae6:	d11b      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f06f 0210 	mvn.w	r2, #16
 8003af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2208      	movs	r2, #8
 8003af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f9f9 	bl	8003efe <HAL_TIM_IC_CaptureCallback>
 8003b0c:	e005      	b.n	8003b1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f9eb 	bl	8003eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f9fc 	bl	8003f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d10e      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0301 	and.w	r3, r3, #1
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d107      	bne.n	8003b4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0201 	mvn.w	r2, #1
 8003b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7fe f91a 	bl	8001d80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b56:	2b80      	cmp	r3, #128	; 0x80
 8003b58:	d10e      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b64:	2b80      	cmp	r3, #128	; 0x80
 8003b66:	d107      	bne.n	8003b78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 fd78 	bl	8004668 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b82:	2b40      	cmp	r3, #64	; 0x40
 8003b84:	d10e      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b90:	2b40      	cmp	r3, #64	; 0x40
 8003b92:	d107      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f9c1 	bl	8003f26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	d10e      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f003 0320 	and.w	r3, r3, #32
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	d107      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f06f 0220 	mvn.w	r2, #32
 8003bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 fd42 	bl	8004654 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bd0:	bf00      	nop
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be4:	2300      	movs	r3, #0
 8003be6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e0ae      	b.n	8003d54 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b0c      	cmp	r3, #12
 8003c02:	f200 809f 	bhi.w	8003d44 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c06:	a201      	add	r2, pc, #4	; (adr r2, 8003c0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c0c:	08003c41 	.word	0x08003c41
 8003c10:	08003d45 	.word	0x08003d45
 8003c14:	08003d45 	.word	0x08003d45
 8003c18:	08003d45 	.word	0x08003d45
 8003c1c:	08003c81 	.word	0x08003c81
 8003c20:	08003d45 	.word	0x08003d45
 8003c24:	08003d45 	.word	0x08003d45
 8003c28:	08003d45 	.word	0x08003d45
 8003c2c:	08003cc3 	.word	0x08003cc3
 8003c30:	08003d45 	.word	0x08003d45
 8003c34:	08003d45 	.word	0x08003d45
 8003c38:	08003d45 	.word	0x08003d45
 8003c3c:	08003d03 	.word	0x08003d03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68b9      	ldr	r1, [r7, #8]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 fa18 	bl	800407c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	699a      	ldr	r2, [r3, #24]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0208 	orr.w	r2, r2, #8
 8003c5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	699a      	ldr	r2, [r3, #24]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0204 	bic.w	r2, r2, #4
 8003c6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	6999      	ldr	r1, [r3, #24]
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	691a      	ldr	r2, [r3, #16]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	619a      	str	r2, [r3, #24]
      break;
 8003c7e:	e064      	b.n	8003d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68b9      	ldr	r1, [r7, #8]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f000 fa68 	bl	800415c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699a      	ldr	r2, [r3, #24]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	699a      	ldr	r2, [r3, #24]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003caa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6999      	ldr	r1, [r3, #24]
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	021a      	lsls	r2, r3, #8
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	619a      	str	r2, [r3, #24]
      break;
 8003cc0:	e043      	b.n	8003d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68b9      	ldr	r1, [r7, #8]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f000 fabd 	bl	8004248 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	69da      	ldr	r2, [r3, #28]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f042 0208 	orr.w	r2, r2, #8
 8003cdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	69da      	ldr	r2, [r3, #28]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f022 0204 	bic.w	r2, r2, #4
 8003cec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	69d9      	ldr	r1, [r3, #28]
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	691a      	ldr	r2, [r3, #16]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	61da      	str	r2, [r3, #28]
      break;
 8003d00:	e023      	b.n	8003d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68b9      	ldr	r1, [r7, #8]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 fb11 	bl	8004330 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	69da      	ldr	r2, [r3, #28]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	69da      	ldr	r2, [r3, #28]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	69d9      	ldr	r1, [r3, #28]
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	021a      	lsls	r2, r3, #8
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	61da      	str	r2, [r3, #28]
      break;
 8003d42:	e002      	b.n	8003d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	75fb      	strb	r3, [r7, #23]
      break;
 8003d48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3718      	adds	r7, #24
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d66:	2300      	movs	r3, #0
 8003d68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d101      	bne.n	8003d78 <HAL_TIM_ConfigClockSource+0x1c>
 8003d74:	2302      	movs	r3, #2
 8003d76:	e0b4      	b.n	8003ee2 <HAL_TIM_ConfigClockSource+0x186>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68ba      	ldr	r2, [r7, #8]
 8003da6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003db0:	d03e      	beq.n	8003e30 <HAL_TIM_ConfigClockSource+0xd4>
 8003db2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003db6:	f200 8087 	bhi.w	8003ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8003dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dbe:	f000 8086 	beq.w	8003ece <HAL_TIM_ConfigClockSource+0x172>
 8003dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dc6:	d87f      	bhi.n	8003ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc8:	2b70      	cmp	r3, #112	; 0x70
 8003dca:	d01a      	beq.n	8003e02 <HAL_TIM_ConfigClockSource+0xa6>
 8003dcc:	2b70      	cmp	r3, #112	; 0x70
 8003dce:	d87b      	bhi.n	8003ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd0:	2b60      	cmp	r3, #96	; 0x60
 8003dd2:	d050      	beq.n	8003e76 <HAL_TIM_ConfigClockSource+0x11a>
 8003dd4:	2b60      	cmp	r3, #96	; 0x60
 8003dd6:	d877      	bhi.n	8003ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd8:	2b50      	cmp	r3, #80	; 0x50
 8003dda:	d03c      	beq.n	8003e56 <HAL_TIM_ConfigClockSource+0xfa>
 8003ddc:	2b50      	cmp	r3, #80	; 0x50
 8003dde:	d873      	bhi.n	8003ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8003de0:	2b40      	cmp	r3, #64	; 0x40
 8003de2:	d058      	beq.n	8003e96 <HAL_TIM_ConfigClockSource+0x13a>
 8003de4:	2b40      	cmp	r3, #64	; 0x40
 8003de6:	d86f      	bhi.n	8003ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8003de8:	2b30      	cmp	r3, #48	; 0x30
 8003dea:	d064      	beq.n	8003eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8003dec:	2b30      	cmp	r3, #48	; 0x30
 8003dee:	d86b      	bhi.n	8003ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8003df0:	2b20      	cmp	r3, #32
 8003df2:	d060      	beq.n	8003eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8003df4:	2b20      	cmp	r3, #32
 8003df6:	d867      	bhi.n	8003ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d05c      	beq.n	8003eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8003dfc:	2b10      	cmp	r3, #16
 8003dfe:	d05a      	beq.n	8003eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8003e00:	e062      	b.n	8003ec8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6818      	ldr	r0, [r3, #0]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	6899      	ldr	r1, [r3, #8]
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	f000 fb5d 	bl	80044d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	609a      	str	r2, [r3, #8]
      break;
 8003e2e:	e04f      	b.n	8003ed0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6818      	ldr	r0, [r3, #0]
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	6899      	ldr	r1, [r3, #8]
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f000 fb46 	bl	80044d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e52:	609a      	str	r2, [r3, #8]
      break;
 8003e54:	e03c      	b.n	8003ed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6818      	ldr	r0, [r3, #0]
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	6859      	ldr	r1, [r3, #4]
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	461a      	mov	r2, r3
 8003e64:	f000 faba 	bl	80043dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2150      	movs	r1, #80	; 0x50
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f000 fb13 	bl	800449a <TIM_ITRx_SetConfig>
      break;
 8003e74:	e02c      	b.n	8003ed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6818      	ldr	r0, [r3, #0]
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	6859      	ldr	r1, [r3, #4]
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	461a      	mov	r2, r3
 8003e84:	f000 fad9 	bl	800443a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2160      	movs	r1, #96	; 0x60
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 fb03 	bl	800449a <TIM_ITRx_SetConfig>
      break;
 8003e94:	e01c      	b.n	8003ed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6818      	ldr	r0, [r3, #0]
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	6859      	ldr	r1, [r3, #4]
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	f000 fa9a 	bl	80043dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2140      	movs	r1, #64	; 0x40
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f000 faf3 	bl	800449a <TIM_ITRx_SetConfig>
      break;
 8003eb4:	e00c      	b.n	8003ed0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	4610      	mov	r0, r2
 8003ec2:	f000 faea 	bl	800449a <TIM_ITRx_SetConfig>
      break;
 8003ec6:	e003      	b.n	8003ed0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	73fb      	strb	r3, [r7, #15]
      break;
 8003ecc:	e000      	b.n	8003ed0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003ece:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003efe:	b480      	push	{r7}
 8003f00:	b083      	sub	sp, #12
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b083      	sub	sp, #12
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f2e:	bf00      	nop
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
	...

08003f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a40      	ldr	r2, [pc, #256]	; (8004050 <TIM_Base_SetConfig+0x114>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d013      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f5a:	d00f      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a3d      	ldr	r2, [pc, #244]	; (8004054 <TIM_Base_SetConfig+0x118>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d00b      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a3c      	ldr	r2, [pc, #240]	; (8004058 <TIM_Base_SetConfig+0x11c>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d007      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a3b      	ldr	r2, [pc, #236]	; (800405c <TIM_Base_SetConfig+0x120>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d003      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a3a      	ldr	r2, [pc, #232]	; (8004060 <TIM_Base_SetConfig+0x124>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d108      	bne.n	8003f8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a2f      	ldr	r2, [pc, #188]	; (8004050 <TIM_Base_SetConfig+0x114>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d02b      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f9c:	d027      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a2c      	ldr	r2, [pc, #176]	; (8004054 <TIM_Base_SetConfig+0x118>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d023      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a2b      	ldr	r2, [pc, #172]	; (8004058 <TIM_Base_SetConfig+0x11c>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d01f      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a2a      	ldr	r2, [pc, #168]	; (800405c <TIM_Base_SetConfig+0x120>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d01b      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a29      	ldr	r2, [pc, #164]	; (8004060 <TIM_Base_SetConfig+0x124>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d017      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a28      	ldr	r2, [pc, #160]	; (8004064 <TIM_Base_SetConfig+0x128>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d013      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a27      	ldr	r2, [pc, #156]	; (8004068 <TIM_Base_SetConfig+0x12c>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00f      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a26      	ldr	r2, [pc, #152]	; (800406c <TIM_Base_SetConfig+0x130>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d00b      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a25      	ldr	r2, [pc, #148]	; (8004070 <TIM_Base_SetConfig+0x134>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d007      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a24      	ldr	r2, [pc, #144]	; (8004074 <TIM_Base_SetConfig+0x138>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d003      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a23      	ldr	r2, [pc, #140]	; (8004078 <TIM_Base_SetConfig+0x13c>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d108      	bne.n	8004000 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	4313      	orrs	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68fa      	ldr	r2, [r7, #12]
 8004012:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a0a      	ldr	r2, [pc, #40]	; (8004050 <TIM_Base_SetConfig+0x114>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d003      	beq.n	8004034 <TIM_Base_SetConfig+0xf8>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a0c      	ldr	r2, [pc, #48]	; (8004060 <TIM_Base_SetConfig+0x124>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d103      	bne.n	800403c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	691a      	ldr	r2, [r3, #16]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	615a      	str	r2, [r3, #20]
}
 8004042:	bf00      	nop
 8004044:	3714      	adds	r7, #20
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	40010000 	.word	0x40010000
 8004054:	40000400 	.word	0x40000400
 8004058:	40000800 	.word	0x40000800
 800405c:	40000c00 	.word	0x40000c00
 8004060:	40010400 	.word	0x40010400
 8004064:	40014000 	.word	0x40014000
 8004068:	40014400 	.word	0x40014400
 800406c:	40014800 	.word	0x40014800
 8004070:	40001800 	.word	0x40001800
 8004074:	40001c00 	.word	0x40001c00
 8004078:	40002000 	.word	0x40002000

0800407c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800407c:	b480      	push	{r7}
 800407e:	b087      	sub	sp, #28
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	f023 0201 	bic.w	r2, r3, #1
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f023 0303 	bic.w	r3, r3, #3
 80040b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f023 0302 	bic.w	r3, r3, #2
 80040c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a20      	ldr	r2, [pc, #128]	; (8004154 <TIM_OC1_SetConfig+0xd8>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d003      	beq.n	80040e0 <TIM_OC1_SetConfig+0x64>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a1f      	ldr	r2, [pc, #124]	; (8004158 <TIM_OC1_SetConfig+0xdc>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d10c      	bne.n	80040fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f023 0308 	bic.w	r3, r3, #8
 80040e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f023 0304 	bic.w	r3, r3, #4
 80040f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a15      	ldr	r2, [pc, #84]	; (8004154 <TIM_OC1_SetConfig+0xd8>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d003      	beq.n	800410a <TIM_OC1_SetConfig+0x8e>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a14      	ldr	r2, [pc, #80]	; (8004158 <TIM_OC1_SetConfig+0xdc>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d111      	bne.n	800412e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004110:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004118:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	4313      	orrs	r3, r2
 8004122:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	4313      	orrs	r3, r2
 800412c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	697a      	ldr	r2, [r7, #20]
 8004146:	621a      	str	r2, [r3, #32]
}
 8004148:	bf00      	nop
 800414a:	371c      	adds	r7, #28
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr
 8004154:	40010000 	.word	0x40010000
 8004158:	40010400 	.word	0x40010400

0800415c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800415c:	b480      	push	{r7}
 800415e:	b087      	sub	sp, #28
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	f023 0210 	bic.w	r2, r3, #16
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800418a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004192:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	021b      	lsls	r3, r3, #8
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	4313      	orrs	r3, r2
 800419e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f023 0320 	bic.w	r3, r3, #32
 80041a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	011b      	lsls	r3, r3, #4
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a22      	ldr	r2, [pc, #136]	; (8004240 <TIM_OC2_SetConfig+0xe4>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d003      	beq.n	80041c4 <TIM_OC2_SetConfig+0x68>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a21      	ldr	r2, [pc, #132]	; (8004244 <TIM_OC2_SetConfig+0xe8>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d10d      	bne.n	80041e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	011b      	lsls	r3, r3, #4
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a17      	ldr	r2, [pc, #92]	; (8004240 <TIM_OC2_SetConfig+0xe4>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d003      	beq.n	80041f0 <TIM_OC2_SetConfig+0x94>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a16      	ldr	r2, [pc, #88]	; (8004244 <TIM_OC2_SetConfig+0xe8>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d113      	bne.n	8004218 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	693a      	ldr	r2, [r7, #16]
 8004208:	4313      	orrs	r3, r2
 800420a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	4313      	orrs	r3, r2
 8004216:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	697a      	ldr	r2, [r7, #20]
 8004230:	621a      	str	r2, [r3, #32]
}
 8004232:	bf00      	nop
 8004234:	371c      	adds	r7, #28
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	40010000 	.word	0x40010000
 8004244:	40010400 	.word	0x40010400

08004248 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004248:	b480      	push	{r7}
 800424a:	b087      	sub	sp, #28
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f023 0303 	bic.w	r3, r3, #3
 800427e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	4313      	orrs	r3, r2
 8004288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	021b      	lsls	r3, r3, #8
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	4313      	orrs	r3, r2
 800429c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a21      	ldr	r2, [pc, #132]	; (8004328 <TIM_OC3_SetConfig+0xe0>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d003      	beq.n	80042ae <TIM_OC3_SetConfig+0x66>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a20      	ldr	r2, [pc, #128]	; (800432c <TIM_OC3_SetConfig+0xe4>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d10d      	bne.n	80042ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	021b      	lsls	r3, r3, #8
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	4313      	orrs	r3, r2
 80042c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a16      	ldr	r2, [pc, #88]	; (8004328 <TIM_OC3_SetConfig+0xe0>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d003      	beq.n	80042da <TIM_OC3_SetConfig+0x92>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a15      	ldr	r2, [pc, #84]	; (800432c <TIM_OC3_SetConfig+0xe4>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d113      	bne.n	8004302 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80042e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	011b      	lsls	r3, r3, #4
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	011b      	lsls	r3, r3, #4
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	4313      	orrs	r3, r2
 8004300:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	621a      	str	r2, [r3, #32]
}
 800431c:	bf00      	nop
 800431e:	371c      	adds	r7, #28
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	40010000 	.word	0x40010000
 800432c:	40010400 	.word	0x40010400

08004330 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004330:	b480      	push	{r7}
 8004332:	b087      	sub	sp, #28
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a1b      	ldr	r3, [r3, #32]
 800434a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800435e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004366:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	021b      	lsls	r3, r3, #8
 800436e:	68fa      	ldr	r2, [r7, #12]
 8004370:	4313      	orrs	r3, r2
 8004372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800437a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	031b      	lsls	r3, r3, #12
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	4313      	orrs	r3, r2
 8004386:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a12      	ldr	r2, [pc, #72]	; (80043d4 <TIM_OC4_SetConfig+0xa4>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d003      	beq.n	8004398 <TIM_OC4_SetConfig+0x68>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a11      	ldr	r2, [pc, #68]	; (80043d8 <TIM_OC4_SetConfig+0xa8>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d109      	bne.n	80043ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800439e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	695b      	ldr	r3, [r3, #20]
 80043a4:	019b      	lsls	r3, r3, #6
 80043a6:	697a      	ldr	r2, [r7, #20]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	621a      	str	r2, [r3, #32]
}
 80043c6:	bf00      	nop
 80043c8:	371c      	adds	r7, #28
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	40010000 	.word	0x40010000
 80043d8:	40010400 	.word	0x40010400

080043dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043dc:	b480      	push	{r7}
 80043de:	b087      	sub	sp, #28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6a1b      	ldr	r3, [r3, #32]
 80043ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	f023 0201 	bic.w	r2, r3, #1
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004406:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	011b      	lsls	r3, r3, #4
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	4313      	orrs	r3, r2
 8004410:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f023 030a 	bic.w	r3, r3, #10
 8004418:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	4313      	orrs	r3, r2
 8004420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	621a      	str	r2, [r3, #32]
}
 800442e:	bf00      	nop
 8004430:	371c      	adds	r7, #28
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800443a:	b480      	push	{r7}
 800443c:	b087      	sub	sp, #28
 800443e:	af00      	add	r7, sp, #0
 8004440:	60f8      	str	r0, [r7, #12]
 8004442:	60b9      	str	r1, [r7, #8]
 8004444:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6a1b      	ldr	r3, [r3, #32]
 800444a:	f023 0210 	bic.w	r2, r3, #16
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004464:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	031b      	lsls	r3, r3, #12
 800446a:	697a      	ldr	r2, [r7, #20]
 800446c:	4313      	orrs	r3, r2
 800446e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004476:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	011b      	lsls	r3, r3, #4
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	4313      	orrs	r3, r2
 8004480:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	621a      	str	r2, [r3, #32]
}
 800448e:	bf00      	nop
 8004490:	371c      	adds	r7, #28
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr

0800449a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800449a:	b480      	push	{r7}
 800449c:	b085      	sub	sp, #20
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
 80044a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044b2:	683a      	ldr	r2, [r7, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	f043 0307 	orr.w	r3, r3, #7
 80044bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	609a      	str	r2, [r3, #8]
}
 80044c4:	bf00      	nop
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b087      	sub	sp, #28
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
 80044dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	021a      	lsls	r2, r3, #8
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	431a      	orrs	r2, r3
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	609a      	str	r2, [r3, #8]
}
 8004504:	bf00      	nop
 8004506:	371c      	adds	r7, #28
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004510:	b480      	push	{r7}
 8004512:	b087      	sub	sp, #28
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 031f 	and.w	r3, r3, #31
 8004522:	2201      	movs	r2, #1
 8004524:	fa02 f303 	lsl.w	r3, r2, r3
 8004528:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6a1a      	ldr	r2, [r3, #32]
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	43db      	mvns	r3, r3
 8004532:	401a      	ands	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6a1a      	ldr	r2, [r3, #32]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f003 031f 	and.w	r3, r3, #31
 8004542:	6879      	ldr	r1, [r7, #4]
 8004544:	fa01 f303 	lsl.w	r3, r1, r3
 8004548:	431a      	orrs	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	621a      	str	r2, [r3, #32]
}
 800454e:	bf00      	nop
 8004550:	371c      	adds	r7, #28
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
	...

0800455c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800455c:	b480      	push	{r7}
 800455e:	b085      	sub	sp, #20
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004570:	2302      	movs	r3, #2
 8004572:	e05a      	b.n	800462a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2202      	movs	r2, #2
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800459a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a21      	ldr	r2, [pc, #132]	; (8004638 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d022      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c0:	d01d      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a1d      	ldr	r2, [pc, #116]	; (800463c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d018      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a1b      	ldr	r2, [pc, #108]	; (8004640 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d013      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a1a      	ldr	r2, [pc, #104]	; (8004644 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d00e      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a18      	ldr	r2, [pc, #96]	; (8004648 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d009      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a17      	ldr	r2, [pc, #92]	; (800464c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d004      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a15      	ldr	r2, [pc, #84]	; (8004650 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d10c      	bne.n	8004618 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004604:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	4313      	orrs	r3, r2
 800460e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68ba      	ldr	r2, [r7, #8]
 8004616:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3714      	adds	r7, #20
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	40010000 	.word	0x40010000
 800463c:	40000400 	.word	0x40000400
 8004640:	40000800 	.word	0x40000800
 8004644:	40000c00 	.word	0x40000c00
 8004648:	40010400 	.word	0x40010400
 800464c:	40014000 	.word	0x40014000
 8004650:	40001800 	.word	0x40001800

08004654 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <__errno>:
 800467c:	4b01      	ldr	r3, [pc, #4]	; (8004684 <__errno+0x8>)
 800467e:	6818      	ldr	r0, [r3, #0]
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	20000028 	.word	0x20000028

08004688 <__libc_init_array>:
 8004688:	b570      	push	{r4, r5, r6, lr}
 800468a:	4d0d      	ldr	r5, [pc, #52]	; (80046c0 <__libc_init_array+0x38>)
 800468c:	4c0d      	ldr	r4, [pc, #52]	; (80046c4 <__libc_init_array+0x3c>)
 800468e:	1b64      	subs	r4, r4, r5
 8004690:	10a4      	asrs	r4, r4, #2
 8004692:	2600      	movs	r6, #0
 8004694:	42a6      	cmp	r6, r4
 8004696:	d109      	bne.n	80046ac <__libc_init_array+0x24>
 8004698:	4d0b      	ldr	r5, [pc, #44]	; (80046c8 <__libc_init_array+0x40>)
 800469a:	4c0c      	ldr	r4, [pc, #48]	; (80046cc <__libc_init_array+0x44>)
 800469c:	f000 fc8e 	bl	8004fbc <_init>
 80046a0:	1b64      	subs	r4, r4, r5
 80046a2:	10a4      	asrs	r4, r4, #2
 80046a4:	2600      	movs	r6, #0
 80046a6:	42a6      	cmp	r6, r4
 80046a8:	d105      	bne.n	80046b6 <__libc_init_array+0x2e>
 80046aa:	bd70      	pop	{r4, r5, r6, pc}
 80046ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80046b0:	4798      	blx	r3
 80046b2:	3601      	adds	r6, #1
 80046b4:	e7ee      	b.n	8004694 <__libc_init_array+0xc>
 80046b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80046ba:	4798      	blx	r3
 80046bc:	3601      	adds	r6, #1
 80046be:	e7f2      	b.n	80046a6 <__libc_init_array+0x1e>
 80046c0:	08005138 	.word	0x08005138
 80046c4:	08005138 	.word	0x08005138
 80046c8:	08005138 	.word	0x08005138
 80046cc:	0800513c 	.word	0x0800513c

080046d0 <memset>:
 80046d0:	4402      	add	r2, r0
 80046d2:	4603      	mov	r3, r0
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d100      	bne.n	80046da <memset+0xa>
 80046d8:	4770      	bx	lr
 80046da:	f803 1b01 	strb.w	r1, [r3], #1
 80046de:	e7f9      	b.n	80046d4 <memset+0x4>

080046e0 <siprintf>:
 80046e0:	b40e      	push	{r1, r2, r3}
 80046e2:	b500      	push	{lr}
 80046e4:	b09c      	sub	sp, #112	; 0x70
 80046e6:	ab1d      	add	r3, sp, #116	; 0x74
 80046e8:	9002      	str	r0, [sp, #8]
 80046ea:	9006      	str	r0, [sp, #24]
 80046ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80046f0:	4809      	ldr	r0, [pc, #36]	; (8004718 <siprintf+0x38>)
 80046f2:	9107      	str	r1, [sp, #28]
 80046f4:	9104      	str	r1, [sp, #16]
 80046f6:	4909      	ldr	r1, [pc, #36]	; (800471c <siprintf+0x3c>)
 80046f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80046fc:	9105      	str	r1, [sp, #20]
 80046fe:	6800      	ldr	r0, [r0, #0]
 8004700:	9301      	str	r3, [sp, #4]
 8004702:	a902      	add	r1, sp, #8
 8004704:	f000 f868 	bl	80047d8 <_svfiprintf_r>
 8004708:	9b02      	ldr	r3, [sp, #8]
 800470a:	2200      	movs	r2, #0
 800470c:	701a      	strb	r2, [r3, #0]
 800470e:	b01c      	add	sp, #112	; 0x70
 8004710:	f85d eb04 	ldr.w	lr, [sp], #4
 8004714:	b003      	add	sp, #12
 8004716:	4770      	bx	lr
 8004718:	20000028 	.word	0x20000028
 800471c:	ffff0208 	.word	0xffff0208

08004720 <__ssputs_r>:
 8004720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004724:	688e      	ldr	r6, [r1, #8]
 8004726:	429e      	cmp	r6, r3
 8004728:	4682      	mov	sl, r0
 800472a:	460c      	mov	r4, r1
 800472c:	4690      	mov	r8, r2
 800472e:	461f      	mov	r7, r3
 8004730:	d838      	bhi.n	80047a4 <__ssputs_r+0x84>
 8004732:	898a      	ldrh	r2, [r1, #12]
 8004734:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004738:	d032      	beq.n	80047a0 <__ssputs_r+0x80>
 800473a:	6825      	ldr	r5, [r4, #0]
 800473c:	6909      	ldr	r1, [r1, #16]
 800473e:	eba5 0901 	sub.w	r9, r5, r1
 8004742:	6965      	ldr	r5, [r4, #20]
 8004744:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004748:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800474c:	3301      	adds	r3, #1
 800474e:	444b      	add	r3, r9
 8004750:	106d      	asrs	r5, r5, #1
 8004752:	429d      	cmp	r5, r3
 8004754:	bf38      	it	cc
 8004756:	461d      	movcc	r5, r3
 8004758:	0553      	lsls	r3, r2, #21
 800475a:	d531      	bpl.n	80047c0 <__ssputs_r+0xa0>
 800475c:	4629      	mov	r1, r5
 800475e:	f000 fb63 	bl	8004e28 <_malloc_r>
 8004762:	4606      	mov	r6, r0
 8004764:	b950      	cbnz	r0, 800477c <__ssputs_r+0x5c>
 8004766:	230c      	movs	r3, #12
 8004768:	f8ca 3000 	str.w	r3, [sl]
 800476c:	89a3      	ldrh	r3, [r4, #12]
 800476e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004772:	81a3      	strh	r3, [r4, #12]
 8004774:	f04f 30ff 	mov.w	r0, #4294967295
 8004778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800477c:	6921      	ldr	r1, [r4, #16]
 800477e:	464a      	mov	r2, r9
 8004780:	f000 fabe 	bl	8004d00 <memcpy>
 8004784:	89a3      	ldrh	r3, [r4, #12]
 8004786:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800478a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800478e:	81a3      	strh	r3, [r4, #12]
 8004790:	6126      	str	r6, [r4, #16]
 8004792:	6165      	str	r5, [r4, #20]
 8004794:	444e      	add	r6, r9
 8004796:	eba5 0509 	sub.w	r5, r5, r9
 800479a:	6026      	str	r6, [r4, #0]
 800479c:	60a5      	str	r5, [r4, #8]
 800479e:	463e      	mov	r6, r7
 80047a0:	42be      	cmp	r6, r7
 80047a2:	d900      	bls.n	80047a6 <__ssputs_r+0x86>
 80047a4:	463e      	mov	r6, r7
 80047a6:	6820      	ldr	r0, [r4, #0]
 80047a8:	4632      	mov	r2, r6
 80047aa:	4641      	mov	r1, r8
 80047ac:	f000 fab6 	bl	8004d1c <memmove>
 80047b0:	68a3      	ldr	r3, [r4, #8]
 80047b2:	1b9b      	subs	r3, r3, r6
 80047b4:	60a3      	str	r3, [r4, #8]
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	4433      	add	r3, r6
 80047ba:	6023      	str	r3, [r4, #0]
 80047bc:	2000      	movs	r0, #0
 80047be:	e7db      	b.n	8004778 <__ssputs_r+0x58>
 80047c0:	462a      	mov	r2, r5
 80047c2:	f000 fba5 	bl	8004f10 <_realloc_r>
 80047c6:	4606      	mov	r6, r0
 80047c8:	2800      	cmp	r0, #0
 80047ca:	d1e1      	bne.n	8004790 <__ssputs_r+0x70>
 80047cc:	6921      	ldr	r1, [r4, #16]
 80047ce:	4650      	mov	r0, sl
 80047d0:	f000 fabe 	bl	8004d50 <_free_r>
 80047d4:	e7c7      	b.n	8004766 <__ssputs_r+0x46>
	...

080047d8 <_svfiprintf_r>:
 80047d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047dc:	4698      	mov	r8, r3
 80047de:	898b      	ldrh	r3, [r1, #12]
 80047e0:	061b      	lsls	r3, r3, #24
 80047e2:	b09d      	sub	sp, #116	; 0x74
 80047e4:	4607      	mov	r7, r0
 80047e6:	460d      	mov	r5, r1
 80047e8:	4614      	mov	r4, r2
 80047ea:	d50e      	bpl.n	800480a <_svfiprintf_r+0x32>
 80047ec:	690b      	ldr	r3, [r1, #16]
 80047ee:	b963      	cbnz	r3, 800480a <_svfiprintf_r+0x32>
 80047f0:	2140      	movs	r1, #64	; 0x40
 80047f2:	f000 fb19 	bl	8004e28 <_malloc_r>
 80047f6:	6028      	str	r0, [r5, #0]
 80047f8:	6128      	str	r0, [r5, #16]
 80047fa:	b920      	cbnz	r0, 8004806 <_svfiprintf_r+0x2e>
 80047fc:	230c      	movs	r3, #12
 80047fe:	603b      	str	r3, [r7, #0]
 8004800:	f04f 30ff 	mov.w	r0, #4294967295
 8004804:	e0d1      	b.n	80049aa <_svfiprintf_r+0x1d2>
 8004806:	2340      	movs	r3, #64	; 0x40
 8004808:	616b      	str	r3, [r5, #20]
 800480a:	2300      	movs	r3, #0
 800480c:	9309      	str	r3, [sp, #36]	; 0x24
 800480e:	2320      	movs	r3, #32
 8004810:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004814:	f8cd 800c 	str.w	r8, [sp, #12]
 8004818:	2330      	movs	r3, #48	; 0x30
 800481a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80049c4 <_svfiprintf_r+0x1ec>
 800481e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004822:	f04f 0901 	mov.w	r9, #1
 8004826:	4623      	mov	r3, r4
 8004828:	469a      	mov	sl, r3
 800482a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800482e:	b10a      	cbz	r2, 8004834 <_svfiprintf_r+0x5c>
 8004830:	2a25      	cmp	r2, #37	; 0x25
 8004832:	d1f9      	bne.n	8004828 <_svfiprintf_r+0x50>
 8004834:	ebba 0b04 	subs.w	fp, sl, r4
 8004838:	d00b      	beq.n	8004852 <_svfiprintf_r+0x7a>
 800483a:	465b      	mov	r3, fp
 800483c:	4622      	mov	r2, r4
 800483e:	4629      	mov	r1, r5
 8004840:	4638      	mov	r0, r7
 8004842:	f7ff ff6d 	bl	8004720 <__ssputs_r>
 8004846:	3001      	adds	r0, #1
 8004848:	f000 80aa 	beq.w	80049a0 <_svfiprintf_r+0x1c8>
 800484c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800484e:	445a      	add	r2, fp
 8004850:	9209      	str	r2, [sp, #36]	; 0x24
 8004852:	f89a 3000 	ldrb.w	r3, [sl]
 8004856:	2b00      	cmp	r3, #0
 8004858:	f000 80a2 	beq.w	80049a0 <_svfiprintf_r+0x1c8>
 800485c:	2300      	movs	r3, #0
 800485e:	f04f 32ff 	mov.w	r2, #4294967295
 8004862:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004866:	f10a 0a01 	add.w	sl, sl, #1
 800486a:	9304      	str	r3, [sp, #16]
 800486c:	9307      	str	r3, [sp, #28]
 800486e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004872:	931a      	str	r3, [sp, #104]	; 0x68
 8004874:	4654      	mov	r4, sl
 8004876:	2205      	movs	r2, #5
 8004878:	f814 1b01 	ldrb.w	r1, [r4], #1
 800487c:	4851      	ldr	r0, [pc, #324]	; (80049c4 <_svfiprintf_r+0x1ec>)
 800487e:	f7fb fca7 	bl	80001d0 <memchr>
 8004882:	9a04      	ldr	r2, [sp, #16]
 8004884:	b9d8      	cbnz	r0, 80048be <_svfiprintf_r+0xe6>
 8004886:	06d0      	lsls	r0, r2, #27
 8004888:	bf44      	itt	mi
 800488a:	2320      	movmi	r3, #32
 800488c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004890:	0711      	lsls	r1, r2, #28
 8004892:	bf44      	itt	mi
 8004894:	232b      	movmi	r3, #43	; 0x2b
 8004896:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800489a:	f89a 3000 	ldrb.w	r3, [sl]
 800489e:	2b2a      	cmp	r3, #42	; 0x2a
 80048a0:	d015      	beq.n	80048ce <_svfiprintf_r+0xf6>
 80048a2:	9a07      	ldr	r2, [sp, #28]
 80048a4:	4654      	mov	r4, sl
 80048a6:	2000      	movs	r0, #0
 80048a8:	f04f 0c0a 	mov.w	ip, #10
 80048ac:	4621      	mov	r1, r4
 80048ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048b2:	3b30      	subs	r3, #48	; 0x30
 80048b4:	2b09      	cmp	r3, #9
 80048b6:	d94e      	bls.n	8004956 <_svfiprintf_r+0x17e>
 80048b8:	b1b0      	cbz	r0, 80048e8 <_svfiprintf_r+0x110>
 80048ba:	9207      	str	r2, [sp, #28]
 80048bc:	e014      	b.n	80048e8 <_svfiprintf_r+0x110>
 80048be:	eba0 0308 	sub.w	r3, r0, r8
 80048c2:	fa09 f303 	lsl.w	r3, r9, r3
 80048c6:	4313      	orrs	r3, r2
 80048c8:	9304      	str	r3, [sp, #16]
 80048ca:	46a2      	mov	sl, r4
 80048cc:	e7d2      	b.n	8004874 <_svfiprintf_r+0x9c>
 80048ce:	9b03      	ldr	r3, [sp, #12]
 80048d0:	1d19      	adds	r1, r3, #4
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	9103      	str	r1, [sp, #12]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	bfbb      	ittet	lt
 80048da:	425b      	neglt	r3, r3
 80048dc:	f042 0202 	orrlt.w	r2, r2, #2
 80048e0:	9307      	strge	r3, [sp, #28]
 80048e2:	9307      	strlt	r3, [sp, #28]
 80048e4:	bfb8      	it	lt
 80048e6:	9204      	strlt	r2, [sp, #16]
 80048e8:	7823      	ldrb	r3, [r4, #0]
 80048ea:	2b2e      	cmp	r3, #46	; 0x2e
 80048ec:	d10c      	bne.n	8004908 <_svfiprintf_r+0x130>
 80048ee:	7863      	ldrb	r3, [r4, #1]
 80048f0:	2b2a      	cmp	r3, #42	; 0x2a
 80048f2:	d135      	bne.n	8004960 <_svfiprintf_r+0x188>
 80048f4:	9b03      	ldr	r3, [sp, #12]
 80048f6:	1d1a      	adds	r2, r3, #4
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	9203      	str	r2, [sp, #12]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	bfb8      	it	lt
 8004900:	f04f 33ff 	movlt.w	r3, #4294967295
 8004904:	3402      	adds	r4, #2
 8004906:	9305      	str	r3, [sp, #20]
 8004908:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80049d4 <_svfiprintf_r+0x1fc>
 800490c:	7821      	ldrb	r1, [r4, #0]
 800490e:	2203      	movs	r2, #3
 8004910:	4650      	mov	r0, sl
 8004912:	f7fb fc5d 	bl	80001d0 <memchr>
 8004916:	b140      	cbz	r0, 800492a <_svfiprintf_r+0x152>
 8004918:	2340      	movs	r3, #64	; 0x40
 800491a:	eba0 000a 	sub.w	r0, r0, sl
 800491e:	fa03 f000 	lsl.w	r0, r3, r0
 8004922:	9b04      	ldr	r3, [sp, #16]
 8004924:	4303      	orrs	r3, r0
 8004926:	3401      	adds	r4, #1
 8004928:	9304      	str	r3, [sp, #16]
 800492a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800492e:	4826      	ldr	r0, [pc, #152]	; (80049c8 <_svfiprintf_r+0x1f0>)
 8004930:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004934:	2206      	movs	r2, #6
 8004936:	f7fb fc4b 	bl	80001d0 <memchr>
 800493a:	2800      	cmp	r0, #0
 800493c:	d038      	beq.n	80049b0 <_svfiprintf_r+0x1d8>
 800493e:	4b23      	ldr	r3, [pc, #140]	; (80049cc <_svfiprintf_r+0x1f4>)
 8004940:	bb1b      	cbnz	r3, 800498a <_svfiprintf_r+0x1b2>
 8004942:	9b03      	ldr	r3, [sp, #12]
 8004944:	3307      	adds	r3, #7
 8004946:	f023 0307 	bic.w	r3, r3, #7
 800494a:	3308      	adds	r3, #8
 800494c:	9303      	str	r3, [sp, #12]
 800494e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004950:	4433      	add	r3, r6
 8004952:	9309      	str	r3, [sp, #36]	; 0x24
 8004954:	e767      	b.n	8004826 <_svfiprintf_r+0x4e>
 8004956:	fb0c 3202 	mla	r2, ip, r2, r3
 800495a:	460c      	mov	r4, r1
 800495c:	2001      	movs	r0, #1
 800495e:	e7a5      	b.n	80048ac <_svfiprintf_r+0xd4>
 8004960:	2300      	movs	r3, #0
 8004962:	3401      	adds	r4, #1
 8004964:	9305      	str	r3, [sp, #20]
 8004966:	4619      	mov	r1, r3
 8004968:	f04f 0c0a 	mov.w	ip, #10
 800496c:	4620      	mov	r0, r4
 800496e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004972:	3a30      	subs	r2, #48	; 0x30
 8004974:	2a09      	cmp	r2, #9
 8004976:	d903      	bls.n	8004980 <_svfiprintf_r+0x1a8>
 8004978:	2b00      	cmp	r3, #0
 800497a:	d0c5      	beq.n	8004908 <_svfiprintf_r+0x130>
 800497c:	9105      	str	r1, [sp, #20]
 800497e:	e7c3      	b.n	8004908 <_svfiprintf_r+0x130>
 8004980:	fb0c 2101 	mla	r1, ip, r1, r2
 8004984:	4604      	mov	r4, r0
 8004986:	2301      	movs	r3, #1
 8004988:	e7f0      	b.n	800496c <_svfiprintf_r+0x194>
 800498a:	ab03      	add	r3, sp, #12
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	462a      	mov	r2, r5
 8004990:	4b0f      	ldr	r3, [pc, #60]	; (80049d0 <_svfiprintf_r+0x1f8>)
 8004992:	a904      	add	r1, sp, #16
 8004994:	4638      	mov	r0, r7
 8004996:	f3af 8000 	nop.w
 800499a:	1c42      	adds	r2, r0, #1
 800499c:	4606      	mov	r6, r0
 800499e:	d1d6      	bne.n	800494e <_svfiprintf_r+0x176>
 80049a0:	89ab      	ldrh	r3, [r5, #12]
 80049a2:	065b      	lsls	r3, r3, #25
 80049a4:	f53f af2c 	bmi.w	8004800 <_svfiprintf_r+0x28>
 80049a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80049aa:	b01d      	add	sp, #116	; 0x74
 80049ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049b0:	ab03      	add	r3, sp, #12
 80049b2:	9300      	str	r3, [sp, #0]
 80049b4:	462a      	mov	r2, r5
 80049b6:	4b06      	ldr	r3, [pc, #24]	; (80049d0 <_svfiprintf_r+0x1f8>)
 80049b8:	a904      	add	r1, sp, #16
 80049ba:	4638      	mov	r0, r7
 80049bc:	f000 f87a 	bl	8004ab4 <_printf_i>
 80049c0:	e7eb      	b.n	800499a <_svfiprintf_r+0x1c2>
 80049c2:	bf00      	nop
 80049c4:	080050fc 	.word	0x080050fc
 80049c8:	08005106 	.word	0x08005106
 80049cc:	00000000 	.word	0x00000000
 80049d0:	08004721 	.word	0x08004721
 80049d4:	08005102 	.word	0x08005102

080049d8 <_printf_common>:
 80049d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049dc:	4616      	mov	r6, r2
 80049de:	4699      	mov	r9, r3
 80049e0:	688a      	ldr	r2, [r1, #8]
 80049e2:	690b      	ldr	r3, [r1, #16]
 80049e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049e8:	4293      	cmp	r3, r2
 80049ea:	bfb8      	it	lt
 80049ec:	4613      	movlt	r3, r2
 80049ee:	6033      	str	r3, [r6, #0]
 80049f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049f4:	4607      	mov	r7, r0
 80049f6:	460c      	mov	r4, r1
 80049f8:	b10a      	cbz	r2, 80049fe <_printf_common+0x26>
 80049fa:	3301      	adds	r3, #1
 80049fc:	6033      	str	r3, [r6, #0]
 80049fe:	6823      	ldr	r3, [r4, #0]
 8004a00:	0699      	lsls	r1, r3, #26
 8004a02:	bf42      	ittt	mi
 8004a04:	6833      	ldrmi	r3, [r6, #0]
 8004a06:	3302      	addmi	r3, #2
 8004a08:	6033      	strmi	r3, [r6, #0]
 8004a0a:	6825      	ldr	r5, [r4, #0]
 8004a0c:	f015 0506 	ands.w	r5, r5, #6
 8004a10:	d106      	bne.n	8004a20 <_printf_common+0x48>
 8004a12:	f104 0a19 	add.w	sl, r4, #25
 8004a16:	68e3      	ldr	r3, [r4, #12]
 8004a18:	6832      	ldr	r2, [r6, #0]
 8004a1a:	1a9b      	subs	r3, r3, r2
 8004a1c:	42ab      	cmp	r3, r5
 8004a1e:	dc26      	bgt.n	8004a6e <_printf_common+0x96>
 8004a20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a24:	1e13      	subs	r3, r2, #0
 8004a26:	6822      	ldr	r2, [r4, #0]
 8004a28:	bf18      	it	ne
 8004a2a:	2301      	movne	r3, #1
 8004a2c:	0692      	lsls	r2, r2, #26
 8004a2e:	d42b      	bmi.n	8004a88 <_printf_common+0xb0>
 8004a30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a34:	4649      	mov	r1, r9
 8004a36:	4638      	mov	r0, r7
 8004a38:	47c0      	blx	r8
 8004a3a:	3001      	adds	r0, #1
 8004a3c:	d01e      	beq.n	8004a7c <_printf_common+0xa4>
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	68e5      	ldr	r5, [r4, #12]
 8004a42:	6832      	ldr	r2, [r6, #0]
 8004a44:	f003 0306 	and.w	r3, r3, #6
 8004a48:	2b04      	cmp	r3, #4
 8004a4a:	bf08      	it	eq
 8004a4c:	1aad      	subeq	r5, r5, r2
 8004a4e:	68a3      	ldr	r3, [r4, #8]
 8004a50:	6922      	ldr	r2, [r4, #16]
 8004a52:	bf0c      	ite	eq
 8004a54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a58:	2500      	movne	r5, #0
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	bfc4      	itt	gt
 8004a5e:	1a9b      	subgt	r3, r3, r2
 8004a60:	18ed      	addgt	r5, r5, r3
 8004a62:	2600      	movs	r6, #0
 8004a64:	341a      	adds	r4, #26
 8004a66:	42b5      	cmp	r5, r6
 8004a68:	d11a      	bne.n	8004aa0 <_printf_common+0xc8>
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	e008      	b.n	8004a80 <_printf_common+0xa8>
 8004a6e:	2301      	movs	r3, #1
 8004a70:	4652      	mov	r2, sl
 8004a72:	4649      	mov	r1, r9
 8004a74:	4638      	mov	r0, r7
 8004a76:	47c0      	blx	r8
 8004a78:	3001      	adds	r0, #1
 8004a7a:	d103      	bne.n	8004a84 <_printf_common+0xac>
 8004a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a84:	3501      	adds	r5, #1
 8004a86:	e7c6      	b.n	8004a16 <_printf_common+0x3e>
 8004a88:	18e1      	adds	r1, r4, r3
 8004a8a:	1c5a      	adds	r2, r3, #1
 8004a8c:	2030      	movs	r0, #48	; 0x30
 8004a8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a92:	4422      	add	r2, r4
 8004a94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a9c:	3302      	adds	r3, #2
 8004a9e:	e7c7      	b.n	8004a30 <_printf_common+0x58>
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	4622      	mov	r2, r4
 8004aa4:	4649      	mov	r1, r9
 8004aa6:	4638      	mov	r0, r7
 8004aa8:	47c0      	blx	r8
 8004aaa:	3001      	adds	r0, #1
 8004aac:	d0e6      	beq.n	8004a7c <_printf_common+0xa4>
 8004aae:	3601      	adds	r6, #1
 8004ab0:	e7d9      	b.n	8004a66 <_printf_common+0x8e>
	...

08004ab4 <_printf_i>:
 8004ab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ab8:	7e0f      	ldrb	r7, [r1, #24]
 8004aba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004abc:	2f78      	cmp	r7, #120	; 0x78
 8004abe:	4691      	mov	r9, r2
 8004ac0:	4680      	mov	r8, r0
 8004ac2:	460c      	mov	r4, r1
 8004ac4:	469a      	mov	sl, r3
 8004ac6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004aca:	d807      	bhi.n	8004adc <_printf_i+0x28>
 8004acc:	2f62      	cmp	r7, #98	; 0x62
 8004ace:	d80a      	bhi.n	8004ae6 <_printf_i+0x32>
 8004ad0:	2f00      	cmp	r7, #0
 8004ad2:	f000 80d8 	beq.w	8004c86 <_printf_i+0x1d2>
 8004ad6:	2f58      	cmp	r7, #88	; 0x58
 8004ad8:	f000 80a3 	beq.w	8004c22 <_printf_i+0x16e>
 8004adc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ae0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ae4:	e03a      	b.n	8004b5c <_printf_i+0xa8>
 8004ae6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004aea:	2b15      	cmp	r3, #21
 8004aec:	d8f6      	bhi.n	8004adc <_printf_i+0x28>
 8004aee:	a101      	add	r1, pc, #4	; (adr r1, 8004af4 <_printf_i+0x40>)
 8004af0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004af4:	08004b4d 	.word	0x08004b4d
 8004af8:	08004b61 	.word	0x08004b61
 8004afc:	08004add 	.word	0x08004add
 8004b00:	08004add 	.word	0x08004add
 8004b04:	08004add 	.word	0x08004add
 8004b08:	08004add 	.word	0x08004add
 8004b0c:	08004b61 	.word	0x08004b61
 8004b10:	08004add 	.word	0x08004add
 8004b14:	08004add 	.word	0x08004add
 8004b18:	08004add 	.word	0x08004add
 8004b1c:	08004add 	.word	0x08004add
 8004b20:	08004c6d 	.word	0x08004c6d
 8004b24:	08004b91 	.word	0x08004b91
 8004b28:	08004c4f 	.word	0x08004c4f
 8004b2c:	08004add 	.word	0x08004add
 8004b30:	08004add 	.word	0x08004add
 8004b34:	08004c8f 	.word	0x08004c8f
 8004b38:	08004add 	.word	0x08004add
 8004b3c:	08004b91 	.word	0x08004b91
 8004b40:	08004add 	.word	0x08004add
 8004b44:	08004add 	.word	0x08004add
 8004b48:	08004c57 	.word	0x08004c57
 8004b4c:	682b      	ldr	r3, [r5, #0]
 8004b4e:	1d1a      	adds	r2, r3, #4
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	602a      	str	r2, [r5, #0]
 8004b54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e0a3      	b.n	8004ca8 <_printf_i+0x1f4>
 8004b60:	6820      	ldr	r0, [r4, #0]
 8004b62:	6829      	ldr	r1, [r5, #0]
 8004b64:	0606      	lsls	r6, r0, #24
 8004b66:	f101 0304 	add.w	r3, r1, #4
 8004b6a:	d50a      	bpl.n	8004b82 <_printf_i+0xce>
 8004b6c:	680e      	ldr	r6, [r1, #0]
 8004b6e:	602b      	str	r3, [r5, #0]
 8004b70:	2e00      	cmp	r6, #0
 8004b72:	da03      	bge.n	8004b7c <_printf_i+0xc8>
 8004b74:	232d      	movs	r3, #45	; 0x2d
 8004b76:	4276      	negs	r6, r6
 8004b78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b7c:	485e      	ldr	r0, [pc, #376]	; (8004cf8 <_printf_i+0x244>)
 8004b7e:	230a      	movs	r3, #10
 8004b80:	e019      	b.n	8004bb6 <_printf_i+0x102>
 8004b82:	680e      	ldr	r6, [r1, #0]
 8004b84:	602b      	str	r3, [r5, #0]
 8004b86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b8a:	bf18      	it	ne
 8004b8c:	b236      	sxthne	r6, r6
 8004b8e:	e7ef      	b.n	8004b70 <_printf_i+0xbc>
 8004b90:	682b      	ldr	r3, [r5, #0]
 8004b92:	6820      	ldr	r0, [r4, #0]
 8004b94:	1d19      	adds	r1, r3, #4
 8004b96:	6029      	str	r1, [r5, #0]
 8004b98:	0601      	lsls	r1, r0, #24
 8004b9a:	d501      	bpl.n	8004ba0 <_printf_i+0xec>
 8004b9c:	681e      	ldr	r6, [r3, #0]
 8004b9e:	e002      	b.n	8004ba6 <_printf_i+0xf2>
 8004ba0:	0646      	lsls	r6, r0, #25
 8004ba2:	d5fb      	bpl.n	8004b9c <_printf_i+0xe8>
 8004ba4:	881e      	ldrh	r6, [r3, #0]
 8004ba6:	4854      	ldr	r0, [pc, #336]	; (8004cf8 <_printf_i+0x244>)
 8004ba8:	2f6f      	cmp	r7, #111	; 0x6f
 8004baa:	bf0c      	ite	eq
 8004bac:	2308      	moveq	r3, #8
 8004bae:	230a      	movne	r3, #10
 8004bb0:	2100      	movs	r1, #0
 8004bb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004bb6:	6865      	ldr	r5, [r4, #4]
 8004bb8:	60a5      	str	r5, [r4, #8]
 8004bba:	2d00      	cmp	r5, #0
 8004bbc:	bfa2      	ittt	ge
 8004bbe:	6821      	ldrge	r1, [r4, #0]
 8004bc0:	f021 0104 	bicge.w	r1, r1, #4
 8004bc4:	6021      	strge	r1, [r4, #0]
 8004bc6:	b90e      	cbnz	r6, 8004bcc <_printf_i+0x118>
 8004bc8:	2d00      	cmp	r5, #0
 8004bca:	d04d      	beq.n	8004c68 <_printf_i+0x1b4>
 8004bcc:	4615      	mov	r5, r2
 8004bce:	fbb6 f1f3 	udiv	r1, r6, r3
 8004bd2:	fb03 6711 	mls	r7, r3, r1, r6
 8004bd6:	5dc7      	ldrb	r7, [r0, r7]
 8004bd8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004bdc:	4637      	mov	r7, r6
 8004bde:	42bb      	cmp	r3, r7
 8004be0:	460e      	mov	r6, r1
 8004be2:	d9f4      	bls.n	8004bce <_printf_i+0x11a>
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d10b      	bne.n	8004c00 <_printf_i+0x14c>
 8004be8:	6823      	ldr	r3, [r4, #0]
 8004bea:	07de      	lsls	r6, r3, #31
 8004bec:	d508      	bpl.n	8004c00 <_printf_i+0x14c>
 8004bee:	6923      	ldr	r3, [r4, #16]
 8004bf0:	6861      	ldr	r1, [r4, #4]
 8004bf2:	4299      	cmp	r1, r3
 8004bf4:	bfde      	ittt	le
 8004bf6:	2330      	movle	r3, #48	; 0x30
 8004bf8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004bfc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c00:	1b52      	subs	r2, r2, r5
 8004c02:	6122      	str	r2, [r4, #16]
 8004c04:	f8cd a000 	str.w	sl, [sp]
 8004c08:	464b      	mov	r3, r9
 8004c0a:	aa03      	add	r2, sp, #12
 8004c0c:	4621      	mov	r1, r4
 8004c0e:	4640      	mov	r0, r8
 8004c10:	f7ff fee2 	bl	80049d8 <_printf_common>
 8004c14:	3001      	adds	r0, #1
 8004c16:	d14c      	bne.n	8004cb2 <_printf_i+0x1fe>
 8004c18:	f04f 30ff 	mov.w	r0, #4294967295
 8004c1c:	b004      	add	sp, #16
 8004c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c22:	4835      	ldr	r0, [pc, #212]	; (8004cf8 <_printf_i+0x244>)
 8004c24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004c28:	6829      	ldr	r1, [r5, #0]
 8004c2a:	6823      	ldr	r3, [r4, #0]
 8004c2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c30:	6029      	str	r1, [r5, #0]
 8004c32:	061d      	lsls	r5, r3, #24
 8004c34:	d514      	bpl.n	8004c60 <_printf_i+0x1ac>
 8004c36:	07df      	lsls	r7, r3, #31
 8004c38:	bf44      	itt	mi
 8004c3a:	f043 0320 	orrmi.w	r3, r3, #32
 8004c3e:	6023      	strmi	r3, [r4, #0]
 8004c40:	b91e      	cbnz	r6, 8004c4a <_printf_i+0x196>
 8004c42:	6823      	ldr	r3, [r4, #0]
 8004c44:	f023 0320 	bic.w	r3, r3, #32
 8004c48:	6023      	str	r3, [r4, #0]
 8004c4a:	2310      	movs	r3, #16
 8004c4c:	e7b0      	b.n	8004bb0 <_printf_i+0xfc>
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	f043 0320 	orr.w	r3, r3, #32
 8004c54:	6023      	str	r3, [r4, #0]
 8004c56:	2378      	movs	r3, #120	; 0x78
 8004c58:	4828      	ldr	r0, [pc, #160]	; (8004cfc <_printf_i+0x248>)
 8004c5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c5e:	e7e3      	b.n	8004c28 <_printf_i+0x174>
 8004c60:	0659      	lsls	r1, r3, #25
 8004c62:	bf48      	it	mi
 8004c64:	b2b6      	uxthmi	r6, r6
 8004c66:	e7e6      	b.n	8004c36 <_printf_i+0x182>
 8004c68:	4615      	mov	r5, r2
 8004c6a:	e7bb      	b.n	8004be4 <_printf_i+0x130>
 8004c6c:	682b      	ldr	r3, [r5, #0]
 8004c6e:	6826      	ldr	r6, [r4, #0]
 8004c70:	6961      	ldr	r1, [r4, #20]
 8004c72:	1d18      	adds	r0, r3, #4
 8004c74:	6028      	str	r0, [r5, #0]
 8004c76:	0635      	lsls	r5, r6, #24
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	d501      	bpl.n	8004c80 <_printf_i+0x1cc>
 8004c7c:	6019      	str	r1, [r3, #0]
 8004c7e:	e002      	b.n	8004c86 <_printf_i+0x1d2>
 8004c80:	0670      	lsls	r0, r6, #25
 8004c82:	d5fb      	bpl.n	8004c7c <_printf_i+0x1c8>
 8004c84:	8019      	strh	r1, [r3, #0]
 8004c86:	2300      	movs	r3, #0
 8004c88:	6123      	str	r3, [r4, #16]
 8004c8a:	4615      	mov	r5, r2
 8004c8c:	e7ba      	b.n	8004c04 <_printf_i+0x150>
 8004c8e:	682b      	ldr	r3, [r5, #0]
 8004c90:	1d1a      	adds	r2, r3, #4
 8004c92:	602a      	str	r2, [r5, #0]
 8004c94:	681d      	ldr	r5, [r3, #0]
 8004c96:	6862      	ldr	r2, [r4, #4]
 8004c98:	2100      	movs	r1, #0
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	f7fb fa98 	bl	80001d0 <memchr>
 8004ca0:	b108      	cbz	r0, 8004ca6 <_printf_i+0x1f2>
 8004ca2:	1b40      	subs	r0, r0, r5
 8004ca4:	6060      	str	r0, [r4, #4]
 8004ca6:	6863      	ldr	r3, [r4, #4]
 8004ca8:	6123      	str	r3, [r4, #16]
 8004caa:	2300      	movs	r3, #0
 8004cac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cb0:	e7a8      	b.n	8004c04 <_printf_i+0x150>
 8004cb2:	6923      	ldr	r3, [r4, #16]
 8004cb4:	462a      	mov	r2, r5
 8004cb6:	4649      	mov	r1, r9
 8004cb8:	4640      	mov	r0, r8
 8004cba:	47d0      	blx	sl
 8004cbc:	3001      	adds	r0, #1
 8004cbe:	d0ab      	beq.n	8004c18 <_printf_i+0x164>
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	079b      	lsls	r3, r3, #30
 8004cc4:	d413      	bmi.n	8004cee <_printf_i+0x23a>
 8004cc6:	68e0      	ldr	r0, [r4, #12]
 8004cc8:	9b03      	ldr	r3, [sp, #12]
 8004cca:	4298      	cmp	r0, r3
 8004ccc:	bfb8      	it	lt
 8004cce:	4618      	movlt	r0, r3
 8004cd0:	e7a4      	b.n	8004c1c <_printf_i+0x168>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	4632      	mov	r2, r6
 8004cd6:	4649      	mov	r1, r9
 8004cd8:	4640      	mov	r0, r8
 8004cda:	47d0      	blx	sl
 8004cdc:	3001      	adds	r0, #1
 8004cde:	d09b      	beq.n	8004c18 <_printf_i+0x164>
 8004ce0:	3501      	adds	r5, #1
 8004ce2:	68e3      	ldr	r3, [r4, #12]
 8004ce4:	9903      	ldr	r1, [sp, #12]
 8004ce6:	1a5b      	subs	r3, r3, r1
 8004ce8:	42ab      	cmp	r3, r5
 8004cea:	dcf2      	bgt.n	8004cd2 <_printf_i+0x21e>
 8004cec:	e7eb      	b.n	8004cc6 <_printf_i+0x212>
 8004cee:	2500      	movs	r5, #0
 8004cf0:	f104 0619 	add.w	r6, r4, #25
 8004cf4:	e7f5      	b.n	8004ce2 <_printf_i+0x22e>
 8004cf6:	bf00      	nop
 8004cf8:	0800510d 	.word	0x0800510d
 8004cfc:	0800511e 	.word	0x0800511e

08004d00 <memcpy>:
 8004d00:	440a      	add	r2, r1
 8004d02:	4291      	cmp	r1, r2
 8004d04:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d08:	d100      	bne.n	8004d0c <memcpy+0xc>
 8004d0a:	4770      	bx	lr
 8004d0c:	b510      	push	{r4, lr}
 8004d0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d16:	4291      	cmp	r1, r2
 8004d18:	d1f9      	bne.n	8004d0e <memcpy+0xe>
 8004d1a:	bd10      	pop	{r4, pc}

08004d1c <memmove>:
 8004d1c:	4288      	cmp	r0, r1
 8004d1e:	b510      	push	{r4, lr}
 8004d20:	eb01 0402 	add.w	r4, r1, r2
 8004d24:	d902      	bls.n	8004d2c <memmove+0x10>
 8004d26:	4284      	cmp	r4, r0
 8004d28:	4623      	mov	r3, r4
 8004d2a:	d807      	bhi.n	8004d3c <memmove+0x20>
 8004d2c:	1e43      	subs	r3, r0, #1
 8004d2e:	42a1      	cmp	r1, r4
 8004d30:	d008      	beq.n	8004d44 <memmove+0x28>
 8004d32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d3a:	e7f8      	b.n	8004d2e <memmove+0x12>
 8004d3c:	4402      	add	r2, r0
 8004d3e:	4601      	mov	r1, r0
 8004d40:	428a      	cmp	r2, r1
 8004d42:	d100      	bne.n	8004d46 <memmove+0x2a>
 8004d44:	bd10      	pop	{r4, pc}
 8004d46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d4e:	e7f7      	b.n	8004d40 <memmove+0x24>

08004d50 <_free_r>:
 8004d50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d52:	2900      	cmp	r1, #0
 8004d54:	d044      	beq.n	8004de0 <_free_r+0x90>
 8004d56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d5a:	9001      	str	r0, [sp, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f1a1 0404 	sub.w	r4, r1, #4
 8004d62:	bfb8      	it	lt
 8004d64:	18e4      	addlt	r4, r4, r3
 8004d66:	f000 f913 	bl	8004f90 <__malloc_lock>
 8004d6a:	4a1e      	ldr	r2, [pc, #120]	; (8004de4 <_free_r+0x94>)
 8004d6c:	9801      	ldr	r0, [sp, #4]
 8004d6e:	6813      	ldr	r3, [r2, #0]
 8004d70:	b933      	cbnz	r3, 8004d80 <_free_r+0x30>
 8004d72:	6063      	str	r3, [r4, #4]
 8004d74:	6014      	str	r4, [r2, #0]
 8004d76:	b003      	add	sp, #12
 8004d78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d7c:	f000 b90e 	b.w	8004f9c <__malloc_unlock>
 8004d80:	42a3      	cmp	r3, r4
 8004d82:	d908      	bls.n	8004d96 <_free_r+0x46>
 8004d84:	6825      	ldr	r5, [r4, #0]
 8004d86:	1961      	adds	r1, r4, r5
 8004d88:	428b      	cmp	r3, r1
 8004d8a:	bf01      	itttt	eq
 8004d8c:	6819      	ldreq	r1, [r3, #0]
 8004d8e:	685b      	ldreq	r3, [r3, #4]
 8004d90:	1949      	addeq	r1, r1, r5
 8004d92:	6021      	streq	r1, [r4, #0]
 8004d94:	e7ed      	b.n	8004d72 <_free_r+0x22>
 8004d96:	461a      	mov	r2, r3
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	b10b      	cbz	r3, 8004da0 <_free_r+0x50>
 8004d9c:	42a3      	cmp	r3, r4
 8004d9e:	d9fa      	bls.n	8004d96 <_free_r+0x46>
 8004da0:	6811      	ldr	r1, [r2, #0]
 8004da2:	1855      	adds	r5, r2, r1
 8004da4:	42a5      	cmp	r5, r4
 8004da6:	d10b      	bne.n	8004dc0 <_free_r+0x70>
 8004da8:	6824      	ldr	r4, [r4, #0]
 8004daa:	4421      	add	r1, r4
 8004dac:	1854      	adds	r4, r2, r1
 8004dae:	42a3      	cmp	r3, r4
 8004db0:	6011      	str	r1, [r2, #0]
 8004db2:	d1e0      	bne.n	8004d76 <_free_r+0x26>
 8004db4:	681c      	ldr	r4, [r3, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	6053      	str	r3, [r2, #4]
 8004dba:	4421      	add	r1, r4
 8004dbc:	6011      	str	r1, [r2, #0]
 8004dbe:	e7da      	b.n	8004d76 <_free_r+0x26>
 8004dc0:	d902      	bls.n	8004dc8 <_free_r+0x78>
 8004dc2:	230c      	movs	r3, #12
 8004dc4:	6003      	str	r3, [r0, #0]
 8004dc6:	e7d6      	b.n	8004d76 <_free_r+0x26>
 8004dc8:	6825      	ldr	r5, [r4, #0]
 8004dca:	1961      	adds	r1, r4, r5
 8004dcc:	428b      	cmp	r3, r1
 8004dce:	bf04      	itt	eq
 8004dd0:	6819      	ldreq	r1, [r3, #0]
 8004dd2:	685b      	ldreq	r3, [r3, #4]
 8004dd4:	6063      	str	r3, [r4, #4]
 8004dd6:	bf04      	itt	eq
 8004dd8:	1949      	addeq	r1, r1, r5
 8004dda:	6021      	streq	r1, [r4, #0]
 8004ddc:	6054      	str	r4, [r2, #4]
 8004dde:	e7ca      	b.n	8004d76 <_free_r+0x26>
 8004de0:	b003      	add	sp, #12
 8004de2:	bd30      	pop	{r4, r5, pc}
 8004de4:	20000218 	.word	0x20000218

08004de8 <sbrk_aligned>:
 8004de8:	b570      	push	{r4, r5, r6, lr}
 8004dea:	4e0e      	ldr	r6, [pc, #56]	; (8004e24 <sbrk_aligned+0x3c>)
 8004dec:	460c      	mov	r4, r1
 8004dee:	6831      	ldr	r1, [r6, #0]
 8004df0:	4605      	mov	r5, r0
 8004df2:	b911      	cbnz	r1, 8004dfa <sbrk_aligned+0x12>
 8004df4:	f000 f8bc 	bl	8004f70 <_sbrk_r>
 8004df8:	6030      	str	r0, [r6, #0]
 8004dfa:	4621      	mov	r1, r4
 8004dfc:	4628      	mov	r0, r5
 8004dfe:	f000 f8b7 	bl	8004f70 <_sbrk_r>
 8004e02:	1c43      	adds	r3, r0, #1
 8004e04:	d00a      	beq.n	8004e1c <sbrk_aligned+0x34>
 8004e06:	1cc4      	adds	r4, r0, #3
 8004e08:	f024 0403 	bic.w	r4, r4, #3
 8004e0c:	42a0      	cmp	r0, r4
 8004e0e:	d007      	beq.n	8004e20 <sbrk_aligned+0x38>
 8004e10:	1a21      	subs	r1, r4, r0
 8004e12:	4628      	mov	r0, r5
 8004e14:	f000 f8ac 	bl	8004f70 <_sbrk_r>
 8004e18:	3001      	adds	r0, #1
 8004e1a:	d101      	bne.n	8004e20 <sbrk_aligned+0x38>
 8004e1c:	f04f 34ff 	mov.w	r4, #4294967295
 8004e20:	4620      	mov	r0, r4
 8004e22:	bd70      	pop	{r4, r5, r6, pc}
 8004e24:	2000021c 	.word	0x2000021c

08004e28 <_malloc_r>:
 8004e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e2c:	1ccd      	adds	r5, r1, #3
 8004e2e:	f025 0503 	bic.w	r5, r5, #3
 8004e32:	3508      	adds	r5, #8
 8004e34:	2d0c      	cmp	r5, #12
 8004e36:	bf38      	it	cc
 8004e38:	250c      	movcc	r5, #12
 8004e3a:	2d00      	cmp	r5, #0
 8004e3c:	4607      	mov	r7, r0
 8004e3e:	db01      	blt.n	8004e44 <_malloc_r+0x1c>
 8004e40:	42a9      	cmp	r1, r5
 8004e42:	d905      	bls.n	8004e50 <_malloc_r+0x28>
 8004e44:	230c      	movs	r3, #12
 8004e46:	603b      	str	r3, [r7, #0]
 8004e48:	2600      	movs	r6, #0
 8004e4a:	4630      	mov	r0, r6
 8004e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e50:	4e2e      	ldr	r6, [pc, #184]	; (8004f0c <_malloc_r+0xe4>)
 8004e52:	f000 f89d 	bl	8004f90 <__malloc_lock>
 8004e56:	6833      	ldr	r3, [r6, #0]
 8004e58:	461c      	mov	r4, r3
 8004e5a:	bb34      	cbnz	r4, 8004eaa <_malloc_r+0x82>
 8004e5c:	4629      	mov	r1, r5
 8004e5e:	4638      	mov	r0, r7
 8004e60:	f7ff ffc2 	bl	8004de8 <sbrk_aligned>
 8004e64:	1c43      	adds	r3, r0, #1
 8004e66:	4604      	mov	r4, r0
 8004e68:	d14d      	bne.n	8004f06 <_malloc_r+0xde>
 8004e6a:	6834      	ldr	r4, [r6, #0]
 8004e6c:	4626      	mov	r6, r4
 8004e6e:	2e00      	cmp	r6, #0
 8004e70:	d140      	bne.n	8004ef4 <_malloc_r+0xcc>
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	4631      	mov	r1, r6
 8004e76:	4638      	mov	r0, r7
 8004e78:	eb04 0803 	add.w	r8, r4, r3
 8004e7c:	f000 f878 	bl	8004f70 <_sbrk_r>
 8004e80:	4580      	cmp	r8, r0
 8004e82:	d13a      	bne.n	8004efa <_malloc_r+0xd2>
 8004e84:	6821      	ldr	r1, [r4, #0]
 8004e86:	3503      	adds	r5, #3
 8004e88:	1a6d      	subs	r5, r5, r1
 8004e8a:	f025 0503 	bic.w	r5, r5, #3
 8004e8e:	3508      	adds	r5, #8
 8004e90:	2d0c      	cmp	r5, #12
 8004e92:	bf38      	it	cc
 8004e94:	250c      	movcc	r5, #12
 8004e96:	4629      	mov	r1, r5
 8004e98:	4638      	mov	r0, r7
 8004e9a:	f7ff ffa5 	bl	8004de8 <sbrk_aligned>
 8004e9e:	3001      	adds	r0, #1
 8004ea0:	d02b      	beq.n	8004efa <_malloc_r+0xd2>
 8004ea2:	6823      	ldr	r3, [r4, #0]
 8004ea4:	442b      	add	r3, r5
 8004ea6:	6023      	str	r3, [r4, #0]
 8004ea8:	e00e      	b.n	8004ec8 <_malloc_r+0xa0>
 8004eaa:	6822      	ldr	r2, [r4, #0]
 8004eac:	1b52      	subs	r2, r2, r5
 8004eae:	d41e      	bmi.n	8004eee <_malloc_r+0xc6>
 8004eb0:	2a0b      	cmp	r2, #11
 8004eb2:	d916      	bls.n	8004ee2 <_malloc_r+0xba>
 8004eb4:	1961      	adds	r1, r4, r5
 8004eb6:	42a3      	cmp	r3, r4
 8004eb8:	6025      	str	r5, [r4, #0]
 8004eba:	bf18      	it	ne
 8004ebc:	6059      	strne	r1, [r3, #4]
 8004ebe:	6863      	ldr	r3, [r4, #4]
 8004ec0:	bf08      	it	eq
 8004ec2:	6031      	streq	r1, [r6, #0]
 8004ec4:	5162      	str	r2, [r4, r5]
 8004ec6:	604b      	str	r3, [r1, #4]
 8004ec8:	4638      	mov	r0, r7
 8004eca:	f104 060b 	add.w	r6, r4, #11
 8004ece:	f000 f865 	bl	8004f9c <__malloc_unlock>
 8004ed2:	f026 0607 	bic.w	r6, r6, #7
 8004ed6:	1d23      	adds	r3, r4, #4
 8004ed8:	1af2      	subs	r2, r6, r3
 8004eda:	d0b6      	beq.n	8004e4a <_malloc_r+0x22>
 8004edc:	1b9b      	subs	r3, r3, r6
 8004ede:	50a3      	str	r3, [r4, r2]
 8004ee0:	e7b3      	b.n	8004e4a <_malloc_r+0x22>
 8004ee2:	6862      	ldr	r2, [r4, #4]
 8004ee4:	42a3      	cmp	r3, r4
 8004ee6:	bf0c      	ite	eq
 8004ee8:	6032      	streq	r2, [r6, #0]
 8004eea:	605a      	strne	r2, [r3, #4]
 8004eec:	e7ec      	b.n	8004ec8 <_malloc_r+0xa0>
 8004eee:	4623      	mov	r3, r4
 8004ef0:	6864      	ldr	r4, [r4, #4]
 8004ef2:	e7b2      	b.n	8004e5a <_malloc_r+0x32>
 8004ef4:	4634      	mov	r4, r6
 8004ef6:	6876      	ldr	r6, [r6, #4]
 8004ef8:	e7b9      	b.n	8004e6e <_malloc_r+0x46>
 8004efa:	230c      	movs	r3, #12
 8004efc:	603b      	str	r3, [r7, #0]
 8004efe:	4638      	mov	r0, r7
 8004f00:	f000 f84c 	bl	8004f9c <__malloc_unlock>
 8004f04:	e7a1      	b.n	8004e4a <_malloc_r+0x22>
 8004f06:	6025      	str	r5, [r4, #0]
 8004f08:	e7de      	b.n	8004ec8 <_malloc_r+0xa0>
 8004f0a:	bf00      	nop
 8004f0c:	20000218 	.word	0x20000218

08004f10 <_realloc_r>:
 8004f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f14:	4680      	mov	r8, r0
 8004f16:	4614      	mov	r4, r2
 8004f18:	460e      	mov	r6, r1
 8004f1a:	b921      	cbnz	r1, 8004f26 <_realloc_r+0x16>
 8004f1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f20:	4611      	mov	r1, r2
 8004f22:	f7ff bf81 	b.w	8004e28 <_malloc_r>
 8004f26:	b92a      	cbnz	r2, 8004f34 <_realloc_r+0x24>
 8004f28:	f7ff ff12 	bl	8004d50 <_free_r>
 8004f2c:	4625      	mov	r5, r4
 8004f2e:	4628      	mov	r0, r5
 8004f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f34:	f000 f838 	bl	8004fa8 <_malloc_usable_size_r>
 8004f38:	4284      	cmp	r4, r0
 8004f3a:	4607      	mov	r7, r0
 8004f3c:	d802      	bhi.n	8004f44 <_realloc_r+0x34>
 8004f3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004f42:	d812      	bhi.n	8004f6a <_realloc_r+0x5a>
 8004f44:	4621      	mov	r1, r4
 8004f46:	4640      	mov	r0, r8
 8004f48:	f7ff ff6e 	bl	8004e28 <_malloc_r>
 8004f4c:	4605      	mov	r5, r0
 8004f4e:	2800      	cmp	r0, #0
 8004f50:	d0ed      	beq.n	8004f2e <_realloc_r+0x1e>
 8004f52:	42bc      	cmp	r4, r7
 8004f54:	4622      	mov	r2, r4
 8004f56:	4631      	mov	r1, r6
 8004f58:	bf28      	it	cs
 8004f5a:	463a      	movcs	r2, r7
 8004f5c:	f7ff fed0 	bl	8004d00 <memcpy>
 8004f60:	4631      	mov	r1, r6
 8004f62:	4640      	mov	r0, r8
 8004f64:	f7ff fef4 	bl	8004d50 <_free_r>
 8004f68:	e7e1      	b.n	8004f2e <_realloc_r+0x1e>
 8004f6a:	4635      	mov	r5, r6
 8004f6c:	e7df      	b.n	8004f2e <_realloc_r+0x1e>
	...

08004f70 <_sbrk_r>:
 8004f70:	b538      	push	{r3, r4, r5, lr}
 8004f72:	4d06      	ldr	r5, [pc, #24]	; (8004f8c <_sbrk_r+0x1c>)
 8004f74:	2300      	movs	r3, #0
 8004f76:	4604      	mov	r4, r0
 8004f78:	4608      	mov	r0, r1
 8004f7a:	602b      	str	r3, [r5, #0]
 8004f7c:	f7fd f954 	bl	8002228 <_sbrk>
 8004f80:	1c43      	adds	r3, r0, #1
 8004f82:	d102      	bne.n	8004f8a <_sbrk_r+0x1a>
 8004f84:	682b      	ldr	r3, [r5, #0]
 8004f86:	b103      	cbz	r3, 8004f8a <_sbrk_r+0x1a>
 8004f88:	6023      	str	r3, [r4, #0]
 8004f8a:	bd38      	pop	{r3, r4, r5, pc}
 8004f8c:	20000220 	.word	0x20000220

08004f90 <__malloc_lock>:
 8004f90:	4801      	ldr	r0, [pc, #4]	; (8004f98 <__malloc_lock+0x8>)
 8004f92:	f000 b811 	b.w	8004fb8 <__retarget_lock_acquire_recursive>
 8004f96:	bf00      	nop
 8004f98:	20000224 	.word	0x20000224

08004f9c <__malloc_unlock>:
 8004f9c:	4801      	ldr	r0, [pc, #4]	; (8004fa4 <__malloc_unlock+0x8>)
 8004f9e:	f000 b80c 	b.w	8004fba <__retarget_lock_release_recursive>
 8004fa2:	bf00      	nop
 8004fa4:	20000224 	.word	0x20000224

08004fa8 <_malloc_usable_size_r>:
 8004fa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fac:	1f18      	subs	r0, r3, #4
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	bfbc      	itt	lt
 8004fb2:	580b      	ldrlt	r3, [r1, r0]
 8004fb4:	18c0      	addlt	r0, r0, r3
 8004fb6:	4770      	bx	lr

08004fb8 <__retarget_lock_acquire_recursive>:
 8004fb8:	4770      	bx	lr

08004fba <__retarget_lock_release_recursive>:
 8004fba:	4770      	bx	lr

08004fbc <_init>:
 8004fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fbe:	bf00      	nop
 8004fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fc2:	bc08      	pop	{r3}
 8004fc4:	469e      	mov	lr, r3
 8004fc6:	4770      	bx	lr

08004fc8 <_fini>:
 8004fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fca:	bf00      	nop
 8004fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fce:	bc08      	pop	{r3}
 8004fd0:	469e      	mov	lr, r3
 8004fd2:	4770      	bx	lr
