#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 08 11:04:21 2017
# Process ID: 33384
# Log file: M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.runs/synth_1/lab4_top.vds
# Journal file: M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab4_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
Command: synth_design -top lab4_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 286.625 ; gain = 106.570
---------------------------------------------------------------------------------
WARNING: [Synth 8-2704] subprogram hex2seg7 does not conform with its declaration [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/subprog_pck.vhd:69]
INFO: [Synth 8-994] hex2seg7 is declared here [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/subprog_pck.vhd:15]
INFO: [Synth 8-638] synthesizing module 'lab4_top' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4_top_str.vhd:17]
INFO: [Synth 8-3491] module 'lab4processor_wrapper' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor_wrapper.vhd:14' bound to instance 'lab4processor_0' of component 'lab4processor_wrapper' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4_top_str.vhd:238]
INFO: [Synth 8-638] synthesizing module 'lab4processor_wrapper' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor_wrapper.vhd:61]
INFO: [Synth 8-3491] module 'lab4processor' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:591' bound to instance 'lab4processor_i' of component 'lab4processor' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor_wrapper.vhd:109]
INFO: [Synth 8-638] synthesizing module 'lab4processor' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:642]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:863]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:867]
INFO: [Synth 8-638] synthesizing module 'lab4processor_axi_interconnect_0_0' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_YCN3PS' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:80]
INFO: [Synth 8-3491] module 'lab4processor_auto_pc_0' declared at 'm:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_auto_pc_0/synth/lab4processor_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'lab4processor_auto_pc_0' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:263]
INFO: [Synth 8-638] synthesizing module 'lab4processor_auto_pc_0' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_auto_pc_0/synth/lab4processor_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (1#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (2#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (2#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (2#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (2#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (3#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (4#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (5#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (6#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (7#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (8#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (9#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (10#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (10#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (11#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (12#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (13#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (13#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (13#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (14#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (14#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (14#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (14#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (14#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (14#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (14#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (14#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (14#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (15#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (16#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'lab4processor_auto_pc_0' (17#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_auto_pc_0/synth/lab4processor_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_YCN3PS' (18#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'lab4processor_axi_interconnect_0_0' (19#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:398]
INFO: [Synth 8-3491] module 'lab4processor_proc_sys_reset_0_0' declared at 'm:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/synth/lab4processor_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'lab4processor_proc_sys_reset_0_0' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:937]
INFO: [Synth 8-638] synthesizing module 'lab4processor_proc_sys_reset_0_0' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/synth/lab4processor_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'm:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/synth/lab4processor_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522' bound to instance 'POR_SRL_I' of component 'SRL16' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (20#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (21#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (22#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (23#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (24#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (25#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'lab4processor_proc_sys_reset_0_0' (26#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/synth/lab4processor_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'lab4processor_processing_system7_0_0' declared at 'm:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/synth/lab4processor_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'lab4processor_processing_system7_0_0' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:950]
INFO: [Synth 8-638] synthesizing module 'lab4processor_processing_system7_0_0' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/synth/lab4processor_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1351]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (27#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (28#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (29#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (30#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/synth/lab4processor_processing_system7_0_0.v:346]
INFO: [Synth 8-256] done synthesizing module 'lab4processor_processing_system7_0_0' (31#1) [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/synth/lab4processor_processing_system7_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'lab4processor' (32#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'lab4processor_wrapper' (33#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor_wrapper.vhd:61]
	Parameter PIF_DATA_LENGTH bound to: 32 - type: integer 
	Parameter PIF_ADDR_LENGTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi4pifb' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/axi4pifb_ent.vhd:9' bound to instance 'axi4pifb_0' of component 'axi4pifb' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4_top_str.vhd:285]
INFO: [Synth 8-638] synthesizing module 'axi4pifb' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/axi4pifb_rtl.vhd:9]
	Parameter PIF_DATA_LENGTH bound to: 32 - type: integer 
	Parameter PIF_ADDR_LENGTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi4pifb' (34#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/axi4pifb_rtl.vhd:9]
	Parameter PIF_DATA_LENGTH bound to: 32 - type: integer 
	Parameter PIF_ADDR_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lab4_reg' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4reg_ent.vhd:9' bound to instance 'lab4_reg_0' of component 'lab4_reg' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4_top_str.vhd:345]
INFO: [Synth 8-638] synthesizing module 'lab4_reg' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4reg_rtl.vhd:10]
	Parameter PIF_DATA_LENGTH bound to: 32 - type: integer 
	Parameter PIF_ADDR_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lab4_reg' (35#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4reg_rtl.vhd:10]
INFO: [Synth 8-3491] module 'ram_lab4' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/ram_lab4_rtl.vhd:5' bound to instance 'ram_lab4_0' of component 'ram_lab4' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4_top_str.vhd:364]
INFO: [Synth 8-638] synthesizing module 'ram_lab4' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/ram_lab4_rtl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ram_lab4' (36#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/ram_lab4_rtl.vhd:18]
INFO: [Synth 8-3491] module 'pos_seg7_ctrl' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_seg7_ctrl_ent.vhd:4' bound to instance 'pos_seq7_ctrl_0' of component 'pos_seg7_ctrl' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4_top_str.vhd:374]
INFO: [Synth 8-638] synthesizing module 'pos_seg7_ctrl' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_seg7_ctrl_str.vhd:5]
INFO: [Synth 8-3491] module 'cru' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_ent.vhd:4' bound to instance 'CLOCK_RESET_UNIT' of component 'cru' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_seg7_ctrl_str.vhd:45]
INFO: [Synth 8-638] synthesizing module 'cru' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_str.vhd:6]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607' bound to instance 'bufg_0' of component 'bufg' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_str.vhd:43]
INFO: [Synth 8-3491] module 'rstsynch' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/rstsynch_ent.vhd:4' bound to instance 'rstsynch_0' of component 'rstsynch' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_str.vhd:48]
INFO: [Synth 8-638] synthesizing module 'rstsynch' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/rstsynch_rtl.vhd:4]
INFO: [Synth 8-256] done synthesizing module 'rstsynch' (37#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/rstsynch_rtl.vhd:4]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607' bound to instance 'bufg_1' of component 'bufg' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_str.vhd:57]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607' bound to instance 'bufg_2' of component 'bufg' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_str.vhd:63]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/clkdiv_ent.vhd:4' bound to instance 'clkdiv_0' of component 'clkdiv' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_str.vhd:69]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/clkdiv_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (38#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/clkdiv_rtl.vhd:5]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607' bound to instance 'bufg_3' of component 'bufg' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_str.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'cru' (39#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_str.vhd:6]
INFO: [Synth 8-3491] module 'pos_ctrl' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_ctrl_ent.vhd:5' bound to instance 'POS_CONTROL' of component 'pos_ctrl' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_seg7_ctrl_str.vhd:55]
INFO: [Synth 8-638] synthesizing module 'pos_ctrl' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_ctrl_str.vhd:1]
INFO: [Synth 8-3491] module 'pos_meas' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_meas_ent.vhd:5' bound to instance 'POSITION_SENSOR' of component 'pos_meas' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_ctrl_str.vhd:30]
INFO: [Synth 8-638] synthesizing module 'pos_meas' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_meas_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'pos_meas' (40#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_meas_rtl.vhd:5]
INFO: [Synth 8-3491] module 'p_ctrl' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/p_ctrl_ent.vhd:5' bound to instance 'REGULATOR' of component 'p_ctrl' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_ctrl_str.vhd:40]
INFO: [Synth 8-638] synthesizing module 'p_ctrl' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/p_ctrl_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'p_ctrl' (41#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/p_ctrl_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'pos_ctrl' (42#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_ctrl_str.vhd:1]
INFO: [Synth 8-3491] module 'seg7_ctrl' declared at 'M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/seg7_ctrl_ent.vhd:4' bound to instance 'SEG7_CONTROL' of component 'seg7_ctrl' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_seg7_ctrl_str.vhd:73]
INFO: [Synth 8-638] synthesizing module 'seg7_ctrl' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/seg7_ctrl_rtl.vhd:6]
INFO: [Synth 8-226] default block is never used [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/subprog_pck.vhd:72]
INFO: [Synth 8-226] default block is never used [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/subprog_pck.vhd:72]
INFO: [Synth 8-226] default block is never used [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/subprog_pck.vhd:72]
INFO: [Synth 8-226] default block is never used [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/subprog_pck.vhd:72]
WARNING: [Synth 8-614] signal 'sp' is read in the process but is not in the sensitivity list [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/seg7_ctrl_rtl.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'seg7_ctrl' (43#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/seg7_ctrl_rtl.vhd:6]
INFO: [Synth 8-256] done synthesizing module 'pos_seg7_ctrl' (44#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/pos_seg7_ctrl_str.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'lab4_top' (45#1) [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/lab4_top_str.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 667.738 ; gain = 487.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 667.738 ; gain = 487.684
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/lab4processor_processing_system7_0_0.xdc] for cell 'lab4processor_0/lab4processor_i/processing_system7_0/inst'
Finished Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/lab4processor_processing_system7_0_0.xdc] for cell 'lab4processor_0/lab4processor_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/lab4processor_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab4_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab4_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/lab4processor_proc_sys_reset_0_0_board.xdc] for cell 'lab4processor_0/lab4processor_i/proc_sys_reset_0'
Finished Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/lab4processor_proc_sys_reset_0_0_board.xdc] for cell 'lab4processor_0/lab4processor_i/proc_sys_reset_0'
Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/lab4processor_proc_sys_reset_0_0.xdc] for cell 'lab4processor_0/lab4processor_i/proc_sys_reset_0'
Finished Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/lab4processor_proc_sys_reset_0_0.xdc] for cell 'lab4processor_0/lab4processor_i/proc_sys_reset_0'
Parsing XDC File [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/constrs_1/imports/constraints/constraints_lab4.xdc]
Finished Parsing XDC File [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/constrs_1/imports/constraints/constraints_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/constrs_1/imports/constraints/constraints_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab4_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab4_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab4_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab4_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1009.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 1009.582 ; gain = 829.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 1009.582 ; gain = 829.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for lab4processor_0/lab4processor_i/processing_system7_0/inst. (constraint file  M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for lab4processor_0/lab4processor_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab4processor_0/lab4processor_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab4processor_0/lab4processor_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab4processor_0/lab4processor_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:28 . Memory (MB): peak = 1009.582 ; gain = 829.527
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-4471] merging register 'axi_wready_reg' into 'axi_awready_reg' [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/axi4pifb_rtl.vhd:103]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'axi4pifb'
INFO: [Synth 8-5546] ROM "pif_regcs_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pif_regcs_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ack_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ack_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rwtest_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "setpoint_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "setpoint16_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "setpoint32_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lab4_memory_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pos_meas'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "display_number" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "display_number" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               rd_access |                             0001 |                             0101
            rd_data_wait |                             0010 |                             0110
          rd_access_done |                             0011 |                             0111
             rd_complete |                             0100 |                             1000
               wr_access |                             0101 |                             0001
                 wr_wait |                             0110 |                             0010
          wr_access_done |                             0111 |                             0011
             wr_complete |                             1000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'axi4pifb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
             start_up_st |                              000 |                              000
              wait_a0_st |                              001 |                              010
              up_down_st |                              010 |                              011
             count_up_st |                              011 |                              100
           count_down_st |                              100 |                              101
              wait_a1_st |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pos_meas'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:54 . Memory (MB): peak = 1009.582 ; gain = 829.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ram_lab4__GB0 |           1|     32864|
|2     |ram_lab4__GB1 |           1|      9280|
|3     |ram_lab4__GB2 |           1|     15424|
|4     |ram_lab4__GB3 |           1|     19200|
|5     |ram_lab4__GB4 |           1|     24064|
|6     |ram_lab4__GB5 |           1|     46520|
|7     |ram_lab4__GB6 |           1|     33480|
|8     |ram_lab4__GB7 |           1|     34282|
|9     |ram_lab4__GB8 |           1|     21496|
|10    |ram_lab4__GB9 |           1|     21443|
|11    |lab4_top__GC0 |           1|     10095|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 1039  
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 73    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2061  
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4107  
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   9 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab4_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ram_lab4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1025  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2048  
	   2 Input      8 Bit        Muxes := 4096  
Module axi_register_slice_v2_1_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module axi4pifb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 21    
Module lab4_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
Module rstsynch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module pos_meas 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module p_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module pos_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module seg7_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1009.582 ; gain = 829.527
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "display_number" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "display_number" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:47 . Memory (MB): peak = 1009.582 ; gain = 829.527
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:32 ; elapsed = 00:02:47 . Memory (MB): peak = 1009.582 ; gain = 829.527

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ram_lab4__GB0 |           1|     32864|
|2     |ram_lab4__GB1 |           1|      9280|
|3     |ram_lab4__GB2 |           1|     15424|
|4     |ram_lab4__GB3 |           1|     19200|
|5     |ram_lab4__GB4 |           1|     24064|
|6     |ram_lab4__GB5 |           1|     46520|
|7     |ram_lab4__GB6 |           1|     33480|
|8     |ram_lab4__GB7 |           1|     34282|
|9     |ram_lab4__GB8 |           1|     21496|
|10    |ram_lab4__GB9 |           1|     21443|
|11    |lab4_top__GC0 |           1|     10293|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi4pifb_0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi4pifb_0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:03:32 . Memory (MB): peak = 1009.582 ; gain = 829.527
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:40 ; elapsed = 00:03:32 . Memory (MB): peak = 1009.582 ; gain = 829.527

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ram_lab4__GB0 |           1|     32865|
|2     |ram_lab4__GB1 |           1|     11648|
|3     |ram_lab4__GB2 |           1|     19232|
|4     |ram_lab4__GB3 |           1|     24000|
|5     |ram_lab4__GB4 |           1|     30080|
|6     |ram_lab4__GB5 |           1|     33871|
|7     |ram_lab4__GB6 |           1|     13006|
|8     |ram_lab4__GB7 |           1|       495|
|9     |ram_lab4__GB8 |           1|       323|
|10    |ram_lab4__GB9 |           1|       311|
|11    |lab4_top__GC0 |           1|      3877|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:40 ; elapsed = 00:03:32 . Memory (MB): peak = 1009.582 ; gain = 829.527
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:03:42 . Memory (MB): peak = 1167.195 ; gain = 987.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:04:54 . Memory (MB): peak = 1309.555 ; gain = 1129.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |ram_lab4__GB1  |           1|      9632|
|2     |ram_lab4__GB2  |           1|     15844|
|3     |ram_lab4__GB3  |           1|     19800|
|4     |ram_lab4__GB4  |           1|     24816|
|5     |ram_lab4__GB5  |           1|     24183|
|6     |ram_lab4__GB6  |           1|      9618|
|7     |ram_lab4__GB8  |           1|       323|
|8     |ram_lab4__GB9  |           1|       311|
|9     |lab4_top_GT0   |           1|     32768|
|10    |lab4_top_GT1   |           1|      4411|
|11    |logic__220__GD |           1|         2|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module lab4processor_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module lab4processor_proc_sys_reset_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module lab4processor_proc_sys_reset_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module lab4processor_proc_sys_reset_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module lab4processor_proc_sys_reset_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:59 ; elapsed = 00:06:07 . Memory (MB): peak = 1336.121 ; gain = 1156.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 34 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_20015 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_20015 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_20015 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_20015 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_20015 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_20015 . Fanout reduced from 12 to 7 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0 :O [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.srcs/sources_1/imports/sim/cru_str.vhd:43]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:07 ; elapsed = 00:06:14 . Memory (MB): peak = 1336.121 ; gain = 1156.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:07 ; elapsed = 00:06:15 . Memory (MB): peak = 1336.121 ; gain = 1156.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:27 ; elapsed = 00:06:35 . Memory (MB): peak = 1336.121 ; gain = 1156.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:04:27 ; elapsed = 00:06:35 . Memory (MB): peak = 1336.121 ; gain = 1156.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:34 ; elapsed = 00:06:42 . Memory (MB): peak = 1336.121 ; gain = 1156.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     6|
|3     |CARRY4  |    30|
|4     |GND     |     1|
|5     |LUT1    |   224|
|6     |LUT2    |   535|
|7     |LUT3    |   564|
|8     |LUT4    |   209|
|9     |LUT5    |   685|
|10    |LUT6    | 29924|
|11    |MUXCY_L |    22|
|12    |MUXF7   |     1|
|13    |PS7     |     1|
|14    |SRL16   |     1|
|15    |SRL16E  |    22|
|16    |SRLC32E |    47|
|17    |VCC     |     1|
|18    |XORCY   |    24|
|19    |FDCE    |  9409|
|20    |FDPE    | 24609|
|21    |FDR     |     8|
|22    |FDRE    |   626|
|23    |FDSE    |    65|
|24    |IBUF    |    15|
|25    |OBUF    |     6|
|26    |OBUFT   |     8|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                             |Module                                                      |Cells |
+------+-----------------------------------------------------+------------------------------------------------------------+------+
|1     |top                                                  |                                                            | 67173|
|2     |  axi4pifb_0                                         |axi4pifb                                                    | 21252|
|3     |  lab4_reg_0                                         |lab4_reg                                                    |   179|
|4     |  lab4processor_0                                    |lab4processor_wrapper                                       |  1628|
|5     |    lab4processor_i                                  |lab4processor                                               |  1624|
|6     |      axi_interconnect_0                             |lab4processor_axi_interconnect_0_0                          |  1310|
|7     |        s00_couplers                                 |s00_couplers_imp_YCN3PS                                     |  1310|
|8     |          auto_pc                                    |lab4processor_auto_pc_0                                     |  1310|
|9     |            inst                                     |axi_protocol_converter_v2_1_axi_protocol_converter          |  1310|
|10    |              \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_b2s                             |  1310|
|11    |                \RD.ar_channel_0                     |axi_protocol_converter_v2_1_b2s_ar_channel                  |   214|
|12    |                  ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_b2s_rd_cmd_fsm                  |    30|
|13    |                  cmd_translator_0                   |axi_protocol_converter_v2_1_b2s_cmd_translator_2            |   172|
|14    |                    incr_cmd_0                       |axi_protocol_converter_v2_1_b2s_incr_cmd_3                  |    78|
|15    |                    wrap_cmd_0                       |axi_protocol_converter_v2_1_b2s_wrap_cmd_4                  |    89|
|16    |                \RD.r_channel_0                      |axi_protocol_converter_v2_1_b2s_r_channel                   |   169|
|17    |                  rd_data_fifo_0                     |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 |   106|
|18    |                  transaction_fifo_0                 |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 |    49|
|19    |                SI_REG                               |axi_register_slice_v2_1_axi_register_slice                  |   625|
|20    |                  ar_pipe                            |axi_register_slice_v2_1_axic_register_slice                 |   214|
|21    |                  aw_pipe                            |axi_register_slice_v2_1_axic_register_slice_1               |   213|
|22    |                  b_pipe                             |axi_register_slice_v2_1_axic_register_slice__parameterized1 |    50|
|23    |                  r_pipe                             |axi_register_slice_v2_1_axic_register_slice__parameterized2 |   148|
|24    |                \WR.aw_channel_0                     |axi_protocol_converter_v2_1_b2s_aw_channel                  |   222|
|25    |                  aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_b2s_wr_cmd_fsm                  |    34|
|26    |                  cmd_translator_0                   |axi_protocol_converter_v2_1_b2s_cmd_translator              |   172|
|27    |                    incr_cmd_0                       |axi_protocol_converter_v2_1_b2s_incr_cmd                    |    77|
|28    |                    wrap_cmd_0                       |axi_protocol_converter_v2_1_b2s_wrap_cmd                    |    89|
|29    |                \WR.b_channel_0                      |axi_protocol_converter_v2_1_b2s_b_channel                   |    79|
|30    |                  bid_fifo_0                         |axi_protocol_converter_v2_1_b2s_simple_fifo                 |    46|
|31    |                  bresp_fifo_0                       |axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 |     8|
|32    |      proc_sys_reset_0                               |lab4processor_proc_sys_reset_0_0                            |    68|
|33    |        U0                                           |proc_sys_reset                                              |    68|
|34    |          EXT_LPF                                    |lpf                                                         |    23|
|35    |            \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                    |     5|
|36    |            \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                  |     5|
|37    |          SEQ                                        |sequence                                                    |    40|
|38    |            SEQ_COUNTER                              |upcnt_n                                                     |    14|
|39    |      processing_system7_0                           |lab4processor_processing_system7_0_0                        |   244|
|40    |        inst                                         |processing_system7_v5_5_processing_system7                  |   244|
|41    |  pos_seq7_ctrl_0                                    |pos_seg7_ctrl                                               |   365|
|42    |    CLOCK_RESET_UNIT                                 |cru                                                         |    24|
|43    |      clkdiv_0                                       |clkdiv                                                      |    15|
|44    |      rstsynch_0                                     |rstsynch                                                    |     4|
|45    |    POS_CONTROL                                      |pos_ctrl                                                    |    87|
|46    |      POSITION_SENSOR                                |pos_meas                                                    |    64|
|47    |      REGULATOR                                      |p_ctrl                                                      |    23|
|48    |    SEG7_CONTROL                                     |seg7_ctrl                                                   |   254|
|49    |  ram_lab4_0                                         |ram_lab4                                                    | 43716|
+------+-----------------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:45 ; elapsed = 00:06:53 . Memory (MB): peak = 1336.121 ; gain = 1156.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:49 ; elapsed = 00:06:34 . Memory (MB): peak = 1336.121 ; gain = 761.758
Synthesis Optimization Complete : Time (s): cpu = 00:04:45 ; elapsed = 00:06:56 . Memory (MB): peak = 1336.121 ; gain = 1156.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
357 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:04 ; elapsed = 00:07:14 . Memory (MB): peak = 1336.121 ; gain = 1107.828
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1336.121 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.530 . Memory (MB): peak = 1336.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 08 11:11:57 2017...
