<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'mmult_hw' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[175] ('tmp', mmult_accel.cpp:20) [169]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[175] ('tmp_1', mmult_accel.cpp:20) [175]  (3.02 ns)&#xD;&#xA;&#x9;'getelementptr' operation ('out_addr', mmult_accel.cpp:20) [177]  (0 ns)&#xD;&#xA;&#x9;'store' operation (mmult_accel.cpp:20) of variable 'sum_1_s', mmult_accel.cpp:19 on array 'out_r' [544]  (3.25 ns)" projectName="hls_mmult_prj" solutionName="solution3" date="2022-04-09T11:40:51.245-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="hls_mmult_prj" solutionName="solution3" date="2022-04-09T11:40:51.222-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'mmult_hw/out' to 'mmult_hw/out_r' to avoid the conflict with HDL keywords or other object names." projectName="hls_mmult_prj" solutionName="solution3" date="2022-04-09T11:40:50.260-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'mmult_hw' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[319] ('tmp', mmult_accel.cpp:20) [313]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[319] ('tmp_1', mmult_accel.cpp:20) [319]  (3.02 ns)&#xD;&#xA;&#x9;'getelementptr' operation ('out_addr', mmult_accel.cpp:20) [321]  (0 ns)&#xD;&#xA;&#x9;'store' operation (mmult_accel.cpp:20) of variable 'sum_1_s', mmult_accel.cpp:19 on array 'out_r' [759]  (3.25 ns)" projectName="hls_mmult_prj" solutionName="solution2" date="2022-04-09T11:38:14.020-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="hls_mmult_prj" solutionName="solution2" date="2022-04-09T11:38:14.002-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'mmult_hw/out' to 'mmult_hw/out_r' to avoid the conflict with HDL keywords or other object names." projectName="hls_mmult_prj" solutionName="solution2" date="2022-04-09T11:38:13.065-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'mmult_hw/out' to 'mmult_hw/out_r' to avoid the conflict with HDL keywords or other object names." projectName="hls_mmult_prj" solutionName="solution1" date="2022-04-09T11:14:30.871-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
