blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../CPU_design1.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
