<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Digital Mixed-Signal for Verilog and SystemVerilog" />
<meta name="abstract" content="Questa SIM simulation allows you to model digital mixed-signal (DMS) behavior by supporting the constructs for modeling real numbers provided by both Verilog‑AMS and SystemVerilog." />
<meta name="description" content="Questa SIM simulation allows you to model digital mixed-signal (DMS) behavior by supporting the constructs for modeling real numbers provided by both Verilog‑AMS and SystemVerilog." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id902c93c5-2eb9-4d33-a589-e4973c0283a7" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Digital Mixed-Signal for Verilog and SystemVerilog</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Digital Mixed-Signal for Verilog and SystemVerilog" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id902c93c5-2eb9-4d33-a589-e4973c0283a7">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Digital Mixed-Signal
for Verilog and SystemVerilog</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc"><span class="ph fmvar:ProductName">Questa SIM</span> simulation allows you to model
digital mixed-signal (DMS) behavior by supporting the constructs
for modeling real numbers provided by both Verilog‑AMS and SystemVerilog. </span>
</div>
<p class="p">If a model has a variable declared as type real, you
must use a real-valued connection to transport its value to other
models in the design. However, Verilog-AMS and SystemVerilog differ
in how they support real-valued connections. </p>
<p class="p">Verilog-AMS supports a net type called wreal (for connections
such as nets, wires, ports) and a data type called real (for variables).
The net type of wreal can accept a real value, which can represent
physical connection between structural entities. Like wires, a wreal
net may have multiple drivers. Unlike wires, the drivers of wreal
nets are real numbers rather than logic levels. You can assign a
real value directly to a wreal net, or you can declare a real variable
and assign it to the wreal net. You enable declarations of wreal
net type by using the ‑ams argument to the vlog command. </p>
<p class="p">SystemVerilog also supports the use of wreal nets and real variables,
but it also supports user-defined representations of nets (nettype),
which provide the ability to define more elaborate real number modeling
(RNM). Further, a user-defined net (UDN) consists of the user-defined
type (UDT) and an accompanying user-defined resolution function
(UDR) for multiple drivers. </p>
<p class="p">Real number modeling and the wreal net type in Verilog and SystemVerilog
are <span class="ph fmvar:ProductName">Questa SIM</span> options
that require the following additional license features: </p>
<ul class="ul"><li class="li" id="id902c93c5-2eb9-4d33-a589-e4973c0283a7__id63aab73d-33f6-48a5-894f-0fc2b446038c"><p class="p">svrnm —
Allows nettype, interconnect, real-valued covergroups, and real-valued constraints. </p>
</li>
<li class="li" id="id902c93c5-2eb9-4d33-a589-e4973c0283a7__id99ef0528-6635-40b9-9e89-1816dda9dad6"><p class="p">svwreal — Allows
wreal and the nettype equivalents defined in mgc_rnm_pkg.</p>
</li>
</ul>
<p class="p">Refer to the <span class="ph fmvar:ProductName">Questa SIM</span> <span class="ph FontProperty ManualTitle">Installation and Licensing Guide</span> for
more information on license features. For information on how to
obtain licensing options, visit the Mentor Graphics Support Center
web page:</p>
<p class="p Url"><a class="xref" href="https://support.mentor.com/licenses" target="_blank">https://support.mentor.com/licenses</a></p>
<p class="p">In particular, support for the wreal net type involves a variety
of issues related to analog and digital signals and data that appear
on design connections. This section identifies issues related to
connectivity as it is described in the Verilog family of languages.
Specifically, problems arise from different semantic meanings applied
to the same word ("wire") in different standards, and from ascribing
a well-defined semantic meaning to a common word (net, wire, interconnect)
in a standard, which differs from the common colloquial understanding. </p>
<p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> implements the following extensions to SystemVerilog for
real number modeling with wreal and for the support of Verilog-AMS
netlisters:</p>
<ul class="ul"><li class="li" id="id902c93c5-2eb9-4d33-a589-e4973c0283a7__id82759d11-97cb-4aa2-8519-70c9466152e8"><p class="p">Real number
modeling and explicit connectivity of real number models using wreal, which
is a built-in net type. Declarations of wreal net type require the
vlog ‑ams argument. </p>
</li>
<li class="li" id="id902c93c5-2eb9-4d33-a589-e4973c0283a7__id0bae6495-5d52-4009-8ab4-4de4bd853ecd"><p class="p">The ability
to convert wire objects that are used as structural wires in the
sense of Verilog-AMS, into typeless interconnect nets with the SystemVerilog
semantic. You enable this connection typing by using the -rnmautointerconnect
argument to the vopt command. </p>
</li>
<li class="li" id="id902c93c5-2eb9-4d33-a589-e4973c0283a7__id6880ab0e-d046-4e2f-9608-f5cc8c386433"><p class="p">A global resolution
function for conflicting values on wreal nets. You enable this resolution
function by using the -wreal_resolution argument to the vsim command.</p>
</li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">It is not possible to save or checkpoint a <span class="ph fmvar:ProductName">Questa SIM</span> simulation that contains wreal declarations.</p>
</div>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/General_AmsStandardsAndNomenclature_id288a0e4f.html" title="Verilog-AMS HDL is derived from IEEE Std 1364-2005. The definition and semantics of Verilog-AMS are provided by Accellera Systems Initiative in the Verilog-AMS Language Reference Manual. ">AMS Standards and Nomenclature</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_ConnectivityModeling_id0768c985.html" title="Modeling connectivity in an analog mixed-signal design entails several issues to be considered. ">Connectivity Modeling</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_RealValuedNetsInVerilogWreal_id0786ad7b.html" title="Nets and ports of type wreal, and arrays of wreal are supported for SystemVerilog. The net data type of wreal represents a real-valued connection between structural entities—driver values on wreal nets are real numbers (as opposed to logic levels on wires). Like wires, a wreal net may have multiple drivers. ">Real-valued Nets in Verilog (wreal)</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_ExamplesOfRealValuedNets_id229070bf.html" title="Using wreal for SystemVerilog nets can include the use of structural vs. behavioral nets and wire as interconnect and hierarchical references. ">Examples of Real-Valued Nets</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_VerilogSystemverilogSimulation_ide0ef3c7a.html" title="Introduction to the process of compiling and simulating Verilog and SystemVerilog designs with Questa SIM.">Verilog and SystemVerilog Simulation</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Digital Mixed-Signal for Verilog and SystemVerilog"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_DigitalMixedSignalForVerilogAndSystemVerilog_id902c93c5.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>