// Seed: 859895892
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  uwire id_3;
  wand id_4, id_5;
  tri1 id_6;
  assign id_3 = 1'b0;
  id_7(
      id_6, 1, 1'b0
  );
  wire id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always @(1 or posedge (1)) begin : LABEL_0
    if (id_1) begin : LABEL_0
      if ({1, 1, 1} == id_2) id_1 = id_2;
    end
  end
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
