ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccdQg1CK.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB40:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/gpio.c **** 
  31:Core/Src/gpio.c **** /* USER CODE END 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccdQg1CK.s 			page 2


  33:Core/Src/gpio.c **** /** Configure pins as
  34:Core/Src/gpio.c ****         * Analog
  35:Core/Src/gpio.c ****         * Input
  36:Core/Src/gpio.c ****         * Output
  37:Core/Src/gpio.c ****         * EVENT_OUT
  38:Core/Src/gpio.c ****         * EXTI
  39:Core/Src/gpio.c **** */
  40:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  41:Core/Src/gpio.c **** {
  27              		.loc 1 41 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 89B0     		sub	sp, sp, #36
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
  42:Core/Src/gpio.c **** 
  43:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 43 3 view .LVU1
  43              		.loc 1 43 20 is_stmt 0 view .LVU2
  44 0004 1422     		movs	r2, #20
  45 0006 0021     		movs	r1, #0
  46 0008 03A8     		add	r0, sp, #12
  47 000a FFF7FEFF 		bl	memset
  48              	.LVL0:
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  49              		.loc 1 46 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 46 3 view .LVU4
  52              		.loc 1 46 3 view .LVU5
  53 000e 1F4B     		ldr	r3, .L2
  54 0010 5969     		ldr	r1, [r3, #20]
  55 0012 8020     		movs	r0, #128
  56 0014 C003     		lsls	r0, r0, #15
  57 0016 0143     		orrs	r1, r0
  58 0018 5961     		str	r1, [r3, #20]
  59              		.loc 1 46 3 view .LVU6
  60 001a 5A69     		ldr	r2, [r3, #20]
  61 001c 0240     		ands	r2, r0
  62 001e 0092     		str	r2, [sp]
  63              		.loc 1 46 3 view .LVU7
  64 0020 009A     		ldr	r2, [sp]
  65              	.LBE2:
  66              		.loc 1 46 3 view .LVU8
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  67              		.loc 1 47 3 view .LVU9
  68              	.LBB3:
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccdQg1CK.s 			page 3


  69              		.loc 1 47 3 view .LVU10
  70              		.loc 1 47 3 view .LVU11
  71 0022 5969     		ldr	r1, [r3, #20]
  72 0024 8020     		movs	r0, #128
  73 0026 8002     		lsls	r0, r0, #10
  74 0028 0143     		orrs	r1, r0
  75 002a 5961     		str	r1, [r3, #20]
  76              		.loc 1 47 3 view .LVU12
  77 002c 5A69     		ldr	r2, [r3, #20]
  78 002e 0240     		ands	r2, r0
  79 0030 0192     		str	r2, [sp, #4]
  80              		.loc 1 47 3 view .LVU13
  81 0032 019A     		ldr	r2, [sp, #4]
  82              	.LBE3:
  83              		.loc 1 47 3 view .LVU14
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  84              		.loc 1 48 3 view .LVU15
  85              	.LBB4:
  86              		.loc 1 48 3 view .LVU16
  87              		.loc 1 48 3 view .LVU17
  88 0034 5A69     		ldr	r2, [r3, #20]
  89 0036 8021     		movs	r1, #128
  90 0038 C902     		lsls	r1, r1, #11
  91 003a 0A43     		orrs	r2, r1
  92 003c 5A61     		str	r2, [r3, #20]
  93              		.loc 1 48 3 view .LVU18
  94 003e 5B69     		ldr	r3, [r3, #20]
  95 0040 0B40     		ands	r3, r1
  96 0042 0293     		str	r3, [sp, #8]
  97              		.loc 1 48 3 view .LVU19
  98 0044 029B     		ldr	r3, [sp, #8]
  99              	.LBE4:
 100              		.loc 1 48 3 view .LVU20
  49:Core/Src/gpio.c **** 
  50:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  51:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, P1_Pin|V1_Pin|P2_Pin|V2_Pin
 101              		.loc 1 51 3 view .LVU21
 102 0046 124C     		ldr	r4, .L2+4
 103 0048 9027     		movs	r7, #144
 104 004a FF05     		lsls	r7, r7, #23
 105 004c 0022     		movs	r2, #0
 106 004e 2100     		movs	r1, r4
 107 0050 3800     		movs	r0, r7
 108 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 109              	.LVL1:
  52:Core/Src/gpio.c ****                           |P3_Pin|V6_Pin, GPIO_PIN_RESET);
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, V3_Pin|P6_Pin|V5_Pin|P5_Pin
 110              		.loc 1 55 3 view .LVU22
 111 0056 0F4D     		ldr	r5, .L2+8
 112 0058 0022     		movs	r2, #0
 113 005a F921     		movs	r1, #249
 114 005c 2800     		movs	r0, r5
 115 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL2:
  56:Core/Src/gpio.c ****                           |V4_Pin|P4_Pin, GPIO_PIN_RESET);
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccdQg1CK.s 			page 4


  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pins : PAPin PAPin PAPin PAPin
  59:Core/Src/gpio.c ****                            PAPin PAPin */
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = P1_Pin|V1_Pin|P2_Pin|V2_Pin
 117              		.loc 1 60 3 view .LVU23
 118              		.loc 1 60 23 is_stmt 0 view .LVU24
 119 0062 0394     		str	r4, [sp, #12]
  61:Core/Src/gpio.c ****                           |P3_Pin|V6_Pin;
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 120              		.loc 1 62 3 is_stmt 1 view .LVU25
 121              		.loc 1 62 24 is_stmt 0 view .LVU26
 122 0064 0126     		movs	r6, #1
 123 0066 0496     		str	r6, [sp, #16]
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 124              		.loc 1 63 3 is_stmt 1 view .LVU27
 125              		.loc 1 63 24 is_stmt 0 view .LVU28
 126 0068 0024     		movs	r4, #0
 127 006a 0594     		str	r4, [sp, #20]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 128              		.loc 1 64 3 is_stmt 1 view .LVU29
 129              		.loc 1 64 25 is_stmt 0 view .LVU30
 130 006c 0694     		str	r4, [sp, #24]
  65:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 131              		.loc 1 65 3 is_stmt 1 view .LVU31
 132 006e 03A9     		add	r1, sp, #12
 133 0070 3800     		movs	r0, r7
 134 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL3:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin PBPin PBPin
  68:Core/Src/gpio.c ****                            PBPin PBPin */
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = V3_Pin|P6_Pin|V5_Pin|P5_Pin
 136              		.loc 1 69 3 view .LVU32
 137              		.loc 1 69 23 is_stmt 0 view .LVU33
 138 0076 F923     		movs	r3, #249
 139 0078 0393     		str	r3, [sp, #12]
  70:Core/Src/gpio.c ****                           |V4_Pin|P4_Pin;
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 140              		.loc 1 71 3 is_stmt 1 view .LVU34
 141              		.loc 1 71 24 is_stmt 0 view .LVU35
 142 007a 0496     		str	r6, [sp, #16]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 143              		.loc 1 72 3 is_stmt 1 view .LVU36
 144              		.loc 1 72 24 is_stmt 0 view .LVU37
 145 007c 0594     		str	r4, [sp, #20]
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 146              		.loc 1 73 3 is_stmt 1 view .LVU38
 147              		.loc 1 73 25 is_stmt 0 view .LVU39
 148 007e 0694     		str	r4, [sp, #24]
  74:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 149              		.loc 1 74 3 is_stmt 1 view .LVU40
 150 0080 03A9     		add	r1, sp, #12
 151 0082 2800     		movs	r0, r5
 152 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 153              	.LVL4:
  75:Core/Src/gpio.c **** 
  76:Core/Src/gpio.c **** }
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccdQg1CK.s 			page 5


 154              		.loc 1 76 1 is_stmt 0 view .LVU41
 155 0088 09B0     		add	sp, sp, #36
 156              		@ sp needed
 157 008a F0BD     		pop	{r4, r5, r6, r7, pc}
 158              	.L3:
 159              		.align	2
 160              	.L2:
 161 008c 00100240 		.word	1073876992
 162 0090 F8800000 		.word	33016
 163 0094 00040048 		.word	1207960576
 164              		.cfi_endproc
 165              	.LFE40:
 167              		.text
 168              	.Letext0:
 169              		.file 2 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 170              		.file 3 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 171              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 172              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 173              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 174              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 175              		.file 8 "<built-in>"
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccdQg1CK.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
C:\Users\PIERRE~1\AppData\Local\Temp\ccdQg1CK.s:16     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccdQg1CK.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\PIERRE~1\AppData\Local\Temp\ccdQg1CK.s:161    .text.MX_GPIO_Init:000000000000008c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
