
---------- Begin Simulation Statistics ----------
final_tick                                35844554375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    439                       # Simulator instruction rate (inst/s)
host_mem_usage                               14818596                       # Number of bytes of host memory used
host_op_rate                                      449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 73755.32                       # Real time elapsed on the host
host_tick_rate                                 292431                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32380023                       # Number of instructions simulated
sim_ops                                      33098106                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021568                       # Number of seconds simulated
sim_ticks                                 21568339375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.262454                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1597813                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1642785                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 28                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10057                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1621070                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11854                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14595                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2741                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1718271                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25789                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4165                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10108949                       # Number of instructions committed
system.cpu.committedOps                      10233105                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.407601                       # CPI: cycles per instruction
system.cpu.discardedOps                         36962                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5150643                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            318164                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          3147107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10762477                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293462                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       18                       # number of quiesce instructions executed
system.cpu.numCycles                         34447263                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        18                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6695636     65.43%     65.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4265      0.04%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                 332566      3.25%     68.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3200638     31.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10233105                       # Class of committed instruction
system.cpu.quiesceCycles                        62080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        23684786                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2981591                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              955374                       # Transaction distribution
system.membus.trans_dist::ReadResp             956803                       # Transaction distribution
system.membus.trans_dist::WriteReq             553520                       # Transaction distribution
system.membus.trans_dist::WriteResp            553520                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1153                       # Transaction distribution
system.membus.trans_dist::WriteClean               19                       # Transaction distribution
system.membus.trans_dist::CleanEvict              663                       # Transaction distribution
system.membus.trans_dist::ReadExReq               551                       # Transaction distribution
system.membus.trans_dist::ReadExResp              551                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1248                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1488896                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1488896                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         8120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2983171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        31876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3023200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2977792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2977792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6001375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        16240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       189184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        44660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       251044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     95289344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     95289344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                95551972                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4489853                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001828                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4489838    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4489853                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7570832758                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            40289500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              342500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             8243125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           31850890                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5821944779                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             909500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     16318464                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     24903680                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      9502720                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     24772608                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      4079616                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      4347904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      2375680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       477184                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2852864                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    756593436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    398047149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1154640585                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    440586539                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    707976990                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1148563530                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1197179975                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1106024140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2303204115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     16187392                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      8519680                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     24707072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      9371648                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      4046848                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       266240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      4313088                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      2342912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       477184                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    750516380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    395008621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1145525002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    434509483                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    707976990                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1142486474                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1185025864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1102985612                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2288011476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1071104                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1071104                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1922626                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1922626                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5082                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2900                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5082                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        31876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1490944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1490944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1490944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1490944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5987460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7986                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         8008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         3190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         8008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         3146                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         7986                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        44660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     95334004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        10247914625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   8159857405                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5135938000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       953344                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       953344                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       535552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       535552                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       743424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       745472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       745472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       743424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2977792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     95289344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2324965                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2324965    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2324965                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4825722625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5302272000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24838144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4331520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    753554908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    398047149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1151602057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    437548011                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    704938463                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1142486474                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1191102920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1102985612                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2294088531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     24838144                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     24707072                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      4331520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       477184                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2836480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    753554908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    398047149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1151602057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    437548011                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    707976990                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1145525002                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1191102920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1106024140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2297127059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          181                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          196                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       537084                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44510                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         581593                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       537084                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       537084                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       537084                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44510                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        581593                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     15269888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     15269888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     15269888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         114176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           61128192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        75008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      8519680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34350336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       238592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       238592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       238592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              955128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1172                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       133120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             536724                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    704938463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    707976990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    707976990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    707976990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5293685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2834163119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3477690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    398047149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    398047149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    398047149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    395008621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1592627759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3477690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1102985612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1106024140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1106024140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1102985612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5293685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4426790878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    371681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    372691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    372721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    371656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000380425750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3704                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3704                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1759767                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             564341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      955128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     536724                       # Number of write requests accepted
system.mem_ctrls.readBursts                    955128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   536724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             59697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             59684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             59686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            59680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            59674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            59682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33547                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30764200055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4774890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             55832372555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32214.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58464.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1184                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   890865                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  499612                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                955128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               536724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  839256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   33707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   33394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2977                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       101235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.038277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.193561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.655613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2149      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2374      2.35%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1581      1.56%      6.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1579      1.56%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1872      1.85%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1517      1.50%     10.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1434      1.42%     12.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1766      1.74%     14.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        86963     85.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       101235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     257.826674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    967.204576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3360     90.71%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.03%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.13%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.08%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           54      1.46%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.03%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          144      3.89%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           74      2.00%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            7      0.19%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           35      0.94%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.03%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.03%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           11      0.30%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9472-9727            4      0.11%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3704                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     144.906317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.762980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    148.800906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            474     12.80%     12.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           176      4.75%     17.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          1278     34.50%     52.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          773     20.87%     72.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           90      2.43%     75.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           63      1.70%     77.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           68      1.84%     78.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          113      3.05%     81.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          233      6.29%     88.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          124      3.35%     91.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           73      1.97%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           33      0.89%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           37      1.00%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           23      0.62%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            5      0.13%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           13      0.35%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            4      0.11%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            5      0.13%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            3      0.08%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           19      0.51%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           14      0.38%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           25      0.67%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            9      0.24%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           10      0.27%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            4      0.11%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            8      0.22%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            4      0.11%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            7      0.19%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.05%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           14      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3704                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61118592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34350912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                61128192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34350336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2833.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1592.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2834.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1592.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21568273125                       # Total gap between requests
system.mem_ctrls.avgGap                      14457.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15202368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     15267008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     15268928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     15266304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       113984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        76544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      8584256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      8519680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 704846475.923925876617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 707843461.406958699226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 707932480.777741909027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 707810820.971004962921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5284783.312159840949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3548905.581888359971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 398047149.144508540630                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 398047149.144508540630                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 398002639.459116935730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 395008621.288443565369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       238592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       238592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       238592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1172                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       133120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13884130340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  13939151990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  13930377590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  13931501775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    147210860                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19957226675                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 113363523790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  97542126270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  91201189790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 127676692285                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58442.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58422.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58385.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58390.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     82517.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17028350.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    845088.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    727144.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    679875.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    959109.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4199507990                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1166760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16203944385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  36                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            18                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2155895.833333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1708807.919567                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1352625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7252625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              18                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     35805748250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     38806125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5417227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5417227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5417227                       # number of overall hits
system.cpu.icache.overall_hits::total         5417227                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          181                       # number of overall misses
system.cpu.icache.overall_misses::total           181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7867500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7867500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7867500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7867500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5417408                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5417408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5417408                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5417408                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43466.850829                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43466.850829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43466.850829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43466.850829                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7581125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7581125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7581125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7581125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41884.668508                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41884.668508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41884.668508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41884.668508                       # average overall mshr miss latency
system.cpu.icache.replacements                     21                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5417227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5417227                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5417408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5417408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43466.850829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43466.850829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7581125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7581125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41884.668508                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41884.668508                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.373321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              330703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                21                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15747.761905                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.373321                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.617917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10834997                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10834997                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       527540                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           527540                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       527540                       # number of overall hits
system.cpu.dcache.overall_hits::total          527540                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2312                       # number of overall misses
system.cpu.dcache.overall_misses::total          2312                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    273608250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    273608250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    273608250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    273608250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       529852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       529852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       529852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       529852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004363                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004363                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004363                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 118342.668685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 118342.668685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 118342.668685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 118342.668685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1153                       # number of writebacks
system.cpu.dcache.writebacks::total              1153                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          513                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          513                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1799                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1799                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        19998                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        19998                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    207927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    207927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    207927500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    207927500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     44259750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     44259750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003395                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003395                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003395                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003395                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 115579.488605                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 115579.488605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 115579.488605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 115579.488605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.208821                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.208821                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       326159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          326159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    144623750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    144623750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       327407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       327407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 115884.415064                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 115884.415064                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2030                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2030                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    142745750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    142745750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     44259750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     44259750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 114379.607372                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 114379.607372                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21802.832512                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21802.832512                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       201381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         201381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    128984500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    128984500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       202445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       202445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 121226.033835                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121226.033835                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        17968                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        17968                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65181750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65181750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 118297.186933                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 118297.186933                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1488896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1488896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  15750852250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  15750852250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10578.880090                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10578.880090                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       380680                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       380680                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      1108216                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      1108216                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  15310908883                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  15310908883                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13815.816486                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13815.816486                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.712804                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               40112                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1814                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.112459                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.712804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14032375                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14032375                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35844554375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                35844683750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    439                       # Simulator instruction rate (inst/s)
host_mem_usage                               14818596                       # Number of bytes of host memory used
host_op_rate                                      449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 73755.41                       # Real time elapsed on the host
host_tick_rate                                 292432                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32380032                       # Number of instructions simulated
sim_ops                                      33098121                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021568                       # Number of seconds simulated
sim_ticks                                 21568468750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.262100                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1597814                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1642792                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 29                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10059                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1621070                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11854                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14595                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2741                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1718280                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25791                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4165                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10108958                       # Number of instructions committed
system.cpu.committedOps                      10233120                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.407618                       # CPI: cycles per instruction
system.cpu.discardedOps                         36968                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5150665                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            318164                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          3147107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10762636                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293460                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       18                       # number of quiesce instructions executed
system.cpu.numCycles                         34447470                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        18                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6695644     65.43%     65.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4265      0.04%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                 332572      3.25%     68.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3200638     31.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10233120                       # Class of committed instruction
system.cpu.quiesceCycles                        62080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        23684834                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2981595                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              955374                       # Transaction distribution
system.membus.trans_dist::ReadResp             956805                       # Transaction distribution
system.membus.trans_dist::WriteReq             553520                       # Transaction distribution
system.membus.trans_dist::WriteResp            553520                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1153                       # Transaction distribution
system.membus.trans_dist::WriteClean               19                       # Transaction distribution
system.membus.trans_dist::CleanEvict              665                       # Transaction distribution
system.membus.trans_dist::ReadExReq               551                       # Transaction distribution
system.membus.trans_dist::ReadExResp              551                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1249                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1488896                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1488896                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         8120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2983174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        31876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3023203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2977792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2977792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6001381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        16240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       189248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        44660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       251108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     95289344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     95289344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                95552100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4489855                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001828                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4489840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4489855                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7570836133                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            40289500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              345875                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             8243125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           31856640                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5821944779                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             914500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     16318464                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     24903680                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      9502720                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     24772608                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      4079616                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      4347904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      2375680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       477184                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2852864                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    756588898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    398044762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1154633659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    440583896                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    707972744                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1148556640                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1197172794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1106017505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2303190299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     16187392                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      8519680                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     24707072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      9371648                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      4046848                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       266240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      4313088                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      2342912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       477184                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    750511879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    395006252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1145518130                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    434506877                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    707972744                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1142479621                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1185018756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1102978996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2287997751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1071104                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1071104                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1922626                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1922626                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5082                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2900                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5082                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        31876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1490944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1490944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1490944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1490944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5987460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7986                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         8008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         3190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         8008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         3146                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         7986                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        44660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     95334004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        10247914625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   8159857405                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5135938000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       953344                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       953344                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       535552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       535552                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       743424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       745472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       745472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       743424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2977792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     23855104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     95289344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2324965                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2324965    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2324965                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4825722625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5302272000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24838144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4331520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    753550388                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    398044762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1151595150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    437545387                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    704934234                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1142479621                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1191095775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1102978996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2294074771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     24838144                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     24707072                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      4331520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       477184                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2836480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    753550388                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    398044762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1151595150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    437545387                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    707972744                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1145518130                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1191095775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1106017505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2297113280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12608                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          182                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          197                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       540048                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44509                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         584557                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       540048                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       540048                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       540048                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44509                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        584557                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     15269888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     15269888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     15269888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         114240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           61128256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        75008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      8519680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34350336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       238592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       238592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       238592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              955129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1172                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       133120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             536724                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    704934234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    707972744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    707972744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    707972744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5296621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2834149086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3477669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    398044762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    398044762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    398044762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    395006252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1592618206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3477669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1102978996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1106017505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1106017505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1102978996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5296621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4426767292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    371681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    372691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    372721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    371656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000380425750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3704                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3704                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1759769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             564341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      955129                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     536724                       # Number of write requests accepted
system.mem_ctrls.readBursts                    955129                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   536724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             59697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             59684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             59686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            59681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            59674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            59682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33547                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30764200055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4774895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             55832398805                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32214.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58464.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1184                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   890866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  499612                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                955129                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               536724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  839256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   33707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   33394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2977                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       101235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.038277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.193561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.655613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2149      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2374      2.35%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1581      1.56%      6.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1579      1.56%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1872      1.85%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1517      1.50%     10.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1434      1.42%     12.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1766      1.74%     14.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        86963     85.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       101235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     257.826674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    967.204576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3360     90.71%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.03%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.13%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.08%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           54      1.46%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.03%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          144      3.89%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           74      2.00%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            7      0.19%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           35      0.94%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.03%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.03%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           11      0.30%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9472-9727            4      0.11%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3704                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     144.906317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.762980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    148.800906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            474     12.80%     12.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           176      4.75%     17.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          1278     34.50%     52.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          773     20.87%     72.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           90      2.43%     75.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           63      1.70%     77.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           68      1.84%     78.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          113      3.05%     81.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          233      6.29%     88.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          124      3.35%     91.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           73      1.97%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           33      0.89%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           37      1.00%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           23      0.62%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            5      0.13%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           13      0.35%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            4      0.11%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            5      0.13%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            3      0.08%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           19      0.51%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           14      0.38%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           25      0.67%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            9      0.24%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           10      0.27%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            4      0.11%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            8      0.22%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            4      0.11%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            7      0.19%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.05%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           14      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3704                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61118656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34350912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                61128256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34350336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2833.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1592.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2834.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1592.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21568478750                       # Total gap between requests
system.mem_ctrls.avgGap                      14457.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15202368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     15267008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     15268928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     15266304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       114048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        76544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      8584256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      8519680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 704842248.015404462814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 707839215.521500587463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 707928234.358315348625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 707806575.281335115433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5287718.906795365736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3548884.294347506482                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 398044761.522535085678                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 398044761.522535085678                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 398000252.104127705097                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 395006251.892592072487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       238592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       238592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       238592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1172                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       133120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13884130340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  13939151990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  13930377590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  13931501775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    147237110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19957226675                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 113363523790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  97542126270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  91201189790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 127676692285                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58442.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58422.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58385.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58390.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     82485.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17028350.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    845088.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    727144.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    679875.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    959109.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4199507990                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1166760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16204073760                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  36                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            18                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2155895.833333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1708807.919567                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1352625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7252625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              18                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     35805877625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     38806125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5417237                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5417237                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5417237                       # number of overall hits
system.cpu.icache.overall_hits::total         5417237                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          182                       # number of overall misses
system.cpu.icache.overall_misses::total           182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7910625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7910625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7910625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7910625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5417419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5417419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5417419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5417419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43464.972527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43464.972527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43464.972527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43464.972527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7623000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7623000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41884.615385                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41884.615385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41884.615385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41884.615385                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5417237                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5417237                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7910625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7910625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5417419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5417419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43464.972527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43464.972527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41884.615385                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41884.615385                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.373337                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11789686                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34573.859238                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.373337                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.617917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10835020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10835020                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       527545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           527545                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       527545                       # number of overall hits
system.cpu.dcache.overall_hits::total          527545                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2313                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2313                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2313                       # number of overall misses
system.cpu.dcache.overall_misses::total          2313                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    273668875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    273668875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    273668875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    273668875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       529858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       529858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       529858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       529858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004365                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004365                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004365                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004365                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 118317.715089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 118317.715089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 118317.715089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 118317.715089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1153                       # number of writebacks
system.cpu.dcache.writebacks::total              1153                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          513                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          513                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1800                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1800                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        19998                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        19998                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    207986625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    207986625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    207986625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    207986625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     44259750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     44259750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003397                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003397                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003397                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 115548.125000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 115548.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 115548.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 115548.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.208821                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.208821                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       326164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          326164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    144684375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    144684375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       327413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       327413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 115840.172138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 115840.172138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2030                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2030                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    142804875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    142804875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     44259750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     44259750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 114335.368295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 114335.368295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21802.832512                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21802.832512                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       201381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         201381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    128984500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    128984500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       202445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       202445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 121226.033835                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121226.033835                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        17968                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        17968                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65181750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65181750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 118297.186933                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 118297.186933                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1488896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1488896                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  15750852250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  15750852250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10578.880090                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10578.880090                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       380680                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       380680                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      1108216                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      1108216                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  15310908883                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  15310908883                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13815.816486                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13815.816486                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.712727                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532127                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            230.158737                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.712727                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14032400                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14032400                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35844683750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
