
*** Running vivado
    with args -log SistemaTesting.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SistemaTesting.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source SistemaTesting.tcl -notrace
Command: synth_design -top SistemaTesting -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SistemaTesting' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/SistemaTesting.vhd:16]
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/imports/display7seg/ButtonDebouncer.vhd:14' bound to instance 'db_read' of component 'ButtonDebouncer' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/SistemaTesting.vhd:52]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/imports/display7seg/ButtonDebouncer.vhd:25]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 10000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/imports/display7seg/ButtonDebouncer.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/imports/display7seg/ButtonDebouncer.vhd:25]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ControlUnit.vhd:4' bound to instance 'cu' of component 'ControlUnit' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/SistemaTesting.vhd:59]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ControlUnit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ControlUnit.vhd:13]
INFO: [Synth 8-3491] module 'ParteOperativa' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ParteOperativa.vhd:4' bound to instance 'PO' of component 'ParteOperativa' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/SistemaTesting.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ParteOperativa' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ParteOperativa.vhd:15]
INFO: [Synth 8-3491] module 'ROM_selector' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/RomSelector.vhd:6' bound to instance 'rom_sel' of component 'ROM_selector' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ParteOperativa.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ROM_selector' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/RomSelector.vhd:15]
INFO: [Synth 8-3491] module 'CONTATOREmodN' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/CONTATOREmodN.vhd:5' bound to instance 'counter' of component 'CONTATOREmodN' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/RomSelector.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CONTATOREmodN' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/CONTATOREmodN.vhd:18]
	Parameter m bound to: 8 - type: integer 
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CONTATOREmodN' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/CONTATOREmodN.vhd:18]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ROM.vhd:5' bound to instance 'mem_rom' of component 'ROM' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/RomSelector.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ROM.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ROM' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ROM.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ROM_selector' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/RomSelector.vhd:15]
INFO: [Synth 8-3491] module 'MacchinaCombinatoria' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/MacchinaCombinatoria.vhd:5' bound to instance 'M' of component 'MacchinaCombinatoria' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ParteOperativa.vhd:61]
INFO: [Synth 8-638] synthesizing module 'MacchinaCombinatoria' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/MacchinaCombinatoria.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MacchinaCombinatoria' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/MacchinaCombinatoria.vhd:12]
	Parameter k bound to: 8 - type: integer 
	Parameter m bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Memoria' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/Memoria.vhd:5' bound to instance 'mem' of component 'Memoria' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ParteOperativa.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Memoria' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/Memoria.vhd:18]
	Parameter k bound to: 8 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/imports/Documents/Shift_register.vhd:8' bound to instance 's' of component 'shift_register' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/Memoria.vhd:34]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/imports/Documents/Shift_register.vhd:20]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/imports/Documents/Shift_register.vhd:20]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/imports/Documents/Shift_register.vhd:8' bound to instance 's' of component 'shift_register' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/Memoria.vhd:34]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/imports/Documents/Shift_register.vhd:8' bound to instance 's' of component 'shift_register' [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/Memoria.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Memoria' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/Memoria.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ParteOperativa' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/ParteOperativa.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'SistemaTesting' (0#1) [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/sources_1/new/SistemaTesting.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.543 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1281.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SistemaTesting_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SistemaTesting_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1337.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'BTN_state_reg' in module 'ButtonDebouncer'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                               00 |                               00
            pressed_vrfy |                               01 |                               01
          pressed_cnfrmd |                               10 |                               10
           released_vrfy |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BTN_state_reg' using encoding 'sequential' in module 'ButtonDebouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
           start_reading |                            00010 |                              001
                 read_ok |                            00100 |                              011
               start_mem |                            01000 |                              010
                  mem_ok |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    16|
|5     |LUT3   |     5|
|6     |LUT4   |    10|
|7     |LUT5   |     7|
|8     |LUT6   |     2|
|9     |FDRE   |    36|
|10    |FDSE   |    12|
|11    |IBUF   |     3|
|12    |OBUF   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1337.500 ; gain = 55.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1337.500 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1337.500 ; gain = 55.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1337.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fabdd4a4
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1337.500 ; gain = 55.957
INFO: [Common 17-1381] The checkpoint 'C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard/Esercizio_6_2_SistemaTestingOnBoard.runs/synth_1/SistemaTesting.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SistemaTesting_utilization_synth.rpt -pb SistemaTesting_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 16:41:14 2023...
