#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 16 15:17:41 2024
# Process ID: 19108
# Current directory: C:/ECE385labsandreports/project_6final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22712 C:\ECE385labsandreports\project_6final\project_6final.xpr
# Log file: C:/ECE385labsandreports/project_6final/vivado.log
# Journal file: C:/ECE385labsandreports/project_6final\vivado.jou
# Running On: DESKTOP-1SML9H2, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
start_gui
open_project C:/ECE385labsandreports/project_6final/project_6final.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/385/project_6final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/OneDrive - University of Illinois - Urbana/385/Lab6/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1205.285 ; gain = 392.684
update_compile_order -fileset sources_1
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_keycode
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <mb_block> from block design file <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1242.969 ; gain = 11.871
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axi_gpio_mic [get_bd_cells axi_gpio_0]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_mic]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_mic/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_mic/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_mic/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_mic/S_AXI]
Slave segment '/axi_gpio_mic/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
endgroup
open_hw_manager
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1851.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2460.789 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2460.789 ; gain = 0.000
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2460.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2563.352 ; gain = 1068.770
open_report: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2589.254 ; gain = 25.645
place_ports {hex_gridA[1]} A4
place_ports {hex_gridA[1]} H6
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
close_bd_design [get_bd_designs mb_block]
Wrote  : <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
close_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2805.059 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2805.059 ; gain = 0.000
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_keycode
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <mb_block> from block design file <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
endgroup
set_property name axi_gpio_mic [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {149.849} \
  CONFIG.CLKOUT1_PHASE_ERROR {130.058} \
  CONFIG.CLKOUT2_JITTER {275.069} \
  CONFIG.CLKOUT2_PHASE_ERROR {130.058} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {4.8} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {6.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.125} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {128} \
  CONFIG.NUM_OUT_CLKS {2} \
] [get_bd_cells clk_wiz_1]
endgroup
delete_bd_objs [get_bd_nets microblaze_0_Clk]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets microblaze_0_Clk]'
delete_bd_objs [get_bd_nets microblaze_0_Clk]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out2] [get_bd_pins axi_gpio_mic/s_axi_aclk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_uartlite_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins gpio_usb_int/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins gpio_usb_keycode/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins gpio_usb_rst/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0/Clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_intc/processor_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_intc/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/ACLK]
INFO: [BD 5-455] Automation on '/microblaze_0_axi_periph/M00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out2 (4 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/M01_ACLK]
INFO: [BD 5-455] Automation on '/microblaze_0_axi_periph/M02_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/microblaze_0_axi_periph/M03_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/microblaze_0_axi_periph/M05_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/microblaze_0_axi_periph/M06_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/M07_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins microblaze_0_axi_periph/M08_ACLK]
INFO: [BD 5-455] Automation on '/microblaze_0_axi_periph/S00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk]
INFO: [BD 5-455] Automation on '/spi_usb/s_axi_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/timer_usb_axi/s_axi_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/microblaze_0_axi_periph/M04_ACLK
/spi_usb/ext_spi_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/spi_usb/ext_spi_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins spi_usb/ext_spi_clk] [get_bd_pins clk_wiz_1/clk_out1]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /timer_usb_axi/S_AXI'
CRITICAL WARNING: [BD 41-1343] Reset pin /microblaze_0_axi_periph/M01_ARESETN (associated clock /microblaze_0_axi_periph/M01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out2.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_mic/s_axi_aresetn (associated clock /axi_gpio_mic/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out2.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
save_bd_design
Wrote  : <C:\ECE385labsandreports\project_6final\project_6final.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ECE385labsandreports/project_6final/project_6final.srcs/utils_1/imports/synth_1/mb_final_top.dcp with file C:/ECE385labsandreports/project_6final/project_6final.runs/synth_1/mb_usb_hdmi_top.dcp
reset_run mb_block_xbar_0_synth_1
reset_run mb_block_clk_wiz_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'mb_block.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Verilog Output written to : c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_mic .
Exporting to file c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_axi_gpio_0_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_clk_wiz_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mb_block_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_axi_gpio_0_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_clk_wiz_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_xbar_0
[Tue Apr 16 16:07:47 2024] Launched mb_block_xbar_0_synth_1, mb_block_clk_wiz_1_0_synth_1, mb_block_axi_gpio_0_5_synth_1, mb_block_auto_cc_0_synth_1, synth_1...
Run output will be captured here:
mb_block_xbar_0_synth_1: C:/ECE385labsandreports/project_6final/project_6final.runs/mb_block_xbar_0_synth_1/runme.log
mb_block_clk_wiz_1_0_synth_1: C:/ECE385labsandreports/project_6final/project_6final.runs/mb_block_clk_wiz_1_0_synth_1/runme.log
mb_block_axi_gpio_0_5_synth_1: C:/ECE385labsandreports/project_6final/project_6final.runs/mb_block_axi_gpio_0_5_synth_1/runme.log
mb_block_auto_cc_0_synth_1: C:/ECE385labsandreports/project_6final/project_6final.runs/mb_block_auto_cc_0_synth_1/runme.log
synth_1: C:/ECE385labsandreports/project_6final/project_6final.runs/synth_1/runme.log
[Tue Apr 16 16:07:47 2024] Launched impl_1...
Run output will be captured here: C:/ECE385labsandreports/project_6final/project_6final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2805.059 ; gain = 0.000
close_bd_design [get_bd_designs mb_block]
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 2805.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2805.059 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2805.059 ; gain = 0.000
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2805.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2849.098 ; gain = 44.039
open_report: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2864.629 ; gain = 15.531
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_keycode
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_mic
Successfully read diagram <mb_block> from block design file <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd>
create_bd_port -dir I mic_in
connect_bd_net [get_bd_ports mic_in] [get_bd_pins axi_gpio_mic/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_mic/gpio_io_i> is being overridden by the user with net <mic_in_1>. This pin will not be connected as a part of interface connection <GPIO>.
set_property name gpio_mic_data [get_bd_intf_ports gpio_rtl_0]
save_bd_design
Wrote  : <C:\ECE385labsandreports\project_6final\project_6final.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ECE385labsandreports/project_6final/project_6final.srcs/utils_1/imports/synth_1/mb_final_top.dcp with file C:/ECE385labsandreports/project_6final/project_6final.runs/synth_1/mb_usb_hdmi_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /timer_usb_axi/S_AXI'
CRITICAL WARNING: [BD 41-1343] Reset pin /microblaze_0_axi_periph/M01_ARESETN (associated clock /microblaze_0_axi_periph/M01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out2.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_mic/s_axi_aresetn (associated clock /axi_gpio_mic/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_1/clk_out2.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\ECE385labsandreports\project_6final\project_6final.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
Verilog Output written to : c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_cc .
Exporting to file c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_auto_cc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4207225d5ab79e7 to dir: c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/ECE385labsandreports/project_6final/project_6final.cache/ip/2022.2/f/4/f4207225d5ab79e7/mb_block_auto_cc_0.dcp to c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/ECE385labsandreports/project_6final/project_6final.cache/ip/2022.2/f/4/f4207225d5ab79e7/mb_block_auto_cc_0_sim_netlist.v to c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/ECE385labsandreports/project_6final/project_6final.cache/ip/2022.2/f/4/f4207225d5ab79e7/mb_block_auto_cc_0_sim_netlist.vhdl to c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/ECE385labsandreports/project_6final/project_6final.cache/ip/2022.2/f/4/f4207225d5ab79e7/mb_block_auto_cc_0_stub.v to c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/ECE385labsandreports/project_6final/project_6final.cache/ip/2022.2/f/4/f4207225d5ab79e7/mb_block_auto_cc_0_stub.vhdl to c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_auto_cc_0/mb_block_auto_cc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mb_block_auto_cc_0, cache-ID = f4207225d5ab79e7; cache size = 20.466 MB.
[Tue Apr 16 16:30:01 2024] Launched synth_1...
Run output will be captured here: C:/ECE385labsandreports/project_6final/project_6final.runs/synth_1/runme.log
[Tue Apr 16 16:30:01 2024] Launched impl_1...
Run output will be captured here: C:/ECE385labsandreports/project_6final/project_6final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:58 . Memory (MB): peak = 3019.238 ; gain = 16.934
close_bd_design [get_bd_designs mb_block]
close_design
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project microphonemovement C:/ECE385labsandreports/prjct6mic/microphonemovement -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3019.238 ; gain = 0.000
create_bd_design "mb_block"
Wrote  : <C:\ECE385labsandreports\prjct6mic\microphonemovement\microphonemovement.srcs\sources_1\bd\mb_block\mb_block.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {Microcontroller}}  [get_bd_cells microblaze_0]
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces /microblaze_0'
apply_bd_automation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.238 ; gain = 0.000
startgroup
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_bd_cells clk_wiz_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
current_project project_6final
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.490 . Memory (MB): peak = 3037.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3121.109 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3121.109 ; gain = 0.000
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/ECE385labsandreports/project_6final/project_6final.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3121.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3152.648 ; gain = 115.285
open_report: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3177.574 ; gain = 7.742
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_keycode
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_mic
Successfully read diagram <mb_block> from block design file <C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd>
open_bd_design {C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd}
make_wrapper -files [get_files C:/ECE385labsandreports/project_6final/project_6final.srcs/sources_1/bd/mb_block/mb_block.bd] -top
close_project
set_property name axi_gpio_led [get_bd_cells axi_gpio_0]
set_property CONFIG.C_ALL_OUTPUTS {1} [get_bd_cells axi_gpio_led]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 308 -412} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_mic [get_bd_cells axi_gpio_0]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_mic]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {3 855 -394} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_rst [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property CONFIG.C_BAUDRATE {115200} [get_bd_cells axi_uartlite_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_led/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_led/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_led/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_led/S_AXI]
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index": parent namespace doesn't exist
ERROR: [IP_Flow 19-3428] Failed to create Customization object xbar
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'mb_block_xbar_0'. Failed to customize IP instance 'mb_block_xbar_0'. Failed to load customization data
ERROR: [BD 41-1712] Create IP failed with errors
ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:axi_crossbar:2.1 -type ip -name xbar .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [BD 41-1273] Error running update_contents TCL procedure: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
    ::xilinx.com_ip_axi_interconnect_2.1::update_contents Line 109
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-2168] Errors found in procedure apply_rule:
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_led/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_led/S_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
import_files -norecurse C:/ECE385labsandreports/prjct6mic/resources/design_source/mb_intro_top.sv
add_files -fileset constrs_1 -norecurse C:/ECE385labsandreports/prjct6mic/resources/pin_assignment/mb_intro_top.xdc
import_files -fileset constrs_1 C:/ECE385labsandreports/prjct6mic/resources/pin_assignment/mb_intro_top.xdc
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_led/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_led/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_mic/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_1
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_1 /axi_gpio_mic/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_mic/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_mic/S_AXI]
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index": parent namespace doesn't exist
ERROR: [IP_Flow 19-3428] Failed to create Customization object xbar
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'mb_block_xbar_0'. Failed to customize IP instance 'mb_block_xbar_0'. Failed to load customization data
ERROR: [BD 41-1712] Create IP failed with errors
ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:axi_crossbar:2.1 -type ip -name xbar .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [BD 41-1273] Error running update_contents TCL procedure: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
    ::xilinx.com_ip_axi_interconnect_2.1::update_contents Line 109
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-2168] Errors found in procedure apply_rule:
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_mic/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_mic/S_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_mic/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_mic/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_rst/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_2
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_2 /axi_gpio_rst/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_rst/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_rst/S_AXI]
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index": parent namespace doesn't exist
ERROR: [IP_Flow 19-3428] Failed to create Customization object xbar
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'mb_block_xbar_0'. Failed to customize IP instance 'mb_block_xbar_0'. Failed to load customization data
ERROR: [BD 41-1712] Create IP failed with errors
ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:axi_crossbar:2.1 -type ip -name xbar .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [BD 41-1273] Error running update_contents TCL procedure: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
    ::xilinx.com_ip_axi_interconnect_2.1::update_contents Line 109
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-2168] Errors found in procedure apply_rule:
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_rst/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_rst/S_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
startgroup
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_rst/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_rst/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
INFO: [Common 17-14] Message 'IP_Flow 19-4815' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index": parent namespace doesn't exist
ERROR: [IP_Flow 19-3428] Failed to create Customization object xbar
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'mb_block_xbar_0'. Failed to customize IP instance 'mb_block_xbar_0'. Failed to load customization data
ERROR: [BD 41-1712] Create IP failed with errors
ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:axi_crossbar:2.1 -type ip -name xbar .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [BD 41-1273] Error running update_contents TCL procedure: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
    ::xilinx.com_ip_axi_interconnect_2.1::update_contents Line 109
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-2168] Errors found in procedure apply_rule:
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /uart_rtl_0 /axi_uartlite_0/UART
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl_0 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
endgroup
delete_bd_objs [get_bd_nets microblaze_0_intr] [get_bd_cells microblaze_0_xlconcat]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_axi_intc/intr]
set_property name gpio_rtl_mic [get_bd_intf_ports gpio_rtl_1]
set_property name gpio_rtl_led [get_bd_intf_ports gpio_rtl_0]
set_property name gpio_rtl_rst [get_bd_intf_ports gpio_rtl_2]
set_property name uart_rtl_uart [get_bd_intf_ports uart_rtl_0]
save_bd_design
WARNING: [BD 41-597] NET <microblaze_0_axi_periph_ACLK_net> has no source
WARNING: [BD 41-597] NET <microblaze_0_axi_periph_ARESETN_net> has no source
Wrote  : <C:\ECE385labsandreports\prjct6mic\microphonemovement\microphonemovement.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
assign_bd_address
Slave segment '/axi_gpio_led/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_gpio_mic/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/axi_gpio_rst/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4002_0000 [ 64K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/S00_AXI'. Please either complete or remove this path to resolve.
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_ADDR_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_A_BASE_ADDR_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_READ_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_SECURE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_READ_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_S_WRITE_CONNECTIVITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::M_WRITE_ISSUING_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_ARB_PRIORITY_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_BASE_ID_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_READ_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_SINGLE_THREAD_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_THREAD_ID_WIDTH_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::S_WRITE_ACCEPTANCE_ARGS": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::a": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ar_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::arnum": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::awp": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::bap": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::c_family": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_addr_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::dependent_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::direct_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::i": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::ipinstname": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::k": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::m": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::mi_idx": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::num": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::p": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::remap01_model_params": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::updation_group_index": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_axi_crossbar_2_1': can't set "::ipgui_xilinx_com_ip_axi_crossbar_2_1_1::validation_group_index": parent namespace doesn't exist
ERROR: [IP_Flow 19-3428] Failed to create Customization object xbar
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'mb_block_xbar_0'. Failed to customize IP instance 'mb_block_xbar_0'. Failed to load customization data
ERROR: [BD 41-1712] Create IP failed with errors
ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:axi_crossbar:2.1 -type ip -name xbar .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
    update_contents Line 109
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
WARNING: [BD 41-597] NET <microblaze_0_axi_periph_ACLK_net> has no source
WARNING: [BD 41-597] NET <microblaze_0_axi_periph_ARESETN_net> has no source
Wrote  : <C:\ECE385labsandreports\prjct6mic\microphonemovement\microphonemovement.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
close_bd_design [get_bd_designs mb_block]
open_bd_design {C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_mic
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_rst
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
CRITICAL WARNING: [BD 41-177] The types of the interfaces 'M_AXI_DP'(xilinx.com:interface:aximm:1.0) and 'S00_AXI'(:::) are incompatible. They cannot be connected.
CRITICAL WARNING: [BD 41-177] The types of the interfaces 'S_AXI'(xilinx.com:interface:aximm:1.0) and 'M01_AXI'(:::) are incompatible. They cannot be connected.
CRITICAL WARNING: [BD 41-177] The types of the interfaces 'S_AXI'(xilinx.com:interface:aximm:1.0) and 'M02_AXI'(:::) are incompatible. They cannot be connected.
CRITICAL WARNING: [BD 41-177] The types of the interfaces 'S_AXI'(xilinx.com:interface:aximm:1.0) and 'M03_AXI'(:::) are incompatible. They cannot be connected.
CRITICAL WARNING: [BD 41-177] The types of the interfaces 'S_AXI'(xilinx.com:interface:aximm:1.0) and 'M04_AXI'(:::) are incompatible. They cannot be connected.
CRITICAL WARNING: [BD 41-177] The types of the interfaces 's_axi'(xilinx.com:interface:aximm:1.0) and 'M00_AXI'(:::) are incompatible. They cannot be connected.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <ACLK> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <S00_ACLK> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M00_ACLK> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M01_ACLK> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M02_ACLK> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M03_ACLK> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M04_ACLK> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <ARESETN> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <S00_ARESETN> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M00_ARESETN> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M01_ARESETN> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M02_ARESETN> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M03_ARESETN> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <M04_ARESETN> in cell <microblaze_0_axi_periph> while setting up net connections during loading of BD file.
Successfully read diagram <mb_block> from block design file <C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd>
startgroup
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M04_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_intf_nets microblaze_0_intc_axi] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets axi_gpio_rst_GPIO] [get_bd_intf_nets microblaze_0_axi_dp] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets axi_gpio_led_GPIO] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_nets axi_gpio_mic_GPIO] [get_bd_intf_nets microblaze_0_interrupt]
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt] [get_bd_nets microblaze_0_Clk] [get_bd_nets clk_100MHz_1] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets reset_rtl_0_1]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells axi_gpio_rst] [get_bd_cells axi_gpio_mic] [get_bd_cells mdm_1] [get_bd_cells microblaze_0_axi_intc] [get_bd_cells microblaze_0_axi_periph] [get_bd_cells axi_gpio_led] [get_bd_cells microblaze_0] [get_bd_cells axi_uartlite_0] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_intf_ports gpio_rtl_rst] [get_bd_intf_ports uart_rtl_uart] [get_bd_intf_ports gpio_rtl_led] [get_bd_intf_ports gpio_rtl_mic]
delete_bd_objs [get_bd_ports clk_100MHz] [get_bd_ports reset_rtl_0]
endgroup
export_ip_user_files -of_objects  [get_files C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/imports/design_source/mb_intro_top.sv] -no_script -reset -force -quiet
remove_files  C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/imports/design_source/mb_intro_top.sv
export_ip_user_files -of_objects  [get_files C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc
open_bd_design {C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd}
export_ip_user_files -of_objects  [get_files C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -reset -force -quiet
remove_files  C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/mb_block.bd
Wrote  : <C:/ECE385labsandreports/prjct6mic/microphonemovement/microphonemovement.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
create_bd_design "mb_block"
Wrote  : <C:\ECE385labsandreports\prjct6mic\microphonemovement\microphonemovement.srcs\sources_1\bd\mb_block\mb_block.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {32KB} preset {Microcontroller}}  [get_bd_cells microblaze_0]
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::ipinstname": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::ipinstname' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::ipinstname": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::model_proc": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::model_proc' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::model_proc": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::model_proc_p": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::model_proc_p' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::model_proc_p": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param1": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param1' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param1": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validat": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validat' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validat": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validat1": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validat1' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validat1": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validat2": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validat2' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validat2": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validatd": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validatd' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::param_validatd": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::pram_dip": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::pram_dip' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::pram_dip": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::updation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::updation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::updation_group_index": parent namespace doesn't exist
can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::validation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::validation_group_index' in Tcl scope '::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0': can't set "::ipgui_xilinx_com_ip_lmb_bram_if_cntlr_4_0_1::validation_group_index": parent namespace doesn't exist
ERROR: [IP_Flow 19-3428] Failed to create Customization object dlmb_bram_if_cntlr
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'mb_block_dlmb_bram_if_cntlr_0'. Failed to customize IP instance 'mb_block_dlmb_bram_if_cntlr_0'. Failed to load customization data
ERROR: [BD 41-1712] Create IP failed with errors
ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 -type ip -name dlmb_bram_if_cntlr .
WARNING: [xilinx.com:ip:microblaze:11.0-100] Failed to apply rule. Error message: "ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors."
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 17:06:30 2024...
