<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [RFC,	PATCH for 0.5] arm920t: data cache full support
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2010-February/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BRFC%2C%0A%09PATCH%20for%200.5%5D%20arm920t%3A%20data%20cache%20full%20support&In-Reply-To=%3C201002161816.18750.marc.pignat%40hevs.ch%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="014894.html">
   <LINK REL="Next"  HREF="014839.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [RFC,	PATCH for 0.5] arm920t: data cache full support</H1>
    <B>Marc Pignat</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BRFC%2C%0A%09PATCH%20for%200.5%5D%20arm920t%3A%20data%20cache%20full%20support&In-Reply-To=%3C201002161816.18750.marc.pignat%40hevs.ch%3E"
       TITLE="[Openocd-development] [RFC,	PATCH for 0.5] arm920t: data cache full support">marc.pignat at hevs.ch
       </A><BR>
    <I>Tue Feb 16 18:16:18 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="014894.html">[Openocd-development] OpenOCD segfaults when the permission is	not yet set
</A></li>
        <LI>Next message: <A HREF="014839.html">[Openocd-development] [RFC,	PATCH for 0.5] arm920t: data cache full support
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14837">[ date ]</a>
              <a href="thread.html#14837">[ thread ]</a>
              <a href="subject.html#14837">[ subject ]</a>
              <a href="author.html#14837">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi all!

The arm920t support for data cache support where broken just before 0.3.1. 

With a lot of help from &#216;yvind Harboe and David Brownell we finally have some
workaround patch for this (see threads about 'arm920t regression cache support').

This workaround has still a bug with data cache in write back mode, and here is
a patch fixing the problem for all cache layout.

The problem is the 920t has no support for cleaning a data cache line using the
jtag interface, so the cleaning is implemented reading the full cache line and
then writing it to the physical memory.

Here is a first version of the patch, it needs cleanup, but I wish to have your
comments before doing more work.

This patch depends on the (attached) patch by &#216;yvind Harboe.



Best regards


Marc


diff --git a/src/target/arm920t.c b/src/target/arm920t.c
index 0973621..a92c631 100644
--- a/src/target/arm920t.c
+++ b/src/target/arm920t.c
@@ -524,6 +524,7 @@ int arm920t_write_memory(struct target *target, uint32_t address,
 		uint32_t size, uint32_t count, uint8_t *buffer)
 {
 	int retval;
+	const uint32_t cache_mask = ~0x1f; /* cache line size : 32 byte */
 	struct arm920t_common *arm920t = target_to_arm920(target);

 	/* FIX!!!! this should be cleaned up and made much more general. The
@@ -534,24 +535,73 @@ int arm920t_write_memory(struct target *target, uint32_t address,
 		/* special case the handling of single word writes to bypass MMU
 		 * to allow implementation of breakpoints in memory marked read only
 		 * by MMU */
+		int type;
+		uint32_t cb;
+		int domain;
+		uint32_t ap;
+		uint32_t pa;
+
+		/*
+		 * We need physical address and cb
+		 */
+		pa = armv4_5_mmu_translate_va(target, &amp;arm920t-&gt;armv4_5_mmu, address, &amp;type, &amp;cb, &amp;domain, &amp;ap);
+		if (type == -1)
+		{
+			return pa;
+		}
+
 		if (arm920t-&gt;armv4_5_mmu.armv4_5_cache.d_u_cache_enabled)
 		{
-			LOG_DEBUG(&quot;D-Cache enabled, flush and invalidate cache line&quot;);
+			if (cb &amp; 0x1)
+			{
+				LOG_DEBUG(&quot;D-Cache buffered, drain write buffer&quot;);
+				/*
+				 * Buffered ?
+				 * Drain write buffer - MCR p15,0,Rd,c7,c10,4
+				 */
+
+				retval = arm920t_write_cp15_interpreted(target, 0xee070f9a, 0x0, 0);
+				if (retval != ERROR_OK)
+					return retval;
+			}

-			/* flush and invalidate data cache
-			 *
-			 * MCR p15,0,Rd,c7,c14,2 - flush and invalidate cache line using virtual address
-			 *
-			 */
-			retval = arm920t_write_cp15_interpreted(target, 0xee070f5e, 0x0, address &amp;~0x3);
-			if (retval != ERROR_OK)
-				return retval;
-		}
+			if (cb == 0x3)
+			{
+				/*
+				 * Write back memory ? -&gt; clean cache
+				 *
+				 * There is no way for cleaning a data cache line using
+				 * cp15 scan chain, so copy the full cache line from
+				 * cache to physical memory.
+				 */
+				uint8_t data[32];
+
+				LOG_DEBUG(&quot;D-Cache in 'write back' mode, flush cache line&quot;);
+
+				retval = target_read_memory(target, address &amp; cache_mask, 1, sizeof(data), &amp;data[0]);
+				if (retval != ERROR_OK)
+					return retval;
+
+				retval = armv4_5_mmu_write_physical(target, &amp;arm920t-&gt;armv4_5_mmu, pa &amp; cache_mask, 1, sizeof(data), &amp;data[0]);
+				if (retval != ERROR_OK)
+					return retval;
+			}

-		uint32_t pa;
-		retval = target-&gt;type-&gt;virt2phys(target, address, &amp;pa);
-		if (retval != ERROR_OK)
-			return retval;
+			/* Cached ? */
+			if (cb &amp; 0x2)
+			{
+				/*
+				 * Cached ? -&gt; Invalidate data cache using MVA
+				 *
+				 * MCR p15,0,Rd,c7,c6,1
+				 */
+				LOG_DEBUG(&quot;D-Cache enabled, invalidate cache line&quot;);
+
+				retval = arm920t_write_cp15_interpreted(target, 0xee070f36, 0x0, address &amp; cache_mask);
+				if (retval != ERROR_OK)
+					return retval;
+			}
+		}

 		/* write directly to physical memory bypassing any read only MMU bits, etc. */
 		retval = armv4_5_mmu_write_physical(target, &amp;arm920t-&gt;armv4_5_mmu, pa, size, count, buffer);
@@ -574,7 +624,7 @@ int arm920t_write_memory(struct target *target, uint32_t address,
 			 * 	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
 			 */
 			LOG_DEBUG(&quot;I-Cache enabled, invalidating affected I-Cache line&quot;);
-			retval = arm920t_write_cp15_interpreted(target, 0xee070f35, 0x0, address);
+			retval = arm920t_write_cp15_interpreted(target, 0xee070f35, 0x0, address &amp; cache_mask);
 			if (retval != ERROR_OK)
 				return retval;
 		}
@@ -583,7 +633,7 @@ int arm920t_write_memory(struct target *target, uint32_t address,
 			/* invalidate ICache
 			 *   8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
 			 * */
-			retval = arm920t_write_cp15_interpreted(target, 0xee070f15, 0x0, address);
+			retval = arm920t_write_cp15_interpreted(target, 0xee070f15, 0x0, 0x0);
 			if (retval != ERROR_OK)
 				return retval;
 		}
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 920tbreakpoint.patch
Type: text/x-patch
Size: 3283 bytes
Desc: not available
URL: &lt;<A HREF="https://lists.berlios.de/pipermail/openocd-development/attachments/20100216/bb681695/attachment.bin">https://lists.berlios.de/pipermail/openocd-development/attachments/20100216/bb681695/attachment.bin</A>&gt;
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="014894.html">[Openocd-development] OpenOCD segfaults when the permission is	not yet set
</A></li>
	<LI>Next message: <A HREF="014839.html">[Openocd-development] [RFC,	PATCH for 0.5] arm920t: data cache full support
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14837">[ date ]</a>
              <a href="thread.html#14837">[ thread ]</a>
              <a href="subject.html#14837">[ subject ]</a>
              <a href="author.html#14837">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
