INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chuan/Documents/GitHub/FPGA_demos/led/project_1.srcs/sources_1/imports/led/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chuan/Documents/GitHub/FPGA_demos/led/project_1.srcs/sim_1/new/tb_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_led
