import os

Import('turborav_jar CLASSPATH default_program')

synth_env = Environment(
    ENV = os.environ
)

# Verilog code generation
soc_v = synth_env.Command(
    "Soc.v",
    [turborav_jar, default_program],
    """scala \
    -classpath $turborav_jar:$CLASSPATH\
    TurboRav.TurboRav Soc $CWD $default_program 4 4 True""",
    turborav_jar    = turborav_jar,
    CLASSPATH       = CLASSPATH,
    CWD             = Dir("."),
    default_program = default_program
)[0]

SConscript(
    # NB: The Xilinx synthesis flow is not tested in CI and is subject
    # to bit rot.
    "xilinx/SConscript",
    exports = "synth_env soc_v"
)

SConscript(
    "yosys/SConscript",
    exports = "synth_env soc_v"
)
