<stg><name>load_matrix_from_dram_safe</name>


<trans_list>

<trans id="28" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="32">
<![CDATA[
entry:4 %empty = trunc i32 %cols_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="32">
<![CDATA[
entry:5 %empty_40 = trunc i32 %rows_read

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %store_ln44 = store i32 %rows_read, i32 %M_rows

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %store_ln45 = store i32 %cols_read, i32 %M_cols

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %call_ln0 = call void @load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %empty_41 = icmp_sgt  i32 %rows_read, i32 0

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:13 %smax = select i1 %empty_41, i31 %empty_40, i31 0

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %empty_42 = icmp_sgt  i32 %cols_read, i32 0

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:15 %smax2 = select i1 %empty_42, i31 %empty, i31 0

]]></Node>
<StgValue><ssdm name="smax2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %call_ln0 = call void @load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="62" op_0_bw="31">
<![CDATA[
entry:16 %zext_ln58 = zext i31 %smax

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="62" op_0_bw="31">
<![CDATA[
entry:17 %zext_ln58_1 = zext i31 %smax2

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:18 %mul_ln58 = mul i62 %zext_ln58, i62 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="mul_ln58"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram

]]></Node>
<StgValue><ssdm name="A_dram_read"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:19 %call_ln58 = call void @load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4, i32 %cols_read, i62 %mul_ln58, i64 %A_dram_read, i32 %gmem, i32 %cols_read, i32 %M_e

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %t_capacity_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %t_capacity

]]></Node>
<StgValue><ssdm name="t_capacity_read"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_10, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %store_ln46 = store i32 0, i32 %M_t

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %store_ln47 = store i32 %t_capacity_read, i32 %M_t_capacity

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:19 %call_ln58 = call void @load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4, i32 %cols_read, i62 %mul_ln58, i64 %A_dram_read, i32 %gmem, i32 %cols_read, i32 %M_e

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
entry:20 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="32" name="A_dram" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_dram"/></StgValue>
</port>
<port id="33" name="rows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rows"/></StgValue>
</port>
<port id="34" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
<port id="35" name="t_capacity" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t_capacity"/></StgValue>
</port>
<port id="36" name="M_e" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_e"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="M_rows" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_rows"/></StgValue>
</port>
<port id="38" name="M_cols" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_cols"/></StgValue>
</port>
<port id="39" name="M_t" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_t"/></StgValue>
</port>
<port id="40" name="M_t_capacity" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_t_capacity"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="42" from="_ssdm_op_Read.ap_auto.i32" to="cols_read" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="cols" to="cols_read" fromId="34" toId="5">
</dataflow>
<dataflow id="44" from="_ssdm_op_Read.ap_auto.i32" to="rows_read" fromId="41" toId="6">
</dataflow>
<dataflow id="45" from="rows" to="rows_read" fromId="33" toId="6">
</dataflow>
<dataflow id="46" from="cols_read" to="empty" fromId="5" toId="7">
</dataflow>
<dataflow id="47" from="rows_read" to="empty_40" fromId="6" toId="8">
</dataflow>
<dataflow id="48" from="rows_read" to="store_ln44" fromId="6" toId="9">
</dataflow>
<dataflow id="49" from="M_rows" to="store_ln44" fromId="37" toId="9">
</dataflow>
<dataflow id="50" from="cols_read" to="store_ln45" fromId="5" toId="10">
</dataflow>
<dataflow id="51" from="M_cols" to="store_ln45" fromId="38" toId="10">
</dataflow>
<dataflow id="53" from="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2" to="call_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="54" from="M_e" to="call_ln0" fromId="36" toId="11">
</dataflow>
<dataflow id="55" from="rows_read" to="empty_41" fromId="6" toId="12">
</dataflow>
<dataflow id="57" from="StgValue_56" to="empty_41" fromId="56" toId="12">
</dataflow>
<dataflow id="58" from="empty_41" to="smax" fromId="12" toId="13">
</dataflow>
<dataflow id="59" from="empty_40" to="smax" fromId="8" toId="13">
</dataflow>
<dataflow id="61" from="StgValue_60" to="smax" fromId="60" toId="13">
</dataflow>
<dataflow id="62" from="cols_read" to="empty_42" fromId="5" toId="14">
</dataflow>
<dataflow id="63" from="StgValue_56" to="empty_42" fromId="56" toId="14">
</dataflow>
<dataflow id="64" from="empty_42" to="smax2" fromId="14" toId="15">
</dataflow>
<dataflow id="65" from="empty" to="smax2" fromId="7" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_60" to="smax2" fromId="60" toId="15">
</dataflow>
<dataflow id="67" from="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2" to="call_ln0" fromId="52" toId="16">
</dataflow>
<dataflow id="68" from="M_e" to="call_ln0" fromId="36" toId="16">
</dataflow>
<dataflow id="69" from="smax" to="zext_ln58" fromId="13" toId="17">
</dataflow>
<dataflow id="70" from="smax2" to="zext_ln58_1" fromId="15" toId="18">
</dataflow>
<dataflow id="71" from="zext_ln58" to="mul_ln58" fromId="17" toId="19">
</dataflow>
<dataflow id="72" from="zext_ln58_1" to="mul_ln58" fromId="18" toId="19">
</dataflow>
<dataflow id="74" from="_ssdm_op_Read.ap_auto.i64" to="A_dram_read" fromId="73" toId="20">
</dataflow>
<dataflow id="75" from="A_dram" to="A_dram_read" fromId="32" toId="20">
</dataflow>
<dataflow id="77" from="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4" to="call_ln58" fromId="76" toId="21">
</dataflow>
<dataflow id="78" from="cols_read" to="call_ln58" fromId="5" toId="21">
</dataflow>
<dataflow id="79" from="mul_ln58" to="call_ln58" fromId="19" toId="21">
</dataflow>
<dataflow id="80" from="A_dram_read" to="call_ln58" fromId="20" toId="21">
</dataflow>
<dataflow id="81" from="gmem" to="call_ln58" fromId="31" toId="21">
</dataflow>
<dataflow id="82" from="cols_read" to="call_ln58" fromId="5" toId="21">
</dataflow>
<dataflow id="83" from="M_e" to="call_ln58" fromId="36" toId="21">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i32" to="t_capacity_read" fromId="41" toId="22">
</dataflow>
<dataflow id="85" from="t_capacity" to="t_capacity_read" fromId="35" toId="22">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="86" toId="23">
</dataflow>
<dataflow id="88" from="gmem" to="specinterface_ln0" fromId="31" toId="23">
</dataflow>
<dataflow id="90" from="empty_19" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="91" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="23">
</dataflow>
<dataflow id="92" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="23">
</dataflow>
<dataflow id="94" from="empty_13" to="specinterface_ln0" fromId="93" toId="23">
</dataflow>
<dataflow id="95" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="23">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="23">
</dataflow>
<dataflow id="99" from="empty_10" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="101" from="empty_14" to="specinterface_ln0" fromId="100" toId="23">
</dataflow>
<dataflow id="102" from="empty_13" to="specinterface_ln0" fromId="93" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="23">
</dataflow>
<dataflow id="108" from="empty_13" to="specinterface_ln0" fromId="93" toId="23">
</dataflow>
<dataflow id="109" from="empty_13" to="specinterface_ln0" fromId="93" toId="23">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="23">
</dataflow>
<dataflow id="113" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="23">
</dataflow>
<dataflow id="114" from="StgValue_56" to="store_ln46" fromId="56" toId="24">
</dataflow>
<dataflow id="115" from="M_t" to="store_ln46" fromId="39" toId="24">
</dataflow>
<dataflow id="116" from="t_capacity_read" to="store_ln47" fromId="22" toId="25">
</dataflow>
<dataflow id="117" from="M_t_capacity" to="store_ln47" fromId="40" toId="25">
</dataflow>
<dataflow id="118" from="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4" to="call_ln58" fromId="76" toId="26">
</dataflow>
<dataflow id="119" from="cols_read" to="call_ln58" fromId="5" toId="26">
</dataflow>
<dataflow id="120" from="mul_ln58" to="call_ln58" fromId="19" toId="26">
</dataflow>
<dataflow id="121" from="A_dram_read" to="call_ln58" fromId="20" toId="26">
</dataflow>
<dataflow id="122" from="gmem" to="call_ln58" fromId="31" toId="26">
</dataflow>
<dataflow id="123" from="cols_read" to="call_ln58" fromId="5" toId="26">
</dataflow>
<dataflow id="124" from="M_e" to="call_ln58" fromId="36" toId="26">
</dataflow>
</dataflows>


</stg>
