$date
	Sat Oct 22 21:57:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#54333
b1101 !
1"
#54334
b1101 &
b1101 %
1$
#54335
0"
#54338
b101000 &
b101000 %
#54342
b10100 &
b10100 %
#54346
b1010 &
b1010 %
#54350
b101 &
b101 %
#54354
b10000 &
b10000 %
#54358
b1000 &
b1000 %
#54362
b100 &
b100 %
#54366
b10 &
b10 %
#54370
b1 &
b1 %
1#
#54374
b0 &
0#
b0 %
0$
#1081550
b10101 &
b10101 %
1$
b10101 !
1"
#1081551
0"
#1081554
b1000000 &
b1000000 %
#1081558
b100000 &
b100000 %
#1081562
b10000 &
b10000 %
#1081566
b1000 &
b1000 %
#1081570
b100 &
b100 %
#1081574
b10 &
b10 %
#1081578
b1 &
b1 %
1#
#1081582
b0 &
0#
b0 %
0$
#2085382
b11010 &
b11010 %
1$
b11010 !
1"
#2085383
0"
#2085386
b1101 &
b1101 %
#2085390
b101000 &
b101000 %
#2085394
b10100 &
b10100 %
#2085398
b1010 &
b1010 %
#2085402
b101 &
b101 %
#2085406
b10000 &
b10000 %
#2085410
b1000 &
b1000 %
#2085414
b100 &
b100 %
#2085418
b10 &
b10 %
#2085422
b1 &
1#
b1 %
#2085426
b0 &
b0 %
0#
0$
#4500012
