{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669861584312 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator hilo.vhd(76) " "VHDL syntax error at hilo.vhd(76) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "hilo.vhd" "" { Text "D:/code/3222/lab/exam/hilo.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584629 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator hilo.vhd(90) " "VHDL syntax error at hilo.vhd(90) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "hilo.vhd" "" { Text "D:/code/3222/lab/exam/hilo.vhd" 90 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hilo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hilo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669861584630 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" package.vhd(31) " "VHDL syntax error at package.vhd(31) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "package.vhd" "" { Text "D:/code/3222/lab/exam/package.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584631 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" package.vhd(45) " "VHDL syntax error at package.vhd(45) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "package.vhd" "" { Text "D:/code/3222/lab/exam/package.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584631 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "definitions package.vhd(6) " "Ignored construct definitions at package.vhd(6) due to previous errors" {  } { { "package.vhd" "" { Text "D:/code/3222/lab/exam/package.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1669861584631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package.vhd 0 0 " "Found 0 design units, including 0 entities, in source file package.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669861584632 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" controlpath.vhd(17) " "VHDL syntax error at controlpath.vhd(17) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "controlpath.vhd" "" { Text "D:/code/3222/lab/exam/controlpath.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584633 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"TYPE\";  expecting an identifier (\"type\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" controlpath.vhd(24) " "VHDL syntax error at controlpath.vhd(24) near text \"TYPE\";  expecting an identifier (\"type\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "controlpath.vhd" "" { Text "D:/code/3222/lab/exam/controlpath.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584633 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" controlpath.vhd(24) " "VHDL syntax error at controlpath.vhd(24) near text \")\";  expecting \":\", or \",\"" {  } { { "controlpath.vhd" "" { Text "D:/code/3222/lab/exam/controlpath.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584633 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" controlpath.vhd(26) " "VHDL syntax error at controlpath.vhd(26) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "controlpath.vhd" "" { Text "D:/code/3222/lab/exam/controlpath.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file controlpath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669861584634 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" datapath.vhd(23) " "VHDL syntax error at datapath.vhd(23) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "datapath.vhd" "" { Text "D:/code/3222/lab/exam/datapath.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584634 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" datapath.vhd(37) " "VHDL syntax error at datapath.vhd(37) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "datapath.vhd" "" { Text "D:/code/3222/lab/exam/datapath.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1669861584635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669861584635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_controller-behavior " "Found design unit 1: display_controller-behavior" {  } { { "display_controller.vhd" "" { Text "D:/code/3222/lab/exam/display_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669861584637 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.vhd" "" { Text "D:/code/3222/lab/exam/display_controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669861584637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669861584637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-Behavior " "Found design unit 1: seg7-Behavior" {  } { { "seg7.vhd" "" { Text "D:/code/3222/lab/exam/seg7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669861584639 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/code/3222/lab/exam/seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669861584639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669861584639 ""}
