# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../com4_DF.srcs/sources_1/new/com4_DF.vhd" \
"../../../../com4_DF.srcs/sim_1/new/com04_DF_TB.vhd" \

# Do not sort compile order
nosort
