
---------- Begin Simulation Statistics ----------
final_tick                               1025028601000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58766                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701852                       # Number of bytes of host memory used
host_op_rate                                    58959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18817.12                       # Real time elapsed on the host
host_tick_rate                               54473194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105815600                       # Number of instructions simulated
sim_ops                                    1109440973                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.025029                       # Number of seconds simulated
sim_ticks                                1025028601000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.400787                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139071851                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159119679                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10904415                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        216878987                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18404856                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18507707                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          102851                       # Number of indirect misses.
system.cpu0.branchPred.lookups              276930680                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863571                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811486                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7550321                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260679711                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29045389                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441416                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59366152                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050731490                       # Number of instructions committed
system.cpu0.commit.committedOps            1052545488                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1896607106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554962                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309133                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1377180459     72.61%     72.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    317513169     16.74%     89.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71673135      3.78%     93.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67985699      3.58%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19978860      1.05%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7381827      0.39%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2398711      0.13%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3449857      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29045389      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1896607106                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857225                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015924548                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326216916                       # Number of loads committed
system.cpu0.commit.membars                    3625357                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625363      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583895973     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328028394     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127154316     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052545488                       # Class of committed instruction
system.cpu0.commit.refs                     455182734                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050731490                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052545488                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.948085                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.948085                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            318302354                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3362264                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138191197                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1130016687                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               793534201                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                784158553                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7561580                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6881645                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5089267                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  276930680                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                195526559                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1111768422                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5179511                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          150                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1142695459                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            9                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21831350                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135292                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         785961675                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157476707                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.558253                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1908645955                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.599645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885415                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1094062987     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               603709654     31.63%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               126531165      6.63%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67831255      3.55%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7894015      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4684827      0.25%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  198040      0.01%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816254      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1917758      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1908645955                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      30                       # number of floating regfile writes
system.cpu0.idleCycles                      138268120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7646968                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               266609672                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536812                       # Inst execution rate
system.cpu0.iew.exec_refs                   482787343                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133763180                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              271741958                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            350033620                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816262                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3437771                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           136401745                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1111897677                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349024163                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7971713                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1098808183                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1178030                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2827126                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7561580                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6156874                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        90591                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15815101                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        45481                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12664                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4265846                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23816704                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7435927                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12664                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1146613                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6500355                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                452152926                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1089071178                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.887638                       # average fanout of values written-back
system.cpu0.iew.wb_producers                401347905                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532055                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1089146172                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1342576258                       # number of integer regfile reads
system.cpu0.int_regfile_writes              696745725                       # number of integer regfile writes
system.cpu0.ipc                              0.513325                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.513325                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626877      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            605924766     54.75%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034187      0.73%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811535      0.16%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353789080     31.97%     87.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133593387     12.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             27      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1106779897                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     67                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                132                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               134                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2112768                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001909                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 373212     17.66%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1586040     75.07%     92.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               153514      7.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1105265721                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4124421442                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1089071124                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1171261551                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1106455832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1106779897                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5441845                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59352185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           103058                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           429                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25048380                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1908645955                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.579877                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800712                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1102606177     57.77%     57.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          562392869     29.47%     87.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201029902     10.53%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33035027      1.73%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6242464      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2264301      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             720514      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             229910      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             124791      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1908645955                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540707                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17655638                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2821073                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           350033620                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          136401745                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1513                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2046914075                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3143946                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              291484634                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670601019                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12720584                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               802740677                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7402439                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25668                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1373818591                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1122816680                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          719557674                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                778699629                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7238952                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7561580                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28023374                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48956647                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1373818551                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136061                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4719                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26143278                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4707                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2979454195                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2235875499                       # The number of ROB writes
system.cpu0.timesIdled                       25697185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1480                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.262001                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9643942                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10123598                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1938984                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18817552                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            305961                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         453772                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          147811                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20455085                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4708                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811200                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1128119                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203804                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1165995                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434269                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21673246                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55084110                       # Number of instructions committed
system.cpu1.commit.committedOps              56895485                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    310382599                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183308                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.835024                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    286574504     92.33%     92.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11851621      3.82%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3857067      1.24%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3776413      1.22%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1033360      0.33%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       304000      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1718382      0.55%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       101257      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1165995      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    310382599                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502690                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52981214                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127059                       # Number of loads committed
system.cpu1.commit.membars                    3622518                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622518      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32016163     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938259     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318404      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56895485                       # Class of committed instruction
system.cpu1.commit.refs                      21256675                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55084110                       # Number of Instructions Simulated
system.cpu1.committedOps                     56895485                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.700652                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.700652                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            267407750                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               817510                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8715419                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86452726                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12153601                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28593831                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1128560                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1173095                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4532072                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20455085                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12709074                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    297978348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121913                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      99521348                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3878850                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.065140                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13898005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9949903                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.316931                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         313815814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.329805                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.829971                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               255529128     81.43%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31139803      9.92%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16361659      5.21%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5890925      1.88%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2963265      0.94%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1484091      0.47%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  443405      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      94      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3444      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           313815814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         199523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1192676                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14635403                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.204124                       # Inst execution rate
system.cpu1.iew.exec_refs                    22431400                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5212562                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              233641983                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22452454                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711879                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1722198                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7070266                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78558852                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17218838                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           827628                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64098127                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1531426                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1316608                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1128560                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4827522                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          257965                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7554                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1660                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6325395                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1940650                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           442                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       197581                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        995095                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35859160                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63678679                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859392                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30817078                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202788                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63691522                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80069164                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42304859                       # number of integer regfile writes
system.cpu1.ipc                              0.175419                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175419                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622627      5.58%      5.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38730908     59.65%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19156555     29.51%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3415522      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64925755                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1878700                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028936                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 288215     15.34%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1447310     77.04%     92.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               143173      7.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63181814                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         445641232                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63678667                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100222572                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70424260                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64925755                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134592                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21663366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            95234                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700323                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14592462                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    313815814                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.206891                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.664153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          273716781     87.22%     87.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26482857      8.44%     95.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7322202      2.33%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2967469      0.95%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2439030      0.78%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             369993      0.12%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             366134      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             117586      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33762      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      313815814                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206760                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16000722                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1914538                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22452454                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7070266                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       314015337                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1736034801                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              250964591                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38000209                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10731008                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14511893                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1394344                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15378                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101704521                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82673968                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55747291                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28947776                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4929517                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1128560                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18237245                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17747082                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101704509                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25749                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               665                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23031196                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           663                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   387785049                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160574736                       # The number of ROB writes
system.cpu1.timesIdled                           2599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2107651                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7103                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2195891                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9513933                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4922653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9785119                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1932642                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        54512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59153028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3457846                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118292771                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3512358                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2570316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2789302                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2073039                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            249                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2351751                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2351750                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2570316                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           125                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14707185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14707185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    493527552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               493527552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4922778                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4922778    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4922778                       # Request fanout histogram
system.membus.respLayer1.occupancy        26007753572                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22344485294                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    224568071.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   346420323.229651                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       139500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    922875500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1023456624500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1571976500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    163945935                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       163945935                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    163945935                       # number of overall hits
system.cpu0.icache.overall_hits::total      163945935                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31580623                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31580623                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31580623                       # number of overall misses
system.cpu0.icache.overall_misses::total     31580623                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 413238108997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 413238108997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 413238108997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 413238108997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    195526558                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    195526558                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    195526558                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    195526558                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161516                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161516                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161516                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161516                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13085.179130                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13085.179130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13085.179130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13085.179130                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2974                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          497                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.101449                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   124.250000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29783330                       # number of writebacks
system.cpu0.icache.writebacks::total         29783330                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1797260                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1797260                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1797260                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1797260                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29783363                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29783363                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29783363                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29783363                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 366379971500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 366379971500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 366379971500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 366379971500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.152324                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152324                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.152324                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152324                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12301.497702                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12301.497702                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12301.497702                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12301.497702                       # average overall mshr miss latency
system.cpu0.icache.replacements              29783330                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    163945935                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      163945935                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31580623                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31580623                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 413238108997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 413238108997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    195526558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    195526558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161516                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161516                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13085.179130                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13085.179130                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1797260                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1797260                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29783363                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29783363                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 366379971500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 366379971500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.152324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12301.497702                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12301.497702                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          193729000                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29783330                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.504612                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        420836478                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       420836478                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411071610                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411071610                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411071610                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411071610                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44662481                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44662481                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44662481                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44662481                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 933236379002                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 933236379002                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 933236379002                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 933236379002                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455734091                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455734091                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455734091                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455734091                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098001                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098001                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098001                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098001                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20895.309846                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20895.309846                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20895.309846                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20895.309846                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4256281                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       255581                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           103279                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3047                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.211485                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.879554                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27621911                       # number of writebacks
system.cpu0.dcache.writebacks::total         27621911                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17791885                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17791885                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17791885                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17791885                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26870596                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26870596                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26870596                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26870596                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 443609292212                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 443609292212                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 443609292212                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 443609292212                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058961                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058961                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058961                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16509.097610                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16509.097610                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16509.097610                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16509.097610                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27621911                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295738407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295738407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32844439                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32844439                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 610964224500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 610964224500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328582846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328582846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099958                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099958                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18601.755521                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18601.755521                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11001903                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11001903                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21842536                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21842536                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 321680774000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 321680774000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14727.263080                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14727.263080                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115333203                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115333203                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11818042                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11818042                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 322272154502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 322272154502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127151245                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127151245                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.092945                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.092945                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27269.504923                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27269.504923                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6789982                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6789982                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5028060                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5028060                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 121928518212                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 121928518212                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039544                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039544                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24249.614804                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24249.614804                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1803                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1803                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1357                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1357                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8811500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8811500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.429430                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.429430                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6493.367723                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6493.367723                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1342                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1342                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       693000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       693000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004747                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004747                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        46200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       721000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       721000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046044                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046044                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5077.464789                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5077.464789                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       579000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       579000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046044                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046044                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4077.464789                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4077.464789                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050691                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050691                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760795                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760795                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66629117000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66629117000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811486                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811486                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419984                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419984                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87578.279300                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87578.279300                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760795                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760795                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65868322000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65868322000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419984                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419984                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86578.279300                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86578.279300                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987546                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439758135                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27631154                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.915301                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987546                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999611                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999611                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942734828                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942734828                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29710490                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25721603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              414756                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55847808                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29710490                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25721603                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                959                       # number of overall hits
system.l2.overall_hits::.cpu1.data             414756                       # number of overall hits
system.l2.overall_hits::total                55847808                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             72869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1899769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1314263                       # number of demand (read+write) misses
system.l2.demand_misses::total                3288583                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            72869                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1899769                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1682                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1314263                       # number of overall misses
system.l2.overall_misses::total               3288583                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6295622500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 181912141982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    147659500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 131560770489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     319916194471                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6295622500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 181912141982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    147659500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 131560770489                       # number of overall miss cycles
system.l2.overall_miss_latency::total    319916194471                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29783359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27621372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1729019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59136391                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29783359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27621372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1729019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59136391                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068779                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.636880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.760121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055610                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068779                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.636880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.760121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055610                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86396.444304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95754.874399                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87788.049941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100102.316271                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97280.863664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86396.444304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95754.874399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87788.049941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100102.316271                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97280.863664                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5227                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        91                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      57.439560                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    864369                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2789302                       # number of writebacks
system.l2.writebacks::total                   2789302                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          39153                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          18905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               58115                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         39153                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         18905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              58115                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        72831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1860616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1295358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3230468                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        72831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1860616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1295358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1702156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4932624                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5564875500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 160448795983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    129789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 116984039991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 283127500974                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5564875500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 160448795983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    129789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 116984039991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 138956535401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 422084036375                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.629686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.749187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.629686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.749187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083411                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76408.061128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86234.234244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78045.399880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90310.199953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87642.874337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76408.061128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86234.234244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78045.399880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90310.199953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81635.605315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85569.878502                       # average overall mshr miss latency
system.l2.replacements                        8355651                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7429279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7429279                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7429279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7429279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51588300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51588300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51588300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51588300                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1702156                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1702156                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 138956535401                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 138956535401                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81635.605315                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81635.605315                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   25                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       333000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       361500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.756757                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.466667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.626866                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11892.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2035.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8607.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       561000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       275000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       836000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.756757                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.466667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.626866                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20035.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19642.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19904.761905                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       310000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       389000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.760000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20473.684211                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4451877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           168861                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4620738                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1337931                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1052622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2390553                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 128292650491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104705009495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  232997659986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5789808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1221483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7011291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.231084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.861757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.340958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95888.839179                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99470.664203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97466.008905                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        26279                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13199                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            39478                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1311652                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1039423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2351075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 112993969991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  93008203497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 206002173488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.226545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.850952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86146.302519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89480.609431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87620.417676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29710490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29711449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        72869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6295622500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    147659500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6443282000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29783359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29786000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.636880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86396.444304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87788.049941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86427.841344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        72831                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5564875500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    129789500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5694665000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.629686                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76408.061128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78045.399880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76444.612989                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21269726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       245895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21515621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       561838                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       261641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          823479                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  53619491491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26855760994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  80475252485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21831564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       507536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22339100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.515512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95435.857829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102643.549727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97725.931669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        12874                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5706                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        18580                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       548964                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       255935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       804899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  47454825992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23975836494                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  71430662486                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.504270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86444.331490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93679.397089                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88744.876669                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           97                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               104                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          138                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             148                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1239000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        44000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1283000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          235                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           252                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.587234                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.588235                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.587302                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8978.260870                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         4400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8668.918919                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          125                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2292499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       134500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2426999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.502128                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.411765                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.496032                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19427.957627                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19415.992000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999910                       # Cycle average of tags in use
system.l2.tags.total_refs                   119787429                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8355778                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.335880                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.043743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.027867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.411002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.111514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.402364                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.485058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.178297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.240662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 953590354                       # Number of tag accesses
system.l2.tags.data_accesses                953590354                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4661120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     119105536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        106432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      82920640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    108218496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          315012224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4661120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       106432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4767552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178515328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178515328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          72830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1861024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1295635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1690914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4922066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2789302                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2789302                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4547307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116197281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           103833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80895928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    105576075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             307320424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4547307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       103833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4651140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174156436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174156436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174156436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4547307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116197281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          103833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80895928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    105576075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            481476860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2755987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     72829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1808082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1278265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1687825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006549132250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168285                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168285                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11105557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2594723                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4922066                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2789302                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4922066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2789302                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  73403                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33315                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            228442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            231278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            251734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            480184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            313580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            363908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            334325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            345616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            397053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            338367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           283352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           257360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           312646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           231505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           230262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           249051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            190536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            214841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            237813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           157145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146147                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 143967473127                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24243315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            234879904377                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29692.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48442.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2969904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1615080                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4922066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2789302                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1969819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1236082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  521205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  381663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  298747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  134581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   85481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   45448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  26367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  21183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  68262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 161844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 178881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 185225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 187429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 183026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 180712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 178222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 173996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 172745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 174050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3019622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.177006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.586796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.782281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1935120     64.08%     64.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       535169     17.72%     81.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       231423      7.66%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       114067      3.78%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47454      1.57%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27035      0.90%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18439      0.61%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13801      0.46%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        97114      3.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3019622                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.811742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.495302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.166723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168280    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.376724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.351930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.945377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           141020     83.80%     83.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3947      2.35%     86.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14753      8.77%     94.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5775      3.43%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1845      1.10%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              615      0.37%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              213      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168285                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              310314432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4697792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176381248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               315012224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178515328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    307.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1025028492000                       # Total gap between requests
system.mem_ctrls.avgGap                     132924.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4661056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    115717248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       106368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     81808960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    108020800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176381248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4547244.823659315705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 112891726.032920703292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 103770.762977959093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79811392.501817613840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 105383205.790176779032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172074464.876322001219                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        72830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1861024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1295635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1690914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2789302                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2544894820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  83583587218                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     60217012                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63185260792                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  85505944535                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24462137370463                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34942.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44912.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36209.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48767.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50567.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8769985.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10901266320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5794133895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16419115440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7277541300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     80914282800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     194522070300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     229802923680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       545631333735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.308399                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 595360377041                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34227700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 395440523959                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10658934720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5665331595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18200338380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7108554240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     80914282800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     273605824260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     163206078240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       559359344235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.701206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 421355956252                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34227700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 569444944748                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9973279459.770115                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46422744277.443642                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346958634500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   157353288000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 867675313000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12706092                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12706092                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12706092                       # number of overall hits
system.cpu1.icache.overall_hits::total       12706092                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2982                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2982                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2982                       # number of overall misses
system.cpu1.icache.overall_misses::total         2982                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    184087499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    184087499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    184087499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    184087499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12709074                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12709074                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12709074                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12709074                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000235                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000235                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61732.897049                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61732.897049                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61732.897049                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61732.897049                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          207                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          207                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2609                       # number of writebacks
system.cpu1.icache.writebacks::total             2609                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          341                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          341                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          341                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          341                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2641                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2641                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2641                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2641                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    162530000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    162530000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    162530000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    162530000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000208                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000208                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000208                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000208                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61541.082923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61541.082923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61541.082923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61541.082923                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2609                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12706092                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12706092                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2982                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2982                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    184087499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    184087499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12709074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12709074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61732.897049                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61732.897049                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          341                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          341                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2641                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2641                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    162530000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    162530000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61541.082923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61541.082923                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989171                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12651285                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2609                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4849.093522                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345678000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989171                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999662                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25420789                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25420789                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16380596                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16380596                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16380596                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16380596                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3839301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3839301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3839301                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3839301                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 262351065251                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 262351065251                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 262351065251                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 262351065251                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20219897                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20219897                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20219897                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20219897                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189877                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189877                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189877                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189877                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68333.028656                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68333.028656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68333.028656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68333.028656                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       824637                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       178066                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16081                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2294                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.280206                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.622493                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1728744                       # number of writebacks
system.cpu1.dcache.writebacks::total          1728744                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2809072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2809072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2809072                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2809072                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1030229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1030229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1030229                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1030229                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  77784855806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  77784855806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  77784855806                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77784855806                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050951                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050951                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050951                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050951                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75502.491005                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75502.491005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75502.491005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75502.491005                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1728744                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14688563                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14688563                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2213360                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2213360                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 142184051000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 142184051000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16901923                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16901923                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.130953                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130953                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64239.008114                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64239.008114                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1705598                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1705598                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       507762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       507762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30588203500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30588203500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030042                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030042                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 60241.222266                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60241.222266                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1692033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1692033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1625941                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1625941                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 120167014251                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 120167014251                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.490040                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.490040                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73906.134510                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73906.134510                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1103474                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1103474                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       522467                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       522467                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47196652306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47196652306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157466                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157466                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90334.226479                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90334.226479                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7190000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7190000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.343816                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.343816                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43841.463415                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43841.463415                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3543500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3543500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098532                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098532                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75393.617021                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75393.617021                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       911000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       911000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.259681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.259681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7991.228070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7991.228070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       798000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       798000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259681                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259681                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         7000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103030                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103030                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708170                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708170                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62391956500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62391956500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390995                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390995                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88103.077651                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88103.077651                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708170                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708170                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61683786500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61683786500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390995                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390995                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87103.077651                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87103.077651                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.802357                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19218655                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1738285                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.056101                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345689500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.802357                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900074                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900074                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45802338                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45802338                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1025028601000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52125846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10218581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51707305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5566349                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2893667                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            613                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7029402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7029402                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29786004                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22339843                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          252                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          252                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89350051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82875106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5196387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177429435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3812268032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3535569728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       336000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    221296704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7569470464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11268700                       # Total snoops (count)
system.tol2bus.snoopTraffic                 179722432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         70405476                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078394                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.271902                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               64944152     92.24%     92.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5404496      7.68%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55625      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1203      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           70405476                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118283001935                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41449082776                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44711352735                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2608657335                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3974474                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1604085668000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143242                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703440                       # Number of bytes of host memory used
host_op_rate                                   143607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9950.11                       # Real time elapsed on the host
host_tick_rate                               58196075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425277160                       # Number of instructions simulated
sim_ops                                    1428903966                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.579057                       # Number of seconds simulated
sim_ticks                                579057067000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.885382                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               92971202                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            93077886                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3505253                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        101685874                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5543                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13716                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8173                       # Number of indirect misses.
system.cpu0.branchPred.lookups              103157740                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1497                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           764                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3503505                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  59905587                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13571143                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2887                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      117483910                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262312070                       # Number of instructions committed
system.cpu0.commit.committedOps             262312721                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1136332551                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.230842                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.171318                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1074263351     94.54%     94.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11506927      1.01%     95.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20446366      1.80%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2247349      0.20%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       998408      0.09%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1095502      0.10%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       293806      0.03%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11909699      1.05%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13571143      1.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1136332551                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10454                       # Number of function calls committed.
system.cpu0.commit.int_insts                261071685                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81012803                       # Number of loads committed
system.cpu0.commit.membars                       1013                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1064      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180024922     68.63%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81013511     30.88%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1271870      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262312721                       # Class of committed instruction
system.cpu0.commit.refs                      82285475                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262312070                       # Number of Instructions Simulated
system.cpu0.committedOps                    262312721                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.404399                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.404399                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            945646130                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1814                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            80273148                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             401435818                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                48240839                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                136147404                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3503881                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3873                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20273536                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  103157740                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 94144982                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1054569819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               994766                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     459758580                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7011258                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089289                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          95736339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          92976745                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.397947                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1153811790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.398470                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.705894                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               813090130     70.47%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               237545303     20.59%     91.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                95616707      8.29%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3247246      0.28%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2312323      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13643      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1984700      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     433      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1305      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1153811790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1515125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3622153                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                72503923                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.457373                       # Inst execution rate
system.cpu0.iew.exec_refs                   302678456                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1292887                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               91099899                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            117736609                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2050                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2042701                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1678085                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          376314554                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            301385569                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3126836                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            528415294                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                891218                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            605638816                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3503881                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            606778726                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19616255                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1429                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36723806                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       405413                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           163                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       639816                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2982337                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275944274                       # num instructions consuming a value
system.cpu0.iew.wb_count                    321702630                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741750                       # average fanout of values written-back
system.cpu0.iew.wb_producers                204681659                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.278452                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     322600715                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               636807304                       # number of integer regfile reads
system.cpu0.int_regfile_writes              248810420                       # number of integer regfile writes
system.cpu0.ipc                              0.227046                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.227046                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1343      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            226635013     42.64%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1418      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  251      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           303561919     57.11%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1341865      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             531542129                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40699661                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.076569                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1993525      4.90%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      4.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              38705152     95.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  983      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             572240127                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2264037849                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    321702311                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        490316174                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 376311389                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                531542129                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3165                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      114001836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6442779                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           278                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     73144343                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1153811790                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.460684                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.203543                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          939852020     81.46%     81.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           91548971      7.93%     89.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38434067      3.33%     92.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18324824      1.59%     94.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35678736      3.09%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           20102824      1.74%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5732956      0.50%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2575384      0.22%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1562008      0.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1153811790                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.460079                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2249312                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          515087                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           117736609                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1678085                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    603                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1155326915                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2787220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              705676932                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201140436                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24719987                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                58722476                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             233089197                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               301458                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            519448941                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             387420546                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          298841717                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                142478342                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1086056                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3503881                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            243339437                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                97701289                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       519448629                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         90722                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1209                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                122610527                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1194                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1502554633                       # The number of ROB reads
system.cpu0.rob.rob_writes                  777084472                       # The number of ROB writes
system.cpu0.timesIdled                          16644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  279                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.486817                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16088244                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16171232                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2178855                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         27623019                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4068                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21196                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17128                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29302047                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          434                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           463                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2178556                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13114245                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3209949                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2612                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46743617                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57149490                       # Number of instructions committed
system.cpu1.commit.committedOps              57150272                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    181443255                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.314976                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.268161                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    163038877     89.86%     89.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7770048      4.28%     94.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4211977      2.32%     96.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       873747      0.48%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       651790      0.36%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       838768      0.46%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        82256      0.05%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       765843      0.42%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3209949      1.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    181443255                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4166                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55910594                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13950675                       # Number of loads committed
system.cpu1.commit.membars                       1140                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1140      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41826416     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13951138     24.41%     97.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1371338      2.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57150272                       # Class of committed instruction
system.cpu1.commit.refs                      15322476                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57149490                       # Number of Instructions Simulated
system.cpu1.committedOps                     57150272                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.314936                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.314936                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            115754954                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  300                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13726100                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             116386084                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15515413                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53029778                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2186774                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  823                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2750988                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29302047                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17713162                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    168730315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               617559                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     136216894                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4374146                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.154672                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18320519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16092312                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.719024                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         189237907                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.719827                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.108707                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               107503192     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                49229906     26.01%     82.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22487411     11.88%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3934273      2.08%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3125972      1.65%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   36938      0.02%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2919602      1.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      62      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     551      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           189237907                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         208974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2314881                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17982971                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.458650                       # Inst execution rate
system.cpu1.iew.exec_refs                    25589453                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1531993                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               53520062                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             25725681                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1646                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3402240                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2413723                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          103483299                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24057460                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1853292                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86889836                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                349370                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             34913089                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2186774                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             35495609                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       654606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          283991                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          964                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8066                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11775006                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1041922                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8066                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1237571                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1077310                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65095200                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80724641                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733902                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 47773522                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.426107                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81059957                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112349364                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61548366                       # number of integer regfile writes
system.cpu1.ipc                              0.301665                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.301665                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1341      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62328040     70.23%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2749      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            24797492     27.94%     98.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1613346      1.82%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              88743128                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     993716                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011198                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 185696     18.69%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                807798     81.29%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  222      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              89735503                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         368043804                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80724641                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        149824361                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 103480347                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 88743128                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2952                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46333027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           325925                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           340                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     31196879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    189237907                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.468950                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.029900                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          142426813     75.26%     75.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24198150     12.79%     88.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12557118      6.64%     94.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4534480      2.40%     97.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3436509      1.82%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1099996      0.58%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             525311      0.28%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             246820      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             212710      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      189237907                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.468433                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5107537                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          907711                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            25725681                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2413723                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu1.numCycles                       189446881                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   968551795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               95452103                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42666520                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3120502                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18105594                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              17208930                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               237771                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            149829404                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             111578316                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           84918096                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52312484                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1092096                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2186774                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21124585                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                42251576                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       149829404                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         56367                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1285                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10934033                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1280                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   282126649                       # The number of ROB reads
system.cpu1.rob.rob_writes                  215592194                       # The number of ROB writes
system.cpu1.timesIdled                           2413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         29327735                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               218711                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            30423604                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              57121884                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45518644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      90751895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       380155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       238901                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25296643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17375834                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50593463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       17614735                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45477158                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       411797                       # Transaction distribution
system.membus.trans_dist::CleanEvict         44821909                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1395                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            448                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39187                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45477159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    136268236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              136268236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2939400832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2939400832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1350                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45518189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45518189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45518189                       # Request fanout histogram
system.membus.respLayer1.occupancy       234660735294                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             40.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        103351114129                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   579057067000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   579057067000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        87101125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2049920.482198                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     83171000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     89652000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   577663449000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1393618000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94128325                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94128325                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94128325                       # number of overall hits
system.cpu0.icache.overall_hits::total       94128325                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16657                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16657                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16657                       # number of overall misses
system.cpu0.icache.overall_misses::total        16657                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1193555500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1193555500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1193555500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1193555500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     94144982                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     94144982                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     94144982                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     94144982                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000177                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000177                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71654.889836                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71654.889836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71654.889836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71654.889836                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          779                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.277778                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15294                       # number of writebacks
system.cpu0.icache.writebacks::total            15294                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1362                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1362                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1362                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1362                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15295                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15295                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15295                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15295                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1094531000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1094531000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1094531000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1094531000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71561.359922                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71561.359922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71561.359922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71561.359922                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15294                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94128325                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94128325                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16657                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16657                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1193555500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1193555500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     94144982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     94144982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71654.889836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71654.889836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1362                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1362                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15295                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15295                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1094531000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1094531000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71561.359922                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71561.359922                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           94143916                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15326                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6142.758450                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        188305258                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       188305258                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66818582                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66818582                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66818582                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66818582                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35311552                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35311552                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35311552                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35311552                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2712164193184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2712164193184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2712164193184                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2712164193184                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    102130134                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    102130134                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    102130134                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    102130134                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.345751                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.345751                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.345751                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.345751                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76806.711673                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76806.711673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76806.711673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76806.711673                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    884789465                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       116125                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19848706                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2362                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.576682                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.163844                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23234270                       # number of writebacks
system.cpu0.dcache.writebacks::total         23234270                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12075329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12075329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12075329                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12075329                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23236223                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23236223                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23236223                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23236223                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2049489839857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2049489839857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2049489839857                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2049489839857                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.227516                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.227516                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.227516                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.227516                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88202.365757                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88202.365757                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88202.365757                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88202.365757                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23234270                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65961361                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65961361                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34897645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34897645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2683997418500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2683997418500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    100859006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    100859006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.346004                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.346004                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76910.559968                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76910.559968                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11705804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11705804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23191841                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23191841                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2046711093500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2046711093500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.229943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.229943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88251.342078                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88251.342078                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       857221                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        857221                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       413907                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       413907                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  28166774684                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  28166774684                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1271128                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1271128                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.325622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.325622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68050.974456                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68050.974456                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       369525                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       369525                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2778746357                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2778746357                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034915                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034915                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62609.759745                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62609.759745                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          718                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          718                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          153                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6723000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6723000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.175660                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.175660                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43941.176471                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43941.176471                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          138                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       171500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       171500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017222                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017222                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11433.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11433.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          528                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          528                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          242                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          242                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1037500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1037500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          770                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          770                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.314286                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.314286                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4287.190083                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4287.190083                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       795500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       795500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.314286                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.314286                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3287.190083                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3287.190083                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       433500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       433500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          764                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          764                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.138743                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.138743                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4089.622642                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4089.622642                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          103                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          103                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       317000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       317000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.134817                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.134817                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3077.669903                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3077.669903                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999372                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90059312                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23234990                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.876021                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999372                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        227500036                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       227500036                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2766663                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              362600                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3132271                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2310                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2766663                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                698                       # number of overall hits
system.l2.overall_hits::.cpu1.data             362600                       # number of overall hits
system.l2.overall_hits::total                 3132271                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12985                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20466898                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1903                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1679004                       # number of demand (read+write) misses
system.l2.demand_misses::total               22160790                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12985                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20466898                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1903                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1679004                       # number of overall misses
system.l2.overall_misses::total              22160790                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1044476500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1971971493822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    166563500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 179451175234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2152633709056                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1044476500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1971971493822                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    166563500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 179451175234                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2152633709056                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23233561                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2041604                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25293061                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23233561                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2041604                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25293061                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.848970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.880920                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.731642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.822395                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.876161                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.848970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.880920                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.731642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.822395                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.876161                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80437.158260                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96349.309691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87526.799790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106879.540033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97137.047418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80437.158260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96349.309691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87526.799790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106879.540033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97137.047418                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             173357                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6268                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.657466                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  22628564                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              411797                       # number of writebacks
system.l2.writebacks::total                    411797                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1093351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          18787                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1112231                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1093351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         18787                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1112231                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     19373547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1660217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21048559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     19373547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1660217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     24615154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45663713                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    911746000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1721537818367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    145641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 161757483243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1884352688610                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    911746000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1721537818367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    145641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 161757483243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1892602162649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3776954851259                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.844720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.833860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.720877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.813192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.832187                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.844720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.833860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.720877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.813192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.805385                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70568.575851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88860.228763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77675.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97431.530482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89524.070917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70568.575851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88860.228763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77675.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97431.530482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76887.683199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82712.390279                       # average overall mshr miss latency
system.l2.replacements                       62678125                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       469915                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           469915                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       469915                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       469915                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24447438                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24447438                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24447438                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24447438                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     24615154                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       24615154                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1892602162649                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1892602162649                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76887.683199                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76887.683199                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             324                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              80                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  404                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           386                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            98                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                484                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10383000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1412500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11795500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              888                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.543662                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.550562                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.545045                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26898.963731                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14413.265306                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 24370.867769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          386                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           481                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7722500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2102500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9825000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.543662                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.533708                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.541667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20006.476684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22131.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20426.195426                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.588235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        42000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       196000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       238000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.588235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            16575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            18197                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34772                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          26432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24016                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50448                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2509330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2346781500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4856111500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.614598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.568924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.591974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94935.305690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97717.417555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96259.742705                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5665                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5599                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11264                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        20767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2002402500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1853685500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3856088000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.482875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.436287                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.459798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96422.328695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100650.784601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98409.759085                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12985                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1044476500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    166563500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1211040000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15295                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.848970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.731642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.831918                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80437.158260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87526.799790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81343.363783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1875                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    911746000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    145641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1057387000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.844720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.720877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.826721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70568.575851                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77675.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71469.212572                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2750088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       344403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3094491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20440466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1654988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22095454                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1969462163822                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 177104393734                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2146566557556                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23190554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1999391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25189945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.881413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.827746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.877154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96351.138170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107012.494190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97149.692310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1087686                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13188                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1100874                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19352780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1641800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     20994580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1719535415867                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 159903797743                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1879439213610                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.834511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.821150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88852.114056                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97395.418287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89520.210150                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    73566941                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  62678189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.173725                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.047920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.040493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.177833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.487231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.241624                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.266374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.346529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.363150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 464371949                       # Number of tag accesses
system.l2.tags.data_accesses                464371949                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        826880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1240671680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     106267840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1565159424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2913045824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       826880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        946880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26355008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26355008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       19385495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1660435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     24455616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45516341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       411797                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             411797                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1427977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2142572383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           207233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        183518769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2702945035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5030671397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1427977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       207233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1635210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45513663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45513663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45513663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1427977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2142572383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          207233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       183518769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2702945035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5076185059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    388398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19335511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1647814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  24446077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.033892296750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            74996116                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             366544                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45516342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     411797                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45516342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   411797                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  72144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23399                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            708834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            600496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            564699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            558652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4768980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7171150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7822885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5809293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5887364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4814651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2482968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1003537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           909478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           840844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           755837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           744530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22134                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1276947978704                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               227220990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2129026691204                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28099.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46849.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 37417011                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  326608                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45516342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               411797                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4513337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6238911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6313810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5766235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 5145022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4445802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3620602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2809435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2109898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1555663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1102180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 786364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 478278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 276931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 152837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  78557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  36304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8088988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.627236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.895830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.858529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2697145     33.34%     33.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1545175     19.10%     52.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       926896     11.46%     63.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       573661      7.09%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       415526      5.14%     76.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       301250      3.72%     79.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       243180      3.01%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       196092      2.42%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1190063     14.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8088988                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1922.017510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    144.597316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  35676.579318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        23628     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.31072e+06-1.37626e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.427001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.383963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.320536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20253     85.66%     85.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              459      1.94%     87.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1429      6.04%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              669      2.83%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              355      1.50%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              195      0.82%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               97      0.41%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               68      0.29%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.15%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.08%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.05%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.04%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               11      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2908428672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4617216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24857600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2913045888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26355008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5022.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5030.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  579057152500                       # Total gap between requests
system.mem_ctrls.avgGap                      12607.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       826944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1237472704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    105460096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1564548928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24857600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1428087.225123184500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2137047925.882579565048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 207233.460808449105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 182123838.927260667086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2701890741.279909133911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42927720.628267541528                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     19385495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1660435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     24455616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       411797                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    377223000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 916804573006                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     67778514                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  92905219144                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1118871897540                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13763172567812                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29194.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47293.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36148.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55952.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45751.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33422226.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24937092600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13254401820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        124515952260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          960370380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45710776800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     258393517770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4763372640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       472535484270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        816.043031                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9927211800                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19336200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 549793655200                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32818217460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17443307640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        199955614320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1067077620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45710776800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     261339137550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2282850720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       560616982110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        968.154978                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3658061341                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19336200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 556062805659                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3027085662.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6060115934.912200                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        66500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15355442000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    94723361000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484333706000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17710417                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17710417                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17710417                       # number of overall hits
system.cpu1.icache.overall_hits::total       17710417                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2745                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2745                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2745                       # number of overall misses
system.cpu1.icache.overall_misses::total         2745                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    188079000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    188079000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    188079000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    188079000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17713162                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17713162                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17713162                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17713162                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000155                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000155                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000155                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000155                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68516.939891                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68516.939891                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68516.939891                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68516.939891                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2601                       # number of writebacks
system.cpu1.icache.writebacks::total             2601                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          144                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          144                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2601                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2601                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2601                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2601                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    178762500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    178762500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    178762500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    178762500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000147                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000147                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000147                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000147                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68728.373702                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68728.373702                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68728.373702                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68728.373702                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2601                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17710417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17710417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2745                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2745                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    188079000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    188079000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17713162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17713162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000155                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000155                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68516.939891                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68516.939891                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          144                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2601                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2601                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    178762500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    178762500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68728.373702                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68728.373702                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17770466                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2633                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6749.132548                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35428925                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35428925                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15911596                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15911596                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15911596                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15911596                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4690131                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4690131                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4690131                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4690131                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 352672193833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 352672193833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 352672193833                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 352672193833                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20601727                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20601727                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20601727                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20601727                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227657                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227657                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227657                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227657                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75194.529499                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75194.529499                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75194.529499                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75194.529499                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     40862091                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        24633                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           692936                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            326                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.969502                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.561350                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2041435                       # number of writebacks
system.cpu1.dcache.writebacks::total          2041435                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2646719                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2646719                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2646719                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2646719                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2043412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2043412                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2043412                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2043412                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 187778276369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 187778276369                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 187778276369                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 187778276369                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.099186                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.099186                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.099186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.099186                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91894.476674                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91894.476674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91894.476674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91894.476674                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2041434                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14949833                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14949833                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4281364                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4281364                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 324641052500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 324641052500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19231197                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19231197                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.222626                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.222626                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75826.547918                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75826.547918                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2280334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2280334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2001030                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2001030                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 185149047000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 185149047000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92526.872161                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92526.872161                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       961763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        961763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       408767                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       408767                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28031141333                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28031141333                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1370530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1370530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.298255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.298255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68574.863756                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68574.863756                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       366385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       366385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42382                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42382                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2629229369                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2629229369                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030924                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030924                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62036.462862                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62036.462862                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          699                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          699                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13287000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13287000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.197474                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.197474                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        77250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        77250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           80                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           80                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           92                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.105626                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.105626                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75065.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75065.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          583                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          215                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          215                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1211000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1211000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.269424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.269424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5632.558140                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5632.558140                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          215                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          215                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       997000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       997000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.269424                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.269424                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4637.209302                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4637.209302                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          164                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          164                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       817000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       817000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354212                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354212                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4981.707317                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4981.707317                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          164                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          164                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       653000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       653000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354212                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354212                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3981.707317                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3981.707317                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.968066                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17961385                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2043284                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.790450                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.968066                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43250975                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43250975                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 579057067000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25210674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       881712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24823684                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        62266328                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         41534957                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1798                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           456                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2254                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85436                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17896                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25192779                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69705131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6127117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75885934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1957632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2973941248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       332928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261314432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3237546240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       104217480                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26550336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        129512230                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140800                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.353079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              111515770     86.10%     86.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17757559     13.71%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 238901      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          129512230                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50591062533                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34856908673                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22978924                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3068271347                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3916969                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
