<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_D5F523FA-8A93-46EA-971E-00F836C05E3F"><title>Memory RFI Mitigation Consideration</title><body><section id="SECTION_5BB0745F-A092-4BA7-88BE-35C94C38D28C"><table id="TABLE_5BB0745F-A092-4BA7-88BE-35C94C38D28C_1"><title>Wi-Fi Only versus Wi-Fi and WWAN 5G Design Consideration for Memory RFI Mitigation</title><tgroup cols="2"><thead><row><entry>Design Area</entry><entry>Recommendations </entry></row></thead><tbody><row><entry><p>Memory signals on Type-4 board</p></entry><entry><p>Full stripline routing required </p></entry></row><row><entry><p>Memory signals main routing on Type-3 boards </p></entry><entry><p>Main routing full stripline required  </p></entry></row><row><entry><p>Memory signals breakout routing on Type-3 boards </p></entry><entry><p>DQ microstrip breakout signal = 6.5 mm CLK, WCK, DQS, CA microstrip breakout signal = 9 mm </p></entry></row><row><entry><p>Memory device (SODIMM, solder down memory, LPCAMM2) shielding </p></entry><entry><p>Shield requirement depends on antenna placement and system design.  Refer to the PDG chapter “On-Board Shielding”. </p></entry></row><row><entry><p>Embed memory power plane in inner layers of the board </p></entry><entry><p>Follow “Power Integrity Recommendations” for memory power plane closely to embed these power planes. If embedding memory power plane is not possible, recommend either to shield exposed power plane or to add placeholders for RF capacitors. </p></entry></row><row><entry><p>DDR Radio Frequency Interference Mitigation (RFIM) Feature  </p></entry><entry><p>Recommended. Refer to RFIM white paper (Document # 640438) </p></entry></row><row><entry><p>Antenna barricade technology </p></entry><entry><p>Recommended. Refer to “Antenna Barricade technology” section under “EMC Mechanical Considerations” PDG chapter or contact Intel for more information. </p></entry></row></tbody></tgroup></table></section></body></topic>