# Simulation using all modeling styles of 4:1 multiplexer in Verilog 
