module module_d(input logic a,b, output logic y1);

assign y1 = a & b;

// Complete for OR and XOR gates

endmodule
