xst -intstyle ise -ifn "D:/Verilog/Lab2_exercise_4/Exercise6.xst" -ofn "D:/Verilog/Lab2_exercise_4/Exercise6.syr" 
xst -intstyle ise -ifn "D:/Verilog/Lab2_exercise_4/Exercise6.xst" -ofn "D:/Verilog/Lab2_exercise_4/Exercise6.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xa7a100t-csg324-2I Exercise6.ngc Exercise6.ngd  
map -intstyle ise -p xa7a100t-csg324-2I -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o Exercise6_map.ncd Exercise6.ngd Exercise6.pcf 
par -w -intstyle ise -ol high -mt off Exercise6_map.ncd Exercise6.ncd Exercise6.pcf 
trce -intstyle ise -v 3 -s 2I -n 3 -fastpaths -xml Exercise6.twx Exercise6.ncd -o Exercise6.twr Exercise6.pcf 
