Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 25 01:58:55 2022
| Host         : DESKTOP-IMKM6G2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.674        0.000                      0                 2577        0.027        0.000                      0                 2577        4.020        0.000                       0                  1188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.674        0.000                      0                 2577        0.027        0.000                      0                 2577        4.020        0.000                       0                  1188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.781ns (52.553%)  route 4.317ns (47.447%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/red_0/inst/memoria/n31__0_carry__4_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  design_1_i/red_0/inst/memoria/n31__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/red_0/inst/memoria/n31__0_carry__5_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.080 r  design_1_i/red_0/inst/memoria/n31__0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.080    design_1_i/red_0/inst/axi_4_lite_inst/D[30]
    SLICE_X16Y52         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y52         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[30]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 4.697ns (52.110%)  route 4.317ns (47.890%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/red_0/inst/memoria/n31__0_carry__4_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  design_1_i/red_0/inst/memoria/n31__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/red_0/inst/memoria/n31__0_carry__5_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.996 r  design_1_i/red_0/inst/memoria/n31__0_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.996    design_1_i/red_0/inst/axi_4_lite_inst/D[31]
    SLICE_X16Y52         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y52         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[31]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 4.677ns (52.004%)  route 4.317ns (47.996%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/red_0/inst/memoria/n31__0_carry__4_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  design_1_i/red_0/inst/memoria/n31__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.757    design_1_i/red_0/inst/memoria/n31__0_carry__5_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.976 r  design_1_i/red_0/inst/memoria/n31__0_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.976    design_1_i/red_0/inst/axi_4_lite_inst/D[29]
    SLICE_X16Y52         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y52         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[29]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 4.664ns (51.934%)  route 4.317ns (48.066%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/red_0/inst/memoria/n31__0_carry__4_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.963 r  design_1_i/red_0/inst/memoria/n31__0_carry__5/O[1]
                         net (fo=1, routed)           0.000    11.963    design_1_i/red_0/inst/axi_4_lite_inst/D[26]
    SLICE_X16Y51         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[26]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y51         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 4.656ns (51.892%)  route 4.317ns (48.108%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/red_0/inst/memoria/n31__0_carry__4_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.955 r  design_1_i/red_0/inst/memoria/n31__0_carry__5/O[3]
                         net (fo=1, routed)           0.000    11.955    design_1_i/red_0/inst/axi_4_lite_inst/D[28]
    SLICE_X16Y51         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[28]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y51         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[28]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 4.580ns (51.481%)  route 4.317ns (48.519%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/red_0/inst/memoria/n31__0_carry__4_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.879 r  design_1_i/red_0/inst/memoria/n31__0_carry__5/O[2]
                         net (fo=1, routed)           0.000    11.879    design_1_i/red_0/inst/axi_4_lite_inst/D[27]
    SLICE_X16Y51         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[27]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y51         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[27]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 4.560ns (51.371%)  route 4.317ns (48.629%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.640    design_1_i/red_0/inst/memoria/n31__0_carry__4_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.859 r  design_1_i/red_0/inst/memoria/n31__0_carry__5/O[0]
                         net (fo=1, routed)           0.000    11.859    design_1_i/red_0/inst/axi_4_lite_inst/D[25]
    SLICE_X16Y51         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[25]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y51         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 4.547ns (51.300%)  route 4.317ns (48.700%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.846 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/O[1]
                         net (fo=1, routed)           0.000    11.846    design_1_i/red_0/inst/axi_4_lite_inst/D[22]
    SLICE_X16Y50         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y50         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 4.539ns (51.256%)  route 4.317ns (48.744%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.838 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/O[3]
                         net (fo=1, routed)           0.000    11.838    design_1_i/red_0/inst/axi_4_lite_inst/D[24]
    SLICE_X16Y50         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[24]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y50         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 design_1_i/red_0/inst/memoria/n13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 4.463ns (50.834%)  route 4.317ns (49.166%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.674     2.982    design_1_i/red_0/inst/memoria/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/red_0/inst/memoria/n13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  design_1_i/red_0/inst/memoria/n13_reg[9]/Q
                         net (fo=2, routed)           0.839     4.299    design_1_i/red_0/inst/memoria/n220[10]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.326     4.625 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1/O
                         net (fo=2, routed)           0.690     5.314    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_1_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.327     5.641 r  design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/red_0/inst/memoria/n22__1_carry__1_i_5_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.042 r  design_1_i/red_0/inst/memoria/n22__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.042    design_1_i/red_0/inst/memoria/n22__1_carry__1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  design_1_i/red_0/inst/memoria/n22__1_carry__2/O[1]
                         net (fo=3, routed)           0.657     7.033    design_1_i/red_0/inst/memoria/n22[13]
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.303     7.336 r  design_1_i/red_0/inst/memoria/n310_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.336    design_1_i/red_0/inst/memoria/n310_carry__2_i_1_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.737 r  design_1_i/red_0/inst/memoria/n310_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/red_0/inst/memoria/n310_carry__2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.071 r  design_1_i/red_0/inst/memoria/n310_carry__3/O[1]
                         net (fo=3, routed)           0.453     8.524    design_1_i/red_0/inst/memoria/n310[17]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.827 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11/O
                         net (fo=2, routed)           0.911     9.738    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_11_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I1_O)        0.153     9.891 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3/O
                         net (fo=2, routed)           0.767    10.658    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_3_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.331    10.989 r  design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.989    design_1_i/red_0/inst/memoria/n31__0_carry__3_i_7_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.522 r  design_1_i/red_0/inst/memoria/n31__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    11.523    design_1_i/red_0/inst/memoria/n31__0_carry__3_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.762 r  design_1_i/red_0/inst/memoria/n31__0_carry__4/O[2]
                         net (fo=1, routed)           0.000    11.762    design_1_i/red_0/inst/axi_4_lite_inst/D[23]
    SLICE_X16Y50         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        1.491    12.683    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[23]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y50         FDRE (Setup_fdre_C_D)        0.109    12.754    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  0.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.219%)  route 0.222ns (54.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.222     1.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.042     1.329 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_2/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_2_n_0
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.117     1.164    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X6Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.191     1.280    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.706%)  route 0.182ns (56.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=37, routed)          0.182     1.223    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.830     1.200    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y44         FDRE (Hold_fdre_C_R)         0.009     1.175    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.706%)  route 0.182ns (56.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=37, routed)          0.182     1.223    design_1_i/axi_gpio_0/U0/bus2ip_reset
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.830     1.200    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y44         FDRE (Hold_fdre_C_R)         0.009     1.175    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.192%)  route 0.219ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.219     1.283    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.110     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.191%)  route 0.226ns (54.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X21Y44         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          0.226     1.267    design_1_i/axi_gpio_0/U0/gpio_core_1/bus2ip_cs
    SLICE_X23Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.312 r  design_1_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_i_1/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck
    SLICE_X23Y45         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.828     1.198    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.091     1.255    design_1_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/red_0/inst/axi_4_lite_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/red_0/inst/axi_4_lite_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.076%)  route 0.226ns (51.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.567     0.908    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/red_0/inst/axi_4_lite_inst/slv_reg2_reg[24]/Q
                         net (fo=1, routed)           0.226     1.297    design_1_i/red_0/inst/axi_4_lite_inst/slv_reg2[24]
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.342 r  design_1_i/red_0/inst/axi_4_lite_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/red_0/inst/axi_4_lite_inst/reg_data_out[24]
    SLICE_X11Y50         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.834     1.204    design_1_i/red_0/inst/axi_4_lite_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/red_0/inst/axi_4_lite_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/red_0/inst/axi_4_lite_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.144     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X6Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1188, routed)        0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X6Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X18Y43   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y44   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y44   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y44   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y45   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y45   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y45   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y45   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y40   design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



