m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Ealu
Z1 w1513031584
Z2 DPx8 lib_core 17 riscv_core_config 0 22 <5U4TTSJnmHPjQm?6J66A3
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
Z9 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5b;63
33
Z11 !s110 1513036839
!i10b 1
Z12 !s108 1513036839.000000
Z13 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
Z14 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
Z17 DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Z18 Vbez]S@0fbleJfKej4`BeA1
Z19 !s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecore
Z20 w1513023121
R2
R3
R4
R5
R6
R7
R0
Z21 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
Z22 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
l0
L9
V9SJJDjZ;gD7h16B?7Dl_Y2
!s100 j_^UUoX_YjYXndC2XZYW<1
R10
33
R11
!i10b 1
R12
Z23 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
Z24 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
!i113 1
R15
R16
Acore_arch
R2
R3
R4
R5
R6
R7
DEx4 work 4 core 0 22 9SJJDjZ;gD7h16B?7Dl_Y2
l160
L19
VAZ12X^lE<FXCc250kEF?^0
!s100 ADc<;JX0KeEc?jl6GDLQI2
R10
33
R11
!i10b 1
R12
R23
R24
!i113 1
R15
R16
Ecounter_calculation
Z25 w1512502037
R2
R3
R4
R5
R6
R7
R0
Z26 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z27 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
V:POaOJh;NnMFa39]HoLKP3
!s100 3;Un:1OAFoaWOkiIjcP]K1
R10
33
R11
!i10b 1
Z28 !s108 1513036838.000000
Z29 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z30 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 :POaOJh;NnMFa39]HoLKP3
l20
L15
V@eA1gT31d[YzcR2JIMCi70
!s100 e_H>4dF1]WKM[lY06Ed1b0
R10
33
R11
!i10b 1
R28
R29
R30
!i113 1
R15
R16
Edecode
Z31 w1513028516
R2
R3
R4
R5
R6
R7
R0
Z32 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z33 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
VSSYW[>C[aVOmkVL`]RT6b2
!s100 mHm8J=5i^a^oYN]DoaWJ^1
R10
33
Z34 !s110 1513036838
!i10b 1
R28
Z35 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z36 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 SSYW[>C[aVOmkVL`]RT6b2
l47
L31
VEY9>4NAeVOi;YZ`8ICH>I3
!s100 OWSF0eJLUQ@HZDk?iOZfZ2
R10
33
R34
!i10b 1
R28
R35
R36
!i113 1
R15
R16
Eexecute
Z37 w1513035060
R2
R3
R4
R5
R6
R7
R0
Z38 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
Z39 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
l0
L9
VmL__0aROUmXoACPPH@cXU2
!s100 l=Y2Xb?f`2ifX>8HSSX`a3
R10
33
R34
!i10b 1
R28
Z40 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
Z41 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 mL__0aROUmXoACPPH@cXU2
l54
L29
VCh>hCe]^Qe>86kR0KX5R42
!s100 KDc[[R<RdGn;hNRZg5RQF1
R10
33
R34
!i10b 1
R28
R40
R41
!i113 1
R15
R16
Efetch
R20
R2
R3
R4
R5
R6
R7
R0
Z42 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z43 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
V91B8@]=HB@T5EQ1W0bA_`3
!s100 QI[^o5I>=]DGdiIYZPT9h0
R10
33
R34
!i10b 1
R28
Z44 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z45 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 91B8@]=HB@T5EQ1W0bA_`3
l24
L19
VhCAYoo8^5c?AD;:JC12CR1
!s100 Yj]UU]Vg:4Y7=?OZFDMM;1
R10
33
R34
!i10b 1
R28
R44
R45
!i113 1
R15
R16
Ememory_access
R20
R2
R3
R4
R5
R6
R7
R0
Z46 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z47 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
VD;d@1_hgmeizD<]m:Z6H53
!s100 `e^SalN;=8Al4kiVCGD_k1
R10
33
R34
!i10b 1
R28
Z48 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z49 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 D;d@1_hgmeizD<]m:Z6H53
l32
L26
V_ICBm_BXOAe_bMfK>Fl<O3
!s100 zAeWKNF1Lc1QSi@9HeEWg1
R10
33
R34
!i10b 1
R28
R48
R49
!i113 1
R15
R16
Eregisterfile
Z50 w1512901007
R2
R3
R4
R5
R6
R7
R0
Z51 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z52 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V1L<hIm:I5OB<l6U62fQ_C0
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
33
R34
!i10b 1
R28
Z53 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z54 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 1L<hIm:I5OB<l6U62fQ_C0
l24
L20
VaOO`aoh8M5Sb:fdilH5VY3
!s100 k`9TomQ1;7FBO]8hHYznP0
R10
33
R34
!i10b 1
R28
R53
R54
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
w1513036687
R0
8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
V<5U4TTSJnmHPjQm?6J66A3
!s100 MR3;][c@hB@N=GOfK^h[E1
R10
33
R34
!i10b 1
R28
!s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
R20
R2
R3
R4
R5
R6
R7
R0
Z55 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
Z56 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
l0
L9
VSl1g8eTgcehHHj[W`9`aY3
!s100 6_?_ZECBDg>M1c5aC`?_F1
R10
33
R34
!i10b 1
R28
Z57 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
Z58 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 Sl1g8eTgcehHHj[W`9`aY3
l25
L22
V^?@ZI<I:>ZEGBg>LFJD=]3
!s100 AWAk1SIiAgF5V5h6_]V?b0
R10
33
R34
!i10b 1
R28
R57
R58
!i113 1
R15
R16
