Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 18:46:24 2020
| Host         : LAPTOP-TEK82PBB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_control_sets_placed.rpt
| Design       : snake
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      4 |            2 |
|      9 |            2 |
|     10 |            3 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           14 |
| No           | No                    | Yes                    |             112 |           33 |
| No           | Yes                   | No                     |              42 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             295 |          104 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  clk_25M_BUFG  | U3/led_i_1_n_0                      | U2/rst_n                                                                  |                1 |              1 |
|  clk_IBUF_BUFG |                                     |                                                                           |                2 |              2 |
|  clk_25M_BUFG  |                                     | rgb/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  clk_IBUF_BUFG | U4/U1_cake_create/lenth             | U2/rst_n                                                                  |                2 |              4 |
|  clk_25M_BUFG  |                                     | rgb/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  clk_IBUF_BUFG | U2/E[0]                             | U2/rst_n                                                                  |                4 |              9 |
|  clk_IBUF_BUFG | U4/U1_cake_create/rand_y[8]_i_1_n_0 | U2/rst_n                                                                  |                3 |              9 |
|  clk_IBUF_BUFG | U2/snake_x[0][9]_i_1_n_0            | U2/rst_n                                                                  |                4 |             10 |
|  clk_IBUF_BUFG | U2/snake_y[0][9]_i_1_n_0            | U2/rst_n                                                                  |                3 |             10 |
|  clk_25M_BUFG  |                                     | rgb/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |
|  clk_25M_BUFG  |                                     | rgb/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               13 |             32 |
|  clk_25M_BUFG  | U3/v_cnt                            | U2/rst_n                                                                  |                7 |             32 |
|  clk_25M_BUFG  |                                     |                                                                           |               12 |             36 |
|  clk_IBUF_BUFG |                                     | U2/rst_n                                                                  |               13 |             50 |
|  clk_25M_BUFG  |                                     | U2/rst_n                                                                  |               18 |             56 |
|  clk_IBUF_BUFG | U2/snake_x__0                       | U2/rst_n                                                                  |               80 |            220 |
+----------------+-------------------------------------+---------------------------------------------------------------------------+------------------+----------------+


