# RISC-V-Team17
RISC-V 32I CPU designed as part of the Instruction Architectures and Compilers class.

#Single Cycle 

Schematic 
<img width="6055" height="3297" alt="image" src="https://github.com/user-attachments/assets/943ed4a2-d1c2-4782-9086-019f564687ae" />
