{"Shyamkumar Thoziyoor": [0, ["A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies", ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"], "https://doi.org/10.1109/ISCA.2008.16", 12, "isca", 2008]], "Carlos Boneti": [0, ["Software-Controlled Priority Characterization of POWER5 Processor", ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.8", 12, "isca", 2008]], "Lucas Kreger-Stickles": [0, ["Microcoded Architectures for Ion-Tap Quantum Computers", ["Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2008.28", 12, "isca", 2008]], "Francis Tseng": [0, ["Achieving Out-of-Order Performance with Almost In-Order Complexity", ["Francis Tseng", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2008.23", 10, "isca", 2008]], "Taeho Kgil": [0, ["Improving NAND Flash Based Disk Caches", ["Taeho Kgil", "David Roberts", "Trevor N. Mudge"], "https://doi.org/10.1109/ISCA.2008.32", 12, "isca", 2008]], "Mayank Agarwal": [0, ["Fetch-Criticality Reduction through Control Independence", ["Mayank Agarwal", "Nitin Navale", "Kshitiz Malik", "Matthew I. Frank"], "https://doi.org/10.1109/ISCA.2008.39", 12, "isca", 2008]], "Onur Mutlu": [0, ["Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems", ["Onur Mutlu", "Thomas Moscibroda"], "https://doi.org/10.1109/ISCA.2008.7", 12, "isca", 2008]], "Shimin Chen": [0, ["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", 12, "isca", 2008]], "Nemanja Isailovic": [0, ["Running a Quantum Circuit at the Speed of Data", ["Nemanja Isailovic", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2008.5", 12, "isca", 2008]], "Derek Hower": [0, ["Rerun: Exploiting Episodes for Lightweight Memory Race Recording", ["Derek Hower", "Mark D. Hill"], "https://doi.org/10.1109/ISCA.2008.26", 12, "isca", 2008]], "Franziska Roesner": [0, ["Counting Dependence Predictors", ["Franziska Roesner", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2008.6", 12, "isca", 2008]], "Xiaoyao Liang": [0, ["ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency", ["Xiaoyao Liang", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2008.27", 12, "isca", 2008]], "Martha Mercaldi Kim": [5.014345579890404e-16, ["Polymorphic On-Chip Networks", ["Martha Mercaldi Kim", "John D. Davis", "Mark Oskin", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2008.25", 12, "isca", 2008]], "Alex Shye": [0, ["Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", ["Alex Shye", "Berkin Ozisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "https://doi.org/10.1109/ISCA.2008.29", 12, "isca", 2008]], "John Kim": [1, ["Technology-Driven, Highly-Scalable Dragonfly Topology", ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "https://doi.org/10.1109/ISCA.2008.19", 12, "isca", 2008]], "Miquel Pericas": [0, ["A Two-Level Load/Store Queue Based on Execution Locality", ["Miquel Pericas", "Adrian Cristal", "Francisco J. Cazorla", "Ruben Gonzalez", "Alexander V. Veidenbaum", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.10", 12, "isca", 2008]], "Arrvindh Shriraman": [0, ["Flexible Decoupled Transactional Memory Support", ["Arrvindh Shriraman", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/ISCA.2008.17", 12, "isca", 2008]], "Lee Baugh": [0, ["Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory", ["Lee Baugh", "Naveen Neelakantam", "Craig B. Zilles"], "https://doi.org/10.1109/ISCA.2008.34", 12, "isca", 2008]], "Brandon Lucia": [0, ["Atom-Aid: Detecting and Surviving Atomicity Violations", ["Brandon Lucia", "Joseph Devietti", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1109/ISCA.2008.4", 12, "isca", 2008]], "Dana Vantrease": [0, ["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", 12, "isca", 2008]], "Xiaodong Li": [0, ["Online Estimation of Architectural Vulnerability Factor for Soft Errors", ["Xiaodong Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2008.9", 12, "isca", 2008]], "Haibo Chen": [0, ["From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2008.18", 12, "isca", 2008]], "Avinash Karanth Kodi": [0, ["iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures", ["Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"], "https://doi.org/10.1109/ISCA.2008.14", 10, "isca", 2008]], "Radu Teodorescu": [0, ["Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors", ["Radu Teodorescu", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2008.40", 12, "isca", 2008]], "Dongkook Park": [0.9939965903759003, ["MIRA: A Multi-layered On-Chip Interconnect Router Architecture", ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2008.13", 11, "isca", 2008]], "Gabriel H. Loh": [0, ["3D-Stacked Memory Architectures for Multi-core Processors", ["Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2008.15", 12, "isca", 2008]], "Jae W. Lee": [1, ["Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks", ["Jae W. Lee", "Man Cheuk Ng", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2008.31", 12, "isca", 2008]], "Nathan Clark": [0, ["VEAL: Virtualized Execution Accelerator for Loops", ["Nathan Clark", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1109/ISCA.2008.33", 12, "isca", 2008]], "Sriram Sankar": [0, ["Intra-disk Parallelism: An Idea Whose Time Has Come", ["Sriram Sankar", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/ISCA.2008.11", 12, "isca", 2008]], "Natalie D. Enright Jerger": [0, ["Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support", ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "https://doi.org/10.1109/ISCA.2008.12", 12, "isca", 2008]], "Pablo Montesinos": [0, ["DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently", ["Pablo Montesinos", "Luis Ceze", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2008.36", 12, "isca", 2008]], "Kevin T. Lim": [1.5397269635286648e-05, ["Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2008.37", 12, "isca", 2008]], "Jeonghee Shin": [0.9984169155359268, ["A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime", ["Jeonghee Shin", "Victor V. Zyuban", "Pradip Bose", "Timothy Mark Pinkston"], "https://doi.org/10.1109/ISCA.2008.30", 10, "isca", 2008]], "Sanjeev Kumar": [0, ["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", 12, "isca", 2008]], "Jayaram Bobba": [0, ["TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory", ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/ISCA.2008.24", 12, "isca", 2008]], "Engin Ipek": [0, ["Self-Optimizing Memory Controllers: A Reinforcement Learning Approach", ["Engin Ipek", "Onur Mutlu", "Jose F. Martinez", "Rich Caruana"], "https://doi.org/10.1109/ISCA.2008.21", 12, "isca", 2008]], "Chris Wilkerson": [0, ["Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "https://doi.org/10.1109/ISCA.2008.22", 12, "isca", 2008]]}