#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x100e3ed50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x100e3eed0 .scope module, "asyn_fifo_tb" "asyn_fifo_tb" 3 3;
 .timescale -9 -9;
v0xbccc7d9a0 .array "data1", 50 0, 31 0;
v0xbccc7da40 .array "data2", 50 0, 31 0;
v0xbccc7dae0 .array "data3", 50 0, 31 0;
v0xbccc7db80_0 .var/i "error", 31 0;
v0xbccc7dc20_0 .var/i "i", 31 0;
v0xbccc7dcc0_0 .var "rclk", 0 0;
v0xbccc7dd60_0 .net "rdata", 7 0, v0x100e32b80_0;  1 drivers
v0xbccc7de00_0 .net "rempty", 0 0, L_0xbccc68460;  1 drivers
v0xbccc7dea0_0 .var "rinc", 0 0;
v0xbccc7df40_0 .var "rrstn", 0 0;
v0xbccc7dfe0_0 .var "wclk", 0 0;
v0xbccc7e080_0 .var "wdata", 7 0;
v0xbccc7e120_0 .net "wfull", 0 0, L_0xbccc683c0;  1 drivers
v0xbccc7e1c0_0 .var "winc", 0 0;
v0xbccc7e260_0 .var "wrstn", 0 0;
S_0x100e399d0 .scope module, "dut" "asyn_fifo" 3 10, 4 32 0, S_0x100e3eed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "rclk";
    .port_info 2 /INPUT 1 "wrstn";
    .port_info 3 /INPUT 1 "rrstn";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "rinc";
    .port_info 6 /INPUT 8 "wdata";
    .port_info 7 /OUTPUT 1 "wfull";
    .port_info 8 /OUTPUT 1 "rempty";
    .port_info 9 /OUTPUT 8 "rdata";
P_0x100e41b30 .param/l "ADDR_WIDTH" 1 4 49, +C4<00000000000000000000000000000100>;
P_0x100e41b70 .param/l "DEPTH" 0 4 34, +C4<00000000000000000000000000010000>;
P_0x100e41bb0 .param/l "WIDTH" 0 4 33, +C4<00000000000000000000000000001000>;
L_0x100e405e0 .functor XOR 5, v0xbccc7d2c0_0, L_0xbccc7e300, C4<00000>, C4<00000>;
L_0x100e413a0 .functor XOR 5, v0xbccc7cb40_0, L_0xbccc7e3a0, C4<00000>, C4<00000>;
L_0x100e41650 .functor NOT 2, L_0xbccc68140, C4<00>, C4<00>, C4<00>;
L_0x100e3fdc0 .functor AND 1, v0xbccc7e1c0_0, L_0xbccc68500, C4<1>, C4<1>;
L_0x100e41bf0 .functor AND 1, v0xbccc7dea0_0, L_0xbccc685a0, C4<1>, C4<1>;
v0xbccc7c320_0 .net *"_ivl_0", 4 0, L_0xbccc7e300;  1 drivers
v0xbccc7c3c0_0 .net *"_ivl_10", 3 0, L_0xbccc680a0;  1 drivers
L_0xbcd054058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbccc7c460_0 .net *"_ivl_12", 0 0, L_0xbcd054058;  1 drivers
v0xbccc7c500_0 .net *"_ivl_17", 1 0, L_0xbccc68140;  1 drivers
v0xbccc7c5a0_0 .net *"_ivl_18", 1 0, L_0x100e41650;  1 drivers
v0xbccc7c640_0 .net *"_ivl_2", 3 0, L_0xbccc68000;  1 drivers
v0xbccc7c6e0_0 .net *"_ivl_21", 2 0, L_0xbccc68320;  1 drivers
v0xbccc7c780_0 .net *"_ivl_22", 4 0, L_0xbccc7e440;  1 drivers
v0xbccc7c820_0 .net *"_ivl_29", 0 0, L_0xbccc68500;  1 drivers
v0xbccc7c8c0_0 .net *"_ivl_33", 0 0, L_0xbccc685a0;  1 drivers
L_0xbcd054010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbccc7c960_0 .net *"_ivl_4", 0 0, L_0xbcd054010;  1 drivers
v0xbccc7ca00_0 .net *"_ivl_8", 4 0, L_0xbccc7e3a0;  1 drivers
v0xbccc7caa0_0 .net "raddr", 3 0, L_0xbccc686e0;  1 drivers
v0xbccc7cb40_0 .var "raddr_bin", 4 0;
v0xbccc7cbe0_0 .net "raddr_gray", 4 0, L_0x100e413a0;  1 drivers
v0xbccc7cc80_0 .net "rclk", 0 0, v0xbccc7dcc0_0;  1 drivers
v0xbccc7cd20_0 .net "rdata", 7 0, v0x100e32b80_0;  alias, 1 drivers
v0xbccc7cdc0_0 .net "rempty", 0 0, L_0xbccc68460;  alias, 1 drivers
v0xbccc7ce60_0 .net "ren", 0 0, L_0x100e41bf0;  1 drivers
v0xbccc7cf00_0 .net "rinc", 0 0, v0xbccc7dea0_0;  1 drivers
v0xbccc7cfa0_0 .var "rptr", 4 0;
v0xbccc7d040_0 .var "rptr_buff", 4 0;
v0xbccc7d0e0_0 .var "rptr_syn", 4 0;
v0xbccc7d180_0 .net "rrstn", 0 0, v0xbccc7df40_0;  1 drivers
v0xbccc7d220_0 .net "waddr", 3 0, L_0xbccc68640;  1 drivers
v0xbccc7d2c0_0 .var "waddr_bin", 4 0;
v0xbccc7d360_0 .net "waddr_gray", 4 0, L_0x100e405e0;  1 drivers
v0xbccc7d400_0 .net "wclk", 0 0, v0xbccc7dfe0_0;  1 drivers
v0xbccc7d4a0_0 .net "wdata", 7 0, v0xbccc7e080_0;  1 drivers
v0xbccc7d540_0 .net "wen", 0 0, L_0x100e3fdc0;  1 drivers
v0xbccc7d5e0_0 .net "wfull", 0 0, L_0xbccc683c0;  alias, 1 drivers
v0xbccc7d680_0 .net "winc", 0 0, v0xbccc7e1c0_0;  1 drivers
v0xbccc7d720_0 .var "wptr", 4 0;
v0xbccc7d7c0_0 .var "wptr_buff", 4 0;
v0xbccc7d860_0 .var "wptr_syn", 4 0;
v0xbccc7d900_0 .net "wrstn", 0 0, v0xbccc7e260_0;  1 drivers
E_0xbcd450140/0 .event negedge, v0xbccc7d180_0;
E_0xbcd450140/1 .event posedge, v0x100e40540_0;
E_0xbcd450140 .event/or E_0xbcd450140/0, E_0xbcd450140/1;
E_0xbcd450180/0 .event negedge, v0xbccc7d900_0;
E_0xbcd450180/1 .event posedge, v0xbccc7c140_0;
E_0xbcd450180 .event/or E_0xbcd450180/0, E_0xbcd450180/1;
L_0xbccc68000 .part v0xbccc7d2c0_0, 1, 4;
L_0xbccc7e300 .concat [ 4 1 0 0], L_0xbccc68000, L_0xbcd054010;
L_0xbccc680a0 .part v0xbccc7cb40_0, 1, 4;
L_0xbccc7e3a0 .concat [ 4 1 0 0], L_0xbccc680a0, L_0xbcd054058;
L_0xbccc68140 .part v0xbccc7d0e0_0, 3, 2;
L_0xbccc68320 .part v0xbccc7d0e0_0, 0, 3;
L_0xbccc7e440 .concat [ 3 2 0 0], L_0xbccc68320, L_0x100e41650;
L_0xbccc683c0 .cmp/eq 5, v0xbccc7d720_0, L_0xbccc7e440;
L_0xbccc68460 .cmp/eq 5, v0xbccc7cfa0_0, v0xbccc7d860_0;
L_0xbccc68500 .reduce/nor L_0xbccc683c0;
L_0xbccc685a0 .reduce/nor L_0xbccc68460;
L_0xbccc68640 .part v0xbccc7d2c0_0, 0, 4;
L_0xbccc686e0 .part v0xbccc7cb40_0, 0, 4;
S_0x100e39b50 .scope module, "dual_port_RAM" "dual_port_RAM" 4 136, 4 4 0, S_0x100e399d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wenc";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "rclk";
    .port_info 5 /INPUT 1 "renc";
    .port_info 6 /INPUT 4 "raddr";
    .port_info 7 /OUTPUT 8 "rdata";
P_0xbccc50500 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000010000>;
P_0xbccc50540 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x100e415b0 .array "RAM_MEM", 15 0, 7 0;
v0x100e41300_0 .net "raddr", 3 0, L_0xbccc686e0;  alias, 1 drivers
v0x100e40540_0 .net "rclk", 0 0, v0xbccc7dcc0_0;  alias, 1 drivers
v0x100e32b80_0 .var "rdata", 7 0;
v0xbccc7c000_0 .net "renc", 0 0, L_0x100e41bf0;  alias, 1 drivers
v0xbccc7c0a0_0 .net "waddr", 3 0, L_0xbccc68640;  alias, 1 drivers
v0xbccc7c140_0 .net "wclk", 0 0, v0xbccc7dfe0_0;  alias, 1 drivers
v0xbccc7c1e0_0 .net "wdata", 7 0, v0xbccc7e080_0;  alias, 1 drivers
v0xbccc7c280_0 .net "wenc", 0 0, L_0x100e3fdc0;  alias, 1 drivers
E_0xbcd450240 .event posedge, v0x100e40540_0;
E_0xbcd450280 .event posedge, v0xbccc7c140_0;
S_0x100e32c20 .scope begin, "loop_block" "loop_block" 3 97, 3 97 0, S_0x100e3eed0;
 .timescale -9 -9;
    .scope S_0x100e39b50;
T_0 ;
    %wait E_0xbcd450280;
    %load/vec4 v0xbccc7c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xbccc7c1e0_0;
    %load/vec4 v0xbccc7c0a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100e415b0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x100e39b50;
T_1 ;
    %wait E_0xbcd450240;
    %load/vec4 v0xbccc7c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x100e41300_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x100e415b0, 4;
    %assign/vec4 v0x100e32b80_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x100e399d0;
T_2 ;
    %wait E_0xbcd450180;
    %load/vec4 v0xbccc7d900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbccc7d2c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xbccc7d5e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0xbccc7d680_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xbccc7d2c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0xbccc7d2c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x100e399d0;
T_3 ;
    %wait E_0xbcd450140;
    %load/vec4 v0xbccc7d180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbccc7cb40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xbccc7cdc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0xbccc7cf00_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0xbccc7cb40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0xbccc7cb40_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x100e399d0;
T_4 ;
    %wait E_0xbcd450180;
    %load/vec4 v0xbccc7d900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbccc7d720_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xbccc7d360_0;
    %assign/vec4 v0xbccc7d720_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x100e399d0;
T_5 ;
    %wait E_0xbcd450140;
    %load/vec4 v0xbccc7d180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbccc7cfa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xbccc7cbe0_0;
    %assign/vec4 v0xbccc7cfa0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x100e399d0;
T_6 ;
    %wait E_0xbcd450180;
    %load/vec4 v0xbccc7d900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbccc7d040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbccc7d0e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xbccc7cfa0_0;
    %assign/vec4 v0xbccc7d040_0, 0;
    %load/vec4 v0xbccc7d040_0;
    %assign/vec4 v0xbccc7d0e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x100e399d0;
T_7 ;
    %wait E_0xbcd450140;
    %load/vec4 v0xbccc7d180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbccc7d7c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbccc7d860_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xbccc7d720_0;
    %assign/vec4 v0xbccc7d7c0_0, 0;
    %load/vec4 v0xbccc7d7c0_0;
    %assign/vec4 v0xbccc7d860_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x100e3eed0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbccc7dc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbccc7db80_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x100e3eed0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0xbccc7dfe0_0;
    %inv;
    %store/vec4 v0xbccc7dfe0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x100e3eed0;
T_10 ;
    %delay 10, 0;
    %load/vec4 v0xbccc7dcc0_0;
    %inv;
    %store/vec4 v0xbccc7dcc0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x100e3eed0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7dcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7df40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7dea0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xbccc7e080_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x100e3eed0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7df40_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbccc7e260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbccc7df40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbccc7e1c0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0xbccc7e080_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7e1c0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbccc7dea0_0, 0, 1;
    %delay 500, 0;
    %delay 10, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x100e3eed0;
T_13 ;
    %delay 550, 0;
    %vpi_call/w 3 65 "$readmemh", "wfull.txt", v0xbccc7d9a0 {0 0 0};
    %vpi_call/w 3 66 "$readmemh", "rempty.txt", v0xbccc7da40 {0 0 0};
    %vpi_call/w 3 67 "$readmemh", "tdata.txt", v0xbccc7dae0 {0 0 0};
    %pushi/vec4 48, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0xbccc7e120_0;
    %pad/u 32;
    %ix/getv/s 4, v0xbccc7dc20_0;
    %load/vec4a v0xbccc7d9a0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.5, 4;
    %load/vec4 v0xbccc7de00_0;
    %pad/u 32;
    %ix/getv/s 4, v0xbccc7dc20_0;
    %load/vec4a v0xbccc7da40, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0xbccc7dd60_0;
    %pad/u 32;
    %ix/getv/s 4, v0xbccc7dc20_0;
    %load/vec4a v0xbccc7dae0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0xbccc7db80_0;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0xbccc7db80_0;
    %addi 1, 0, 32;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0xbccc7db80_0, 0, 32;
    %load/vec4 v0xbccc7dc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0xbccc7dc20_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %load/vec4 v0xbccc7db80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_call/w 3 81 "$display", "===========Your Design Passed===========" {0 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 85 "$display", "===========Error===========" {0 0 0};
T_13.7 ;
    %end;
    .thread T_13;
    .scope S_0x100e3eed0;
T_14 ;
    %fork t_1, S_0x100e32c20;
    %jmp t_0;
    .scope S_0x100e32c20;
t_1 ;
    %pushi/vec4 17, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %load/vec4 v0xbccc7e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %disable S_0x100e32c20;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbccc7e1c0_0, 0, 1;
    %load/vec4 v0xbccc7e080_0;
    %addi 1, 0, 8;
    %store/vec4 v0xbccc7e080_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbccc7e1c0_0, 0, 1;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x100e3eed0;
t_0 %join;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "verified_asyn_fifo.v";
