==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.430 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
ERROR: [HLS 207-2981] no template named 'ap_uint' (./parameters.h:4:9)
ERROR: [HLS 207-2981] no template named 'ap_uint' (./parameters.h:5:9)
ERROR: [HLS 207-2981] no template named 'ap_uint' (./parameters.h:6:9)
ERROR: [HLS 207-2981] no template named 'ap_fixed' (./parameters.h:8:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'malloc' (BackGrRemoval.cpp:12:36)
ERROR: [HLS 207-3339] no matching function for call to 'findHSV' (BackGrRemoval.cpp:13:5)
INFO: [HLS 207-4373] candidate function not viable: requires 2 arguments, but 3 were provided (./RGB2HSV.h:5:4)
ERROR: [HLS 207-3776] use of undeclared identifier 'free' (BackGrRemoval.cpp:47:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.2 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.34 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.13 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.469 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'malloc' (BackGrRemoval.cpp:13:36)
ERROR: [HLS 207-3339] no matching function for call to 'findHSV' (BackGrRemoval.cpp:14:5)
INFO: [HLS 207-4373] candidate function not viable: requires 2 arguments, but 3 were provided (./RGB2HSV.h:6:4)
ERROR: [HLS 207-3776] use of undeclared identifier 'free' (BackGrRemoval.cpp:48:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.36 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.08 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.19 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.97 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.1 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.07 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.19 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.47 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.61 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.01 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.1 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.12 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.55 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.6 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.75 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.42 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.59 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.469 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'malloc' (BackGrRemoval.cpp:13:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'free' (BackGrRemoval.cpp:48:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.37 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.469 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
ERROR: [HLS 207-2103] size of array has non-integer type 'u32' (aka 'ap_uint<32>') (BackGrRemoval.cpp:13:21)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.37 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ticsg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.469 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.26 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.93 seconds; current allocated memory: 204.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,483 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 867 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*, ap_uint<32>)' (RGB2HSV.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*, ap_uint<32>)' (RGB2HSV.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'BackGrRemoval(PixelBGR*, ap_uint<8>, ap_uint<8>, ap_uint<32>, ap_uint<32>)' (BackGrRemoval.cpp:4:0)
ERROR: [HLS 214-143] in function 'BackGrRemoval(PixelBGR*, ap_uint<8>, ap_uint<8>, ap_uint<32>, ap_uint<32>)': Arrays must be specified with a constant size (BackGrRemoval.cpp:13:5)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.2 seconds. CPU system time: 0.77 seconds. Elapsed time: 11.93 seconds; current allocated memory: 2.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.277 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.22 seconds. CPU system time: 0.57 seconds. Elapsed time: 5 seconds; current allocated memory: 225.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,483 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 867 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*, ap_uint<32>)' (RGB2HSV.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*, ap_uint<32>)' (RGB2HSV.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'BackGrRemoval(PixelBGR*, ap_uint<8>, ap_uint<8>, ap_uint<32>, ap_uint<32>)' (BackGrRemoval.cpp:4:0)
ERROR: [HLS 214-143] in function 'BackGrRemoval(PixelBGR*, ap_uint<8>, ap_uint<8>, ap_uint<32>, ap_uint<32>)': Arrays must be specified with a constant size (BackGrRemoval.cpp:13:5)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.09 seconds. CPU system time: 0.82 seconds. Elapsed time: 11.95 seconds; current allocated memory: 2.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.36 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.7 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.38 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.49 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.13 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.34 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a12ti-csg325-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a12ti-csg325-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-40] C/RTL co-simulation cannot be started, possible causes: 1) Synthesis was not successful; 2) The solution has been reset; 3) Simulation is not running in the solution directory.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.84 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.93 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.83 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.04 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.93 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 13.6 seconds. CPU system time: 0.37 seconds. Elapsed time: 13.97 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.73 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.9 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.76 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.84 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.67 seconds. CPU system time: 0.15 seconds. Elapsed time: 11.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 189.922 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.19 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.75 seconds; current allocated memory: 190.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,531 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,570 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,209 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:34:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:36:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:44:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:34:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:36:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:44:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:46:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*)' (RGB2HSV.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*)' (RGB2HSV.cpp:20:0)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.82 seconds. CPU system time: 0.24 seconds. Elapsed time: 7.33 seconds; current allocated memory: 194.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 196.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.422 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (RGB2HSV.cpp:25) in function 'findHSV' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:36:28) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:44:18) to (RGB2HSV.cpp:44:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:46:27) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 224.270 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:27:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 237.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 239.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 239.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 240.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 240.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_1', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_3', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_5', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_7', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_69', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_85', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_93', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_97', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_99', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.44 seconds; current allocated memory: 254.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 254.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 254.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 254.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_h_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_s_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 259.598 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 276.117 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 288.441 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 106.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.51 seconds. CPU system time: 0.88 seconds. Elapsed time: 18.75 seconds; current allocated memory: 98.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.922 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
ERROR: [HLS 207-3801] unknown type name 'pragma' (RGB2HSV.cpp:27:1)
ERROR: [HLS 207-1219] expected ';' at end of declaration (RGB2HSV.cpp:27:11)
ERROR: [HLS 207-3776] use of undeclared identifier 'max' (RGB2HSV.cpp:30:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'max' (RGB2HSV.cpp:33:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'max' (RGB2HSV.cpp:36:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'max' (RGB2HSV.cpp:38:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'max' (RGB2HSV.cpp:41:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'max' (RGB2HSV.cpp:42:17)
ERROR: [HLS 207-3776] use of undeclared identifier 'max' (RGB2HSV.cpp:43:17)
ERROR: [HLS 207-3776] use of undeclared identifier 'max' (RGB2HSV.cpp:44:17)
WARNING: [HLS 207-5169] shift count is negative (/tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:992:13)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<16, 8, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<16, 8, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<16, 8, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (RGB2HSV.cpp:46:18)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<42, 34, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_int_base.h:353:18)
INFO: [HLS 207-4235] in instantiation of function template specialization 'ap_int_base<8, false>::ap_int_base<42, 34, true, AP_TRN, AP_WRAP, 0>' requested here (/tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_int.h:232:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'ap_uint<8>::ap_uint<42, 34, AP_TRN, AP_WRAP, 0>' requested here (RGB2HSV.cpp:46:39)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<17, 9, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/ap_int_base.h:353:18)
INFO: [HLS 207-4235] in instantiation of function template specialization 'ap_int_base<8, false>::ap_int_base<17, 9, true, AP_TRN, AP_WRAP, 0>' requested here (/tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_int.h:232:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'ap_uint<8>::ap_uint<17, 9, AP_TRN, AP_WRAP, 0>' requested here (RGB2HSV.cpp:48:24)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.22 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.65 seconds; current allocated memory: 0.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.922 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.21 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.75 seconds; current allocated memory: 190.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,531 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,570 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,210 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:34:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:36:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:44:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:34:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:36:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:44:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:46:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*)' (RGB2HSV.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*)' (RGB2HSV.cpp:20:0)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.83 seconds. CPU system time: 0.26 seconds. Elapsed time: 7.31 seconds; current allocated memory: 194.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.422 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:38:29) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:46:18) to (RGB2HSV.cpp:46:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:48:27) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 224.270 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:27:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 228.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 231.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 231.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_1', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_3', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_5', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_7', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_69', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_85', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_93', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_97', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_99', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.48 seconds; current allocated memory: 244.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 244.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 244.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_h_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_s_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 249.273 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 265.707 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 277.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 86.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.41 seconds. CPU system time: 0.86 seconds. Elapsed time: 18.52 seconds; current allocated memory: 87.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.922 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.37 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.93 seconds; current allocated memory: 190.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,531 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,771 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,169 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,237 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:34:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:36:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:44:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:34:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:36:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:44:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:46:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.8 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.35 seconds; current allocated memory: 194.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.613 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 224.500 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:27:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 228.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'findHSV' (loop 'HSV_LOOP'): Unable to schedule 'store' operation ('out_s_addr_3_write_ln41', RGB2HSV.cpp:41) of constant 0 on array 'out_s' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 231.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 231.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_1', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_3', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_5', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_7', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_69', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_85', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_93', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_97', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_99', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.4 seconds. CPU system time: 0 seconds. Elapsed time: 3.4 seconds; current allocated memory: 245.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 245.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 245.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_h_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_s_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 249.418 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 265.793 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 277.996 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.64 seconds. CPU system time: 0.88 seconds. Elapsed time: 18.86 seconds; current allocated memory: 88.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.922 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.19 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.76 seconds; current allocated memory: 190.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,531 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,771 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,169 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,237 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, PixelHSV*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:34:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:36:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:44:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:34:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:36:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:44:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:46:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.33 seconds. CPU system time: 0.26 seconds. Elapsed time: 7.67 seconds; current allocated memory: 195.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.605 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 224.742 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:27:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 228.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'findHSV' (loop 'HSV_LOOP'): Unable to schedule 'store' operation ('out_s_addr_3_write_ln41', RGB2HSV.cpp:41) of constant 0 on array 'out_s' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 231.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 231.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_1', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_3', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_5', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_7', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_69', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_85', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_93', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_97', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('outHSV_h_load_99', BackGrRemoval.cpp:37) on array 'outHSV.h', BackGrRemoval.cpp:23 due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array 'outHSV_h'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.97 seconds; current allocated memory: 247.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 247.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 247.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_h_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_s_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_outHSV_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 249.453 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 265.824 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 278.027 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.58 seconds. CPU system time: 0.92 seconds. Elapsed time: 18.64 seconds; current allocated memory: 88.105 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.55 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.96 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.94 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.64 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.92 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14.75 seconds. CPU system time: 0.39 seconds. Elapsed time: 15.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.922 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.16 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.74 seconds; current allocated memory: 190.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,547 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,783 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,237 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:35:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:37:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:45:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:47:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:35:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:37:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:45:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:47:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.07 seconds. CPU system time: 0.26 seconds. Elapsed time: 7.37 seconds; current allocated memory: 194.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 197.594 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 224.469 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:28:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 228.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'findHSV' (loop 'HSV_LOOP'): Unable to schedule 'store' operation ('out_s_addr_3_write_ln41', RGB2HSV.cpp:41) of constant 0 on array 'out_s' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 231.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 231.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_load_1', BackGrRemoval.cpp:38) on array 'h', BackGrRemoval.cpp:21 due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_load_3', BackGrRemoval.cpp:38) on array 'h', BackGrRemoval.cpp:21 due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_load_5', BackGrRemoval.cpp:38) on array 'h', BackGrRemoval.cpp:21 due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_load_7', BackGrRemoval.cpp:38) on array 'h', BackGrRemoval.cpp:21 due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_load_69', BackGrRemoval.cpp:38) on array 'h', BackGrRemoval.cpp:21 due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_load_85', BackGrRemoval.cpp:38) on array 'h', BackGrRemoval.cpp:21 due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_load_93', BackGrRemoval.cpp:38) on array 'h', BackGrRemoval.cpp:21 due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_load_97', BackGrRemoval.cpp:38) on array 'h', BackGrRemoval.cpp:21 due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'h'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_load_99', BackGrRemoval.cpp:38) on array 'h', BackGrRemoval.cpp:21 due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array 'h'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.42 seconds. CPU system time: 0 seconds. Elapsed time: 3.43 seconds; current allocated memory: 244.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 244.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 244.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 249.363 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 265.762 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 277.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.75 seconds. CPU system time: 0.94 seconds. Elapsed time: 18.75 seconds; current allocated memory: 88.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 189.918 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.23 seconds. CPU system time: 0.77 seconds. Elapsed time: 6.01 seconds; current allocated memory: 190.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,548 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,784 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,989 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,038 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:36:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:38:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:46:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:48:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:36:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:38:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:46:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:48:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'h': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:21:8)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.19 seconds. CPU system time: 0.25 seconds. Elapsed time: 12.39 seconds; current allocated memory: 195.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 198.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 200.887 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) to (RGB2HSV.cpp:51:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 236.258 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:29:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 249.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_5'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'findHSV' (loop 'HSV_LOOP'): Unable to schedule 'store' operation ('out_s_addr_3_write_ln41', RGB2HSV.cpp:41) of constant 0 on array 'out_s' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 252.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 252.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_1', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_3', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_5', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_7', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_69', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_85', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_93', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_97', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_99', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array 'h_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 38.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 38.47 seconds; current allocated memory: 298.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 314.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 314.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_8_1_1': 101 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 314.879 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.59 seconds; current allocated memory: 377.004 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 390.672 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59.98 seconds. CPU system time: 1.19 seconds. Elapsed time: 64.18 seconds; current allocated memory: 200.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.918 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.03 seconds; current allocated memory: 190.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,549 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,785 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,105 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,151 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:36:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:38:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:46:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:48:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:36:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:38:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:46:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:48:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'h': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:21:8)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:22:8)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.3 seconds. CPU system time: 0.26 seconds. Elapsed time: 12.41 seconds; current allocated memory: 195.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 198.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 201.324 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) to (RGB2HSV.cpp:41:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) to (RGB2HSV.cpp:51:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 236.680 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:29:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 249.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_5'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 253.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 253.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_1', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_3', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_5', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_7', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_69', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_85', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_93', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_97', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_99', BackGrRemoval.cpp:39) on array 'h_0' due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array 'h_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 39.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 39.71 seconds; current allocated memory: 299.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.95 seconds; current allocated memory: 315.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 315.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_8_1_1': 101 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_0_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_1_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 315.699 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.52 seconds; current allocated memory: 379.562 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 393.359 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61.05 seconds. CPU system time: 1.01 seconds. Elapsed time: 64.96 seconds; current allocated memory: 203.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.918 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.45 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.13 seconds; current allocated memory: 190.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,585 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,854 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,137 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,184 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:43:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:45:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:53:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:55:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:43:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:45:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:53:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:55:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'copy_h_loop' (BackGrRemoval.cpp:30:2) in function 'BackGrRemoval' partially with a factor of 8 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'h': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:21:8)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:23:8)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.36 seconds. CPU system time: 0.28 seconds. Elapsed time: 12.42 seconds; current allocated memory: 195.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 198.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 201.375 MB.
INFO: [XFORM 203-510] Pipelining loop 'copy_h_loop' (BackGrRemoval.cpp:30) in function 'BackGrRemoval' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) to (RGB2HSV.cpp:41:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) to (RGB2HSV.cpp:51:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 236.820 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:36:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 268.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_5'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 272.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 272.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval_Pipeline_copy_h_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'copy_h_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_copy_h_loop' (loop 'copy_h_loop'): Unable to schedule 'store' operation ('h1_addr_1_write_ln32', BackGrRemoval.cpp:32) of variable 'zext_ln32_1', BackGrRemoval.cpp:32 on array 'h1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'h1'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_copy_h_loop' (loop 'copy_h_loop'): Unable to schedule 'store' operation ('h1_addr_3_write_ln32', BackGrRemoval.cpp:32) of variable 'zext_ln32_5', BackGrRemoval.cpp:32 on array 'h1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'h1'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_copy_h_loop' (loop 'copy_h_loop'): Unable to schedule 'store' operation ('h1_addr_5_write_ln32', BackGrRemoval.cpp:32) of variable 'zext_ln32_8', BackGrRemoval.cpp:32 on array 'h1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'h1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'copy_h_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 272.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 272.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_1', BackGrRemoval.cpp:46) on array 'h_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_3', BackGrRemoval.cpp:46) on array 'h_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_5', BackGrRemoval.cpp:46) on array 'h_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_7', BackGrRemoval.cpp:46) on array 'h_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_69', BackGrRemoval.cpp:46) on array 'h_0' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_85', BackGrRemoval.cpp:46) on array 'h_0' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_93', BackGrRemoval.cpp:46) on array 'h_0' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_97', BackGrRemoval.cpp:46) on array 'h_0' due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'h_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 50, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 33.8 seconds; current allocated memory: 317.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 325.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 325.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 325.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 325.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval_Pipeline_copy_h_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BackGrRemoval_Pipeline_copy_h_loop' pipeline 'copy_h_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval_Pipeline_copy_h_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 325.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' pipeline 'image_row_loop_image_column_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_8_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 333.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_0_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_1_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 388.668 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 388.668 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 392.289 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55.06 seconds. CPU system time: 1.16 seconds. Elapsed time: 59.06 seconds; current allocated memory: 202.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.879 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.32 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.91 seconds; current allocated memory: 204.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,585 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,854 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,165 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,208 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:44:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:46:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:54:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:56:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:44:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:46:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:54:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:56:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'copy_h_loop' (BackGrRemoval.cpp:30:2) in function 'BackGrRemoval' partially with a factor of 8 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'h': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:21:8)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:23:8)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'h1' due to pipeline pragma (BackGrRemoval.cpp:32:9)
INFO: [HLS 214-248] Applying array_partition to 'h1': Cyclic partitioning with factor 4 on dimension 1. (BackGrRemoval.cpp:22:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.66 seconds. CPU system time: 0.24 seconds. Elapsed time: 12.41 seconds; current allocated memory: 208.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 212.668 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 215.301 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) to (RGB2HSV.cpp:41:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) to (RGB2HSV.cpp:51:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 250.797 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:37:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 282.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_5'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 286.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 286.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval_Pipeline_copy_h_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'copy_h_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'copy_h_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 286.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_1', BackGrRemoval.cpp:47) on array 'h_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_3', BackGrRemoval.cpp:47) on array 'h_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_5', BackGrRemoval.cpp:47) on array 'h_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_7', BackGrRemoval.cpp:47) on array 'h_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_69', BackGrRemoval.cpp:47) on array 'h_0' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_85', BackGrRemoval.cpp:47) on array 'h_0' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_93', BackGrRemoval.cpp:47) on array 'h_0' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_97', BackGrRemoval.cpp:47) on array 'h_0' due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'h_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 50, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 31.61 seconds; current allocated memory: 331.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 333.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 333.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 333.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 333.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval_Pipeline_copy_h_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BackGrRemoval_Pipeline_copy_h_loop' pipeline 'copy_h_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval_Pipeline_copy_h_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 333.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop' pipeline 'image_row_loop_image_column_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_8_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval_Pipeline_image_row_loop_image_column_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 333.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_0_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_1_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.1 seconds; current allocated memory: 398.512 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 402.566 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 416.980 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.39 seconds. CPU system time: 1 seconds. Elapsed time: 55.94 seconds; current allocated memory: 213.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 222.578 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.16 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.75 seconds; current allocated memory: 223.594 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,570 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,792 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,997 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,975 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:45:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:47:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:55:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:45:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:47:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:55:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:57:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'h': Cyclic partitioning with factor 121 on dimension 1. (BackGrRemoval.cpp:21:8)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:23:8)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 56.74 seconds. CPU system time: 0.41 seconds. Elapsed time: 57.44 seconds; current allocated memory: 227.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.5 seconds; current allocated memory: 261.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 286.195 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) to (RGB2HSV.cpp:41:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) to (RGB2HSV.cpp:51:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 21.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 21.69 seconds; current allocated memory: 421.586 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:38:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 23.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 23.42 seconds; current allocated memory: 528.484 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 42.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 43.07 seconds; current allocated memory: 587.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 587.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_1', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'h_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 222.578 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.19 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.75 seconds; current allocated memory: 223.594 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,570 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,792 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,126 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,121 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:45:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:47:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:55:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:45:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:47:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:55:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:57:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'h': Cyclic partitioning with factor 32 on dimension 1. (BackGrRemoval.cpp:21:8)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:23:8)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.57 seconds. CPU system time: 0.27 seconds. Elapsed time: 17.38 seconds; current allocated memory: 227.816 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.816 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 236.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 244.355 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) to (RGB2HSV.cpp:41:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) to (RGB2HSV.cpp:51:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.16 seconds; current allocated memory: 299.688 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:38:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.41 seconds; current allocated memory: 341.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_25'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 348.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 348.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_1', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_3', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_5', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_7', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_69', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'h_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.590 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'h1' (BackGrRemoval.cpp:43:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.35 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.55 seconds; current allocated memory: 0.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.562 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.44 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.09 seconds; current allocated memory: 226.551 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,549 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,785 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,795 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,829 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:45:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:47:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:55:18)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:45:14) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:47:15) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:55:18) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:57:19) in function 'BackGrRemoval' completely with a factor of 10 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'h': Cyclic partitioning with factor 16 on dimension 1. (BackGrRemoval.cpp:21:8)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:23:8)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.77 seconds. CPU system time: 0.25 seconds. Elapsed time: 12.48 seconds; current allocated memory: 230.676 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.676 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 236.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 240.484 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) to (RGB2HSV.cpp:41:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) to (RGB2HSV.cpp:51:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 282.344 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:38:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 303.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_9'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 308.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 308.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_1', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_3', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_5', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_7', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_69', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_85', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_93', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_97', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_99', BackGrRemoval.cpp:48) on array 'h_0' due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array 'h_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 54, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 166.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 166.29 seconds; current allocated memory: 391.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.85 seconds; current allocated memory: 392.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 392.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_8_1_1': 101 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_0_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_1_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 395.789 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.78 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.88 seconds; current allocated memory: 479.098 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 480.383 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 86.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 191.66 seconds. CPU system time: 0.96 seconds. Elapsed time: 194.37 seconds; current allocated memory: 254.902 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.4 seconds. CPU system time: 0.4 seconds. Elapsed time: 16.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 13.55 seconds. CPU system time: 0.13 seconds. Elapsed time: 13.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.81 seconds. CPU system time: 0.17 seconds. Elapsed time: 10.04 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.54 seconds. CPU system time: 0.15 seconds. Elapsed time: 9.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 13.3 seconds. CPU system time: 0.17 seconds. Elapsed time: 13.46 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 13.38 seconds. CPU system time: 0.16 seconds. Elapsed time: 13.53 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 13.36 seconds. CPU system time: 0.18 seconds. Elapsed time: 13.52 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.559 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.19 seconds; current allocated memory: 226.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,161 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,611 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,774 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,864 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'y_Condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:36:14)
INFO: [HLS 214-291] Loop 'x_condition_kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:39:15)
INFO: [HLS 214-291] Loop 'y_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:50:6)
INFO: [HLS 214-291] Loop 'x_kernel_pass_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:52:7)
INFO: [HLS 214-186] Unrolling loop 'y_Condition_kernel_loop' (BackGrRemoval.cpp:36:14) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:39:15) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:6:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'x_condition_kernel_loop' (BackGrRemoval.cpp:39:15) in function 'BackGrRemoval' has been removed because the loop is unrolled completely (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'y_kernel_pass_loop' (BackGrRemoval.cpp:50:6) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:52:7) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:6:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'x_kernel_pass_loop' (BackGrRemoval.cpp:52:7) in function 'BackGrRemoval' has been removed because the loop is unrolled completely (BackGrRemoval.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'h': Cyclic partitioning with factor 16 on dimension 1. (BackGrRemoval.cpp:16:8)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:17:8)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.07 seconds. CPU system time: 0.28 seconds. Elapsed time: 22.91 seconds; current allocated memory: 231.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 231.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 237.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 242.527 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) to (RGB2HSV.cpp:41:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) to (RGB2HSV.cpp:51:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.72 seconds; current allocated memory: 285.004 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:25:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 315.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_h_9'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 319.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 319.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'h_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_15', BackGrRemoval.cpp:43) on array 'h_0' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_17', BackGrRemoval.cpp:43) on array 'h_0' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_19', BackGrRemoval.cpp:43) on array 'h_0' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_21', BackGrRemoval.cpp:43) on array 'h_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_81', BackGrRemoval.cpp:43) on array 'h_0' due to limited memory ports (II = 41). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_111', BackGrRemoval.cpp:43) on array 'h_0' due to limited memory ports (II = 56). Please consider using a memory core with more ports or partitioning the array 'h_0'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('h_0_load_119', BackGrRemoval.cpp:43) on array 'h_0' due to limited memory ports (II = 60). Please consider using a memory core with more ports or partitioning the array 'h_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 61, Depth = 64, loop 'image_row_loop_image_column_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 228.6 seconds. CPU system time: 0.25 seconds. Elapsed time: 228.89 seconds; current allocated memory: 424.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.31 seconds; current allocated memory: 424.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'findHSV' pipeline 'HSV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_25s_16s_25_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_31ns_16s_16_35_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findHSV'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 424.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/inBGR' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemoval/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemoval' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_8_1_1': 122 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemoval'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_h_1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_0_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_s_1_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemoval_v_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 424.160 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.93 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.03 seconds; current allocated memory: 504.203 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 518.781 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemoval.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemoval.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 86.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 263.86 seconds. CPU system time: 1.31 seconds. Elapsed time: 269.8 seconds; current allocated memory: 293.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 15.83 seconds. CPU system time: 0.2 seconds. Elapsed time: 16.03 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.562 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (BackGrRemoval.cpp:84:9)
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.25 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.83 seconds; current allocated memory: 226.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,549 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,615 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,317 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,151 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:31:11)
INFO: [HLS 214-291] Loop 'load_kernel' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:109:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_110_1' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:110:39)
INFO: [HLS 214-291] Loop 'whiten_kernel' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:123:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_2' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:124:43)
INFO: [HLS 214-186] Unrolling loop 'load_kernel' (BackGrRemoval.cpp:109:17) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_1' (BackGrRemoval.cpp:110:39) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:73:0)
INFO: [HLS 214-186] Unrolling loop 'whiten_kernel' (BackGrRemoval.cpp:123:21) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (BackGrRemoval.cpp:124:43) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:73:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:28:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'h': Block partitioning with factor 32 on dimension 1. (BackGrRemoval.cpp:80:8)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:81:8)
INFO: [HLS 214-241] Aggregating scalar variable 'inBGR' with compact=bit mode in 24-bits (BackGrRemoval.cpp:73:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.65 seconds. CPU system time: 0.29 seconds. Elapsed time: 22.52 seconds; current allocated memory: 231.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 231.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.7 seconds. CPU system time: 0 seconds. Elapsed time: 1.7 seconds; current allocated memory: 243.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 253.223 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:41:29) to (RGB2HSV.cpp:41:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:49:18) to (RGB2HSV.cpp:49:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:51:27) to (RGB2HSV.cpp:51:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.07 seconds; current allocated memory: 314.117 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:91:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.25 seconds; current allocated memory: 346.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'findHSV' (loop 'HSV_LOOP'): Unable to schedule 'store' operation ('out_h_30_addr_2_write_ln51', RGB2HSV.cpp:51) of constant 0 on array 'out_h_30' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_h_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 41, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.53 seconds; current allocated memory: 361.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 361.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
