{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565885767571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565885767587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 11:16:07 2019 " "Processing started: Thu Aug 15 11:16:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565885767587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885767587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarma_intrusion -c alarma_intrusion " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarma_intrusion -c alarma_intrusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885767587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565885769258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565885769258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador8-sol " "Found design unit 1: sumador8-sol" {  } { { "sumador8.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/sumador8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783737 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador8 " "Found entity 1: sumador8" {  } { { "sumador8.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/sumador8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8a1-sol " "Found design unit 1: mux8a1-sol" {  } { { "mux8a1.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mux8a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783743 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8a1 " "Found entity 1: mux8a1" {  } { { "mux8a1.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mux8a1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_k-SYN " "Found design unit 1: num_k-SYN" {  } { { "num_k.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783785 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_k " "Found entity 1: num_k" {  } { { "num_k.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_j-SYN " "Found design unit 1: num_j-SYN" {  } { { "num_j.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_j.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783803 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_j " "Found entity 1: num_j" {  } { { "num_j.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_j.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_i-SYN " "Found design unit 1: num_i-SYN" {  } { { "num_i.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783849 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_i " "Found entity 1: num_i" {  } { { "num_i.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp8-sol " "Found design unit 1: comp8-sol" {  } { { "comp8.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783855 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp8 " "Found entity 1: comp8" {  } { { "comp8.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp6-sol " "Found design unit 1: comp6-sol" {  } { { "comp6.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783861 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp6 " "Found entity 1: comp6" {  } { { "comp6.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_up8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_up8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_up8-comp " "Found design unit 1: cnt_up8-comp" {  } { { "cnt_up8.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783869 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_up8 " "Found entity 1: cnt_up8" {  } { { "cnt_up8.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_up6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_up6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_up6-comp " "Found design unit 1: cnt_up6-comp" {  } { { "cnt_up6.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783876 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_up6 " "Found entity 1: cnt_up6" {  } { { "cnt_up6.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sost4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_sost4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_sost4-sol " "Found design unit 1: reg_sost4-sol" {  } { { "reg_sost4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/reg_sost4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783884 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_sost4 " "Found entity 1: reg_sost4" {  } { { "reg_sost4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/reg_sost4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp4-sol " "Found design unit 1: comp4-sol" {  } { { "comp4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783891 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp4 " "Found entity 1: comp4" {  } { { "comp4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "particion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file particion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 particion " "Found entity 1: particion" {  } { { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_bcd-sol " "Found design unit 1: dec_bcd-sol" {  } { { "dec_bcd.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dec_bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783997 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_bcd " "Found entity 1: dec_bcd" {  } { { "dec_bcd.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dec_bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885783997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885783997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uno4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uno4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uno4-SYN " "Found design unit 1: uno4-SYN" {  } { { "uno4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784001 ""} { "Info" "ISGN_ENTITY_NAME" "1 uno4 " "Found entity 1: uno4" {  } { { "uno4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dos4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dos4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dos4-SYN " "Found design unit 1: dos4-SYN" {  } { { "dos4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784005 ""} { "Info" "ISGN_ENTITY_NAME" "1 dos4 " "Found entity 1: dos4" {  } { { "dos4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tres4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tres4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tres4-SYN " "Found design unit 1: tres4-SYN" {  } { { "tres4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784009 ""} { "Info" "ISGN_ENTITY_NAME" "1 tres4 " "Found entity 1: tres4" {  } { { "tres4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuatro4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuatro4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuatro4-SYN " "Found design unit 1: cuatro4-SYN" {  } { { "cuatro4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784013 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuatro4 " "Found entity 1: cuatro4" {  } { { "cuatro4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinco4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cinco4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cinco4-SYN " "Found design unit 1: cinco4-SYN" {  } { { "cinco4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784017 ""} { "Info" "ISGN_ENTITY_NAME" "1 cinco4 " "Found entity 1: cinco4" {  } { { "cinco4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seis4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seis4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seis4-SYN " "Found design unit 1: seis4-SYN" {  } { { "seis4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784021 ""} { "Info" "ISGN_ENTITY_NAME" "1 seis4 " "Found entity 1: seis4" {  } { { "seis4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siete4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file siete4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 siete4-SYN " "Found design unit 1: siete4-SYN" {  } { { "siete4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784024 ""} { "Info" "ISGN_ENTITY_NAME" "1 siete4 " "Found entity 1: siete4" {  } { { "siete4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocho4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocho4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocho4-SYN " "Found design unit 1: ocho4-SYN" {  } { { "ocho4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784028 ""} { "Info" "ISGN_ENTITY_NAME" "1 ocho4 " "Found entity 1: ocho4" {  } { { "ocho4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nueve4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nueve4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nueve4-SYN " "Found design unit 1: nueve4-SYN" {  } { { "nueve4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784032 ""} { "Info" "ISGN_ENTITY_NAME" "1 nueve4 " "Found entity 1: nueve4" {  } { { "nueve4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mss-comp " "Found design unit 1: mss-comp" {  } { { "mss.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784058 ""} { "Info" "ISGN_ENTITY_NAME" "1 mss " "Found entity 1: mss" {  } { { "mss.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_up4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_up4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_up4-comp " "Found design unit 1: cnt_up4-comp" {  } { { "cnt_up4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784064 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_up4 " "Found entity 1: cnt_up4" {  } { { "cnt_up4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diez4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diez4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diez4-SYN " "Found design unit 1: diez4-SYN" {  } { { "diez4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784068 ""} { "Info" "ISGN_ENTITY_NAME" "1 diez4 " "Found entity 1: diez4" {  } { { "diez4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_up5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_up5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_up5-comp " "Found design unit 1: cnt_up5-comp" {  } { { "cnt_up5.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784074 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_up5 " "Found entity 1: cnt_up5" {  } { { "cnt_up5.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cnt_up5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp5-sol " "Found design unit 1: comp5-sol" {  } { { "comp5.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784080 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp5 " "Found entity 1: comp5" {  } { { "comp5.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/comp5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veinte5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file veinte5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 veinte5-SYN " "Found design unit 1: veinte5-SYN" {  } { { "veinte5.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784083 ""} { "Info" "ISGN_ENTITY_NAME" "1 veinte5 " "Found entity 1: veinte5" {  } { { "veinte5.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado-sol " "Found design unit 1: teclado-sol" {  } { { "teclado.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/teclado.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784113 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/teclado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ANTIREBOTE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784137 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ANTIREBOTE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784152 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-sol " "Found design unit 1: ram-sol" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784180 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885784180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885784180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "particion " "Elaborating entity \"particion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565885784468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mss mss:inst47 " "Elaborating entity \"mss\" for hierarchy \"mss:inst47\"" {  } { { "particion.bdf" "inst47" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 752 -24 168 1216 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885784598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_50 CLOCK_DIV_50:inst58 " "Elaborating entity \"CLOCK_DIV_50\" for hierarchy \"CLOCK_DIV_50:inst58\"" {  } { { "particion.bdf" "inst58" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 240 -584 -344 416 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885785138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst65 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst65\"" {  } { { "particion.bdf" "inst65" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -312 -584 -336 -232 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885785194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp4 comp4:inst10 " "Elaborating entity \"comp4\" for hierarchy \"comp4:inst10\"" {  } { { "particion.bdf" "inst10" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -72 736 888 8 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885785230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sost4 reg_sost4:inst200 " "Elaborating entity \"reg_sost4\" for hierarchy \"reg_sost4:inst200\"" {  } { { "particion.bdf" "inst200" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 64 48 208 208 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885785244 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp reg_sost4.vhd(24) " "VHDL Process Statement warning at reg_sost4.vhd(24): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_sost4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/reg_sost4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565885785247 "|particion|reg_sost4:inst200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:inst57 " "Elaborating entity \"teclado\" for hierarchy \"teclado:inst57\"" {  } { { "particion.bdf" "inst57" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -408 32 224 -328 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885785273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tres4 tres4:inst19 " "Elaborating entity \"tres4\" for hierarchy \"tres4:inst19\"" {  } { { "particion.bdf" "inst19" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -48 552 664 0 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885785294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant tres4:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"tres4:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "tres4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885786215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tres4:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"tres4:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "tres4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885786226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tres4:inst19\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"tres4:inst19\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 3 " "Parameter \"lpm_cvalue\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885786260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885786260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885786260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885786260 ""}  } { { "tres4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/tres4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885786260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "siete4 siete4:inst20 " "Elaborating entity \"siete4\" for hierarchy \"siete4:inst20\"" {  } { { "particion.bdf" "inst20" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 32 552 664 80 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885786272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant siete4:inst20\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"siete4:inst20\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "siete4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "siete4:inst20\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"siete4:inst20\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "siete4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "siete4:inst20\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"siete4:inst20\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 7 " "Parameter \"lpm_cvalue\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787074 ""}  } { { "siete4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/siete4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885787074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dos4 dos4:inst21 " "Elaborating entity \"dos4\" for hierarchy \"dos4:inst21\"" {  } { { "particion.bdf" "inst21" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 112 552 664 160 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant dos4:inst21\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"dos4:inst21\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "dos4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dos4:inst21\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"dos4:inst21\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "dos4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dos4:inst21\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"dos4:inst21\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2 " "Parameter \"lpm_cvalue\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787167 ""}  } { { "dos4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/dos4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885787167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seis4 seis4:inst22 " "Elaborating entity \"seis4\" for hierarchy \"seis4:inst22\"" {  } { { "particion.bdf" "inst22" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 192 552 664 240 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant seis4:inst22\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"seis4:inst22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "seis4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seis4:inst22\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"seis4:inst22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "seis4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seis4:inst22\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"seis4:inst22\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 6 " "Parameter \"lpm_cvalue\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787300 ""}  } { { "seis4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/seis4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885787300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinco4 cinco4:inst28 " "Elaborating entity \"cinco4\" for hierarchy \"cinco4:inst28\"" {  } { { "particion.bdf" "inst28" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 328 552 664 376 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cinco4:inst28\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cinco4:inst28\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cinco4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinco4:inst28\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cinco4:inst28\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cinco4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinco4:inst28\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cinco4:inst28\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 5 " "Parameter \"lpm_cvalue\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787389 ""}  } { { "cinco4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cinco4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885787389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uno4 uno4:inst30 " "Elaborating entity \"uno4\" for hierarchy \"uno4:inst30\"" {  } { { "particion.bdf" "inst30" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 408 552 664 456 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant uno4:inst30\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"uno4:inst30\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "uno4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uno4:inst30\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"uno4:inst30\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "uno4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uno4:inst30\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"uno4:inst30\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787466 ""}  } { { "uno4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/uno4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885787466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cuatro4 cuatro4:inst31 " "Elaborating entity \"cuatro4\" for hierarchy \"cuatro4:inst31\"" {  } { { "particion.bdf" "inst31" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 488 552 664 536 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cuatro4:inst31\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cuatro4:inst31\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cuatro4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cuatro4:inst31\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cuatro4:inst31\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cuatro4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cuatro4:inst31\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cuatro4:inst31\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 4 " "Parameter \"lpm_cvalue\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787679 ""}  } { { "cuatro4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/cuatro4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885787679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nueve4 nueve4:inst37 " "Elaborating entity \"nueve4\" for hierarchy \"nueve4:inst37\"" {  } { { "particion.bdf" "inst37" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 568 552 664 616 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant nueve4:inst37\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"nueve4:inst37\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "nueve4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nueve4:inst37\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"nueve4:inst37\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "nueve4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nueve4:inst37\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"nueve4:inst37\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 9 " "Parameter \"lpm_cvalue\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787722 ""}  } { { "nueve4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/nueve4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885787722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocho4 ocho4:inst14 " "Elaborating entity \"ocho4\" for hierarchy \"ocho4:inst14\"" {  } { { "particion.bdf" "inst14" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -264 552 664 -216 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ocho4:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"ocho4:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ocho4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ocho4:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"ocho4:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ocho4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ocho4:inst14\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"ocho4:inst14\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 8 " "Parameter \"lpm_cvalue\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885787807 ""}  } { { "ocho4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ocho4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885787807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_up4 cnt_up4:inst44 " "Elaborating entity \"cnt_up4\" for hierarchy \"cnt_up4:inst44\"" {  } { { "particion.bdf" "inst44" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -456 1448 1608 -344 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diez4 diez4:inst46 " "Elaborating entity \"diez4\" for hierarchy \"diez4:inst46\"" {  } { { "particion.bdf" "inst46" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -416 1616 1728 -368 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885787851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant diez4:inst46\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"diez4:inst46\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "diez4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "diez4:inst46\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"diez4:inst46\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "diez4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "diez4:inst46\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"diez4:inst46\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788105 ""}  } { { "diez4.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/diez4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885788105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp5 comp5:inst55 " "Elaborating entity \"comp5\" for hierarchy \"comp5:inst55\"" {  } { { "particion.bdf" "inst55" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 16 1744 1896 96 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_up5 cnt_up5:inst54 " "Elaborating entity \"cnt_up5\" for hierarchy \"cnt_up5:inst54\"" {  } { { "particion.bdf" "inst54" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 16 1448 1608 128 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "veinte5 veinte5:inst56 " "Elaborating entity \"veinte5\" for hierarchy \"veinte5:inst56\"" {  } { { "particion.bdf" "inst56" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 56 1616 1728 104 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant veinte5:inst56\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"veinte5:inst56\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "veinte5.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "veinte5:inst56\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"veinte5:inst56\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "veinte5.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "veinte5:inst56\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"veinte5:inst56\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 20 " "Parameter \"lpm_cvalue\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788384 ""}  } { { "veinte5.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/veinte5.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885788384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp6 comp6:inst70 " "Elaborating entity \"comp6\" for hierarchy \"comp6:inst70\"" {  } { { "particion.bdf" "inst70" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 336 1688 1840 416 "inst70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_up6 cnt_up6:inst42 " "Elaborating entity \"cnt_up6\" for hierarchy \"cnt_up6:inst42\"" {  } { { "particion.bdf" "inst42" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 336 1392 1552 448 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_i num_i:inst75 " "Elaborating entity \"num_i\" for hierarchy \"num_i:inst75\"" {  } { { "particion.bdf" "inst75" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 400 1560 1672 448 "inst75" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant num_i:inst75\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"num_i:inst75\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "num_i.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_i:inst75\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"num_i:inst75\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "num_i.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_i:inst75\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"num_i:inst75\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 56 " "Parameter \"lpm_cvalue\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788638 ""}  } { { "num_i.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_i.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885788638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_j num_j:inst77 " "Elaborating entity \"num_j\" for hierarchy \"num_j:inst77\"" {  } { { "particion.bdf" "inst77" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 632 1560 1672 680 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp8 comp8:inst73 " "Elaborating entity \"comp8\" for hierarchy \"comp8:inst73\"" {  } { { "particion.bdf" "inst73" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 456 1688 1840 536 "inst73" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_up8 cnt_up8:inst201 " "Elaborating entity \"cnt_up8\" for hierarchy \"cnt_up8:inst201\"" {  } { { "particion.bdf" "inst201" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 456 1392 1552 568 "inst201" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_k num_k:inst76 " "Elaborating entity \"num_k\" for hierarchy \"num_k:inst76\"" {  } { { "particion.bdf" "inst76" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 520 1560 1672 568 "inst76" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant num_k:inst76\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"num_k:inst76\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "num_k.vhd" "LPM_CONSTANT_component" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "num_k:inst76\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"num_k:inst76\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "num_k.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "num_k:inst76\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"num_k:inst76\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 30 " "Parameter \"lpm_cvalue\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565885788844 ""}  } { { "num_k.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/num_k.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565885788844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8a1 mux8a1:inst72 " "Elaborating entity \"mux8a1\" for hierarchy \"mux8a1:inst72\"" {  } { { "particion.bdf" "inst72" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 768 1496 1648 848 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst74 " "Elaborating entity \"ram\" for hierarchy \"ram:inst74\"" {  } { { "particion.bdf" "inst74" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 912 1592 1776 1024 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788864 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address ram.vhd(16) " "VHDL Process Statement warning at ram.vhd(16): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565885788864 "|particion|ram:inst74"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address ram.vhd(72) " "VHDL Process Statement warning at ram.vhd(72): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565885788868 "|particion|ram:inst74"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q ram.vhd(13) " "VHDL Process Statement warning at ram.vhd(13): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1565885788870 "|particion|ram:inst74"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] ram.vhd(13) " "Inferred latch for \"Q\[0\]\" at ram.vhd(13)" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885788872 "|particion|ram:inst74"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] ram.vhd(13) " "Inferred latch for \"Q\[1\]\" at ram.vhd(13)" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885788872 "|particion|ram:inst74"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] ram.vhd(13) " "Inferred latch for \"Q\[2\]\" at ram.vhd(13)" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885788872 "|particion|ram:inst74"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] ram.vhd(13) " "Inferred latch for \"Q\[3\]\" at ram.vhd(13)" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885788873 "|particion|ram:inst74"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] ram.vhd(13) " "Inferred latch for \"Q\[4\]\" at ram.vhd(13)" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885788873 "|particion|ram:inst74"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] ram.vhd(13) " "Inferred latch for \"Q\[5\]\" at ram.vhd(13)" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885788873 "|particion|ram:inst74"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] ram.vhd(13) " "Inferred latch for \"Q\[6\]\" at ram.vhd(13)" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885788873 "|particion|ram:inst74"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] ram.vhd(13) " "Inferred latch for \"Q\[7\]\" at ram.vhd(13)" {  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885788873 "|particion|ram:inst74"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador8 sumador8:inst71 " "Elaborating entity \"sumador8\" for hierarchy \"sumador8:inst71\"" {  } { { "particion.bdf" "inst71" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 912 1288 1456 992 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885788921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e524 " "Found entity 1: altsyncram_e524" {  } { { "db/altsyncram_e524.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/altsyncram_e524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885793508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885793508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885794620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885794620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885794987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885794987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885795639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885795639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885795849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885795849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885796247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885796247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885796620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885796620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885796705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885796705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885796863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885796863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885796980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885796980 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885798275 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565885798677 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.15.11:16:46 Progress: Loading slddeaa0427/alt_sld_fab_wrapper_hw.tcl " "2019.08.15.11:16:46 Progress: Loading slddeaa0427/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885806110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885815826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885816061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885821571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885821767 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885822037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885822294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885822499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885822925 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565885823969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddeaa0427/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddeaa0427/alt_sld_fab.v" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885824241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885824241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885824322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885824322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885824333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885824333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885824406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885824406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885824491 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885824491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885824491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/db/ip/slddeaa0427/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565885824565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885824565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:inst74\|Q\[6\] " "Latch ram:inst74\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mss:inst47\|enintruso " "Ports D and ENA on the latch are fed by the same signal mss:inst47\|enintruso" {  } { { "mss.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565885830436 ""}  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565885830436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:inst74\|Q\[5\] " "Latch ram:inst74\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mss:inst47\|enintruso " "Ports D and ENA on the latch are fed by the same signal mss:inst47\|enintruso" {  } { { "mss.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565885830436 ""}  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565885830436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:inst74\|Q\[4\] " "Latch ram:inst74\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mss:inst47\|enintruso " "Ports D and ENA on the latch are fed by the same signal mss:inst47\|enintruso" {  } { { "mss.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565885830436 ""}  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565885830436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:inst74\|Q\[3\] " "Latch ram:inst74\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mss:inst47\|enintruso " "Ports D and ENA on the latch are fed by the same signal mss:inst47\|enintruso" {  } { { "mss.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565885830436 ""}  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565885830436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:inst74\|Q\[2\] " "Latch ram:inst74\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mss:inst47\|enintruso " "Ports D and ENA on the latch are fed by the same signal mss:inst47\|enintruso" {  } { { "mss.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565885830436 ""}  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565885830436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:inst74\|Q\[1\] " "Latch ram:inst74\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mss:inst47\|enintruso " "Ports D and ENA on the latch are fed by the same signal mss:inst47\|enintruso" {  } { { "mss.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/mss.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565885830436 ""}  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565885830436 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estados\[5\] GND " "Pin \"estados\[5\]\" is stuck at GND" {  } { { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 1160 240 416 1176 "estados\[5..0\]" "" } { 1152 168 240 1169 "estados\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565885830545 "|particion|estados[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fila\[7\] GND " "Pin \"fila\[7\]\" is stuck at GND" {  } { { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 936 1792 1968 952 "fila\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565885830545 "|particion|fila[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fila\[0\] GND " "Pin \"fila\[0\]\" is stuck at GND" {  } { { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 936 1792 1968 952 "fila\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565885830545 "|particion|fila[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565885830545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885831014 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 111 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 111 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1565885836516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565885836610 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565885836610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1485 " "Implemented 1485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565885838141 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565885838141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1401 " "Implemented 1401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565885838141 ""} { "Info" "ICUT_CUT_TM_RAMS" "39 " "Implemented 39 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565885838141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565885838141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565885838407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 11:17:18 2019 " "Processing ended: Thu Aug 15 11:17:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565885838407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565885838407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565885838407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565885838407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565885849668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565885849677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 11:17:20 2019 " "Processing started: Thu Aug 15 11:17:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565885849677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565885849677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alarma_intrusion -c alarma_intrusion " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alarma_intrusion -c alarma_intrusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565885849677 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565885855482 ""}
{ "Info" "0" "" "Project  = alarma_intrusion" {  } {  } 0 0 "Project  = alarma_intrusion" 0 0 "Fitter" 0 0 1565885855582 ""}
{ "Info" "0" "" "Revision = alarma_intrusion" {  } {  } 0 0 "Revision = alarma_intrusion" 0 0 "Fitter" 0 0 1565885855612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565885855771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565885855771 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alarma_intrusion EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"alarma_intrusion\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565885856013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565885856256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565885856256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565885859177 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1565885859734 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565885863003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565885863003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565885863003 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1565885863003 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 3715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565885863379 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 3717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565885863379 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 3719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565885863379 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565885863379 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 3723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565885863379 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1565885863379 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565885864092 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565885864539 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1565885868950 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565885868952 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565885868952 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565885868952 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1565885868952 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alarma_intrusion.sdc " "Synopsys Design Constraints File file not found: 'alarma_intrusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1565885869038 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst58\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cnt_up4:inst44\|temp\[1\] CLOCK_DIV_50:inst58\|CLOCK_1Hz " "Register cnt_up4:inst44\|temp\[1\] is being clocked by CLOCK_DIV_50:inst58\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869042 "|particion|CLOCK_DIV_50:inst58|CLOCK_1Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst58\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mss:inst47\|y.s0 CLOCK_DIV_50:inst58\|CLOCK_1KHz " "Register mss:inst47\|y.s0 is being clocked by CLOCK_DIV_50:inst58\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869042 "|particion|CLOCK_DIV_50:inst58|CLOCK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|CLOCK_1KHz clock " "Register CLOCK_DIV_50:inst58\|CLOCK_1KHz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869042 "|particion|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_1Khz_int CLOCK_DIV_50:inst58\|clock_10Khz_int " "Register CLOCK_DIV_50:inst58\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869043 "|particion|CLOCK_DIV_50:inst58|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_10Khz_int CLOCK_DIV_50:inst58\|clock_100Khz_int " "Register CLOCK_DIV_50:inst58\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869043 "|particion|CLOCK_DIV_50:inst58|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst58\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_100Khz_int CLOCK_DIV_50:inst58\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst58\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869043 "|particion|CLOCK_DIV_50:inst58|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_10hz_int " "Node: CLOCK_DIV_50:inst58\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_1hz_int CLOCK_DIV_50:inst58\|clock_10hz_int " "Register CLOCK_DIV_50:inst58\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869043 "|particion|CLOCK_DIV_50:inst58|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_100hz_int " "Node: CLOCK_DIV_50:inst58\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_10hz_int CLOCK_DIV_50:inst58\|clock_100hz_int " "Register CLOCK_DIV_50:inst58\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869043 "|particion|CLOCK_DIV_50:inst58|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_100hz_int CLOCK_DIV_50:inst58\|clock_1Khz_int " "Register CLOCK_DIV_50:inst58\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869043 "|particion|CLOCK_DIV_50:inst58|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mss:inst47\|y.s14 " "Node: mss:inst47\|y.s14 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram:inst74\|Q\[5\] mss:inst47\|y.s14 " "Latch ram:inst74\|Q\[5\] is being clocked by mss:inst47\|y.s14" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885869043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565885869043 "|particion|mss:inst47|y.s14"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565885869090 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565885869090 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1565885869090 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1565885869090 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565885869090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565885869090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565885869090 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1565885869090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 264 -768 -600 280 "clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst58\|CLOCK_1KHz  " "Automatically promoted node CLOCK_DIV_50:inst58\|CLOCK_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst58\|CLOCK_1Hz  " "Automatically promoted node CLOCK_DIV_50:inst58\|CLOCK_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:inst74\|Q\[7\]~8  " "Automatically promoted node ram:inst74\|Q\[7\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "ram.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ram.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst58\|clock_100hz_int  " "Automatically promoted node CLOCK_DIV_50:inst58\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst58\|clock_100hz_int~0 " "Destination node CLOCK_DIV_50:inst58\|clock_100hz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst58\|clock_100Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst58\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst58\|clock_100Khz_int~0 " "Destination node CLOCK_DIV_50:inst58\|clock_100Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst58\|clock_10hz_int  " "Automatically promoted node CLOCK_DIV_50:inst58\|clock_10hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst58\|clock_10hz_int~0 " "Destination node CLOCK_DIV_50:inst58\|clock_10hz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst58\|clock_10Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst58\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst58\|clock_10Khz_int~0 " "Destination node CLOCK_DIV_50:inst58\|clock_10Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst58\|clock_1Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst58\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst58\|CLOCK_1KHz " "Destination node CLOCK_DIV_50:inst58\|CLOCK_1KHz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565885869617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst58\|clock_1Khz_int~0 " "Destination node CLOCK_DIV_50:inst58\|clock_1Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst58\|clock_1Mhz_int  " "Automatically promoted node CLOCK_DIV_50:inst58\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565885869617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 2753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565885869617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 1410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565885869617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565885869617 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 2009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANTIREBOTE:inst65\|PB_SIN_REBOTE  " "Automatically promoted node ANTIREBOTE:inst65\|PB_SIN_REBOTE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565885869633 ""}  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/ANTIREBOTE.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565885869633 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565885870472 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565885870472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565885870472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565885870482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565885870482 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565885870492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565885870492 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565885870492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565885870553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1565885870561 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565885870561 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565885870947 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1565885871311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565885873404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565885873959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565885874243 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565885875208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565885875208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565885875759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565885877307 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565885877307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565885877591 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1565885877591 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565885877591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565885877594 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565885877963 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565885878009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565885879038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565885879040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565885880261 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565885881092 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565885881634 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 Cyclone IV E " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "filas\[2\] 3.3-V LVTTL D9 " "Pin filas\[2\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filas[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "filas\[2\]" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -368 -192 -24 -352 "filas" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "filas\[1\] 3.3-V LVTTL E11 " "Pin filas\[1\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filas[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "filas\[1\]" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -368 -192 -24 -352 "filas" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "filas\[3\] 3.3-V LVTTL C9 " "Pin filas\[3\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filas[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "filas\[3\]" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -368 -192 -24 -352 "filas" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "filas\[0\] 3.3-V LVTTL E10 " "Pin filas\[0\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { filas[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "filas\[0\]" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -368 -192 -24 -352 "filas" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVTTL R8 " "Pin clock uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 264 -768 -600 280 "clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sp_n 3.3-V LVTTL P14 " "Pin sp_n uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sp_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sp_n" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { 32 -808 -640 48 "sp_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstn_n 3.3-V LVTTL J14 " "Pin rstn_n uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rstn_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rstn_n" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -288 -808 -640 -272 "rstn_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s2_n 3.3-V LVTTL L13 " "Pin s2_n uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s2_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_n" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -128 -808 -640 -112 "s2_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s3_n 3.3-V LVTTL N15 " "Pin s3_n uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s3_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_n" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -48 -808 -640 -32 "s3_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s1_n 3.3-V LVTTL N14 " "Pin s1_n uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s1_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_n" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -208 -808 -640 -192 "s1_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_n 3.3-V LVTTL J13 " "Pin start_n uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { start_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_n" } } } } { "particion.bdf" "" { Schematic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/particion.bdf" { { -368 -808 -640 -352 "start_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1565885881729 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1565885881729 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/output_files/alarma_intrusion.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/output_files/alarma_intrusion.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565885882162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5538 " "Peak virtual memory: 5538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565885884079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 11:18:04 2019 " "Processing ended: Thu Aug 15 11:18:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565885884079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565885884079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565885884079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565885884079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565885889664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565885889671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 11:18:09 2019 " "Processing started: Thu Aug 15 11:18:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565885889671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565885889671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alarma_intrusion -c alarma_intrusion " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alarma_intrusion -c alarma_intrusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565885889671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1565885890271 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1565885893507 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565885893707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565885894446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 11:18:14 2019 " "Processing ended: Thu Aug 15 11:18:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565885894446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565885894446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565885894446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565885894446 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565885895586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565885897331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565885897338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 11:18:16 2019 " "Processing started: Thu Aug 15 11:18:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565885897338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565885897338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alarma_intrusion -c alarma_intrusion " "Command: quartus_sta alarma_intrusion -c alarma_intrusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565885897338 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1565885897955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1565885898474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1565885898474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885898521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885898521 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1565885898768 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565885898822 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565885898822 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565885898822 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1565885898822 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alarma_intrusion.sdc " "Synopsys Design Constraints File file not found: 'alarma_intrusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1565885898822 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst58\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cnt_up4:inst44\|temp\[1\] CLOCK_DIV_50:inst58\|CLOCK_1Hz " "Register cnt_up4:inst44\|temp\[1\] is being clocked by CLOCK_DIV_50:inst58\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|CLOCK_DIV_50:inst58|CLOCK_1Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst58\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mss:inst47\|y.s11 CLOCK_DIV_50:inst58\|CLOCK_1KHz " "Register mss:inst47\|y.s11 is being clocked by CLOCK_DIV_50:inst58\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|CLOCK_DIV_50:inst58|CLOCK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|CLOCK_1KHz clock " "Register CLOCK_DIV_50:inst58\|CLOCK_1KHz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_1Khz_int CLOCK_DIV_50:inst58\|clock_10Khz_int " "Register CLOCK_DIV_50:inst58\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|CLOCK_DIV_50:inst58|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_10Khz_int CLOCK_DIV_50:inst58\|clock_100Khz_int " "Register CLOCK_DIV_50:inst58\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|CLOCK_DIV_50:inst58|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst58\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_100Khz_int CLOCK_DIV_50:inst58\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst58\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|CLOCK_DIV_50:inst58|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_10hz_int " "Node: CLOCK_DIV_50:inst58\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_1hz_int CLOCK_DIV_50:inst58\|clock_10hz_int " "Register CLOCK_DIV_50:inst58\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|CLOCK_DIV_50:inst58|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_100hz_int " "Node: CLOCK_DIV_50:inst58\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_10hz_int CLOCK_DIV_50:inst58\|clock_100hz_int " "Register CLOCK_DIV_50:inst58\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|CLOCK_DIV_50:inst58|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_100hz_int CLOCK_DIV_50:inst58\|clock_1Khz_int " "Register CLOCK_DIV_50:inst58\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|CLOCK_DIV_50:inst58|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mss:inst47\|y.s14 " "Node: mss:inst47\|y.s14 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram:inst74\|Q\[5\] mss:inst47\|y.s14 " "Latch ram:inst74\|Q\[5\] is being clocked by mss:inst47\|y.s14" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885898837 "|particion|mss:inst47|y.s14"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565885898837 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565885898837 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1565885898837 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565885898837 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565885898954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.153 " "Worst-case setup slack is 45.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.153               0.000 altera_reserved_tck  " "   45.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885899169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885899307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.313 " "Worst-case recovery slack is 96.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.313               0.000 altera_reserved_tck  " "   96.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885899392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.885 " "Worst-case removal slack is 0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 altera_reserved_tck  " "    0.885               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885899392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.582 " "Worst-case minimum pulse width slack is 49.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.582               0.000 altera_reserved_tck  " "   49.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885899408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885899408 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885899828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885899828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885899828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885899828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.910 ns " "Worst Case Available Settling Time: 342.910 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885899828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885899828 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565885899828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565885899844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565885899982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565885902823 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst58\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cnt_up4:inst44\|temp\[1\] CLOCK_DIV_50:inst58\|CLOCK_1Hz " "Register cnt_up4:inst44\|temp\[1\] is being clocked by CLOCK_DIV_50:inst58\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|CLOCK_DIV_50:inst58|CLOCK_1Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst58\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mss:inst47\|y.s11 CLOCK_DIV_50:inst58\|CLOCK_1KHz " "Register mss:inst47\|y.s11 is being clocked by CLOCK_DIV_50:inst58\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|CLOCK_DIV_50:inst58|CLOCK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|CLOCK_1KHz clock " "Register CLOCK_DIV_50:inst58\|CLOCK_1KHz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_1Khz_int CLOCK_DIV_50:inst58\|clock_10Khz_int " "Register CLOCK_DIV_50:inst58\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|CLOCK_DIV_50:inst58|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_10Khz_int CLOCK_DIV_50:inst58\|clock_100Khz_int " "Register CLOCK_DIV_50:inst58\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|CLOCK_DIV_50:inst58|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst58\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_100Khz_int CLOCK_DIV_50:inst58\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst58\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|CLOCK_DIV_50:inst58|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_10hz_int " "Node: CLOCK_DIV_50:inst58\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_1hz_int CLOCK_DIV_50:inst58\|clock_10hz_int " "Register CLOCK_DIV_50:inst58\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|CLOCK_DIV_50:inst58|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_100hz_int " "Node: CLOCK_DIV_50:inst58\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_10hz_int CLOCK_DIV_50:inst58\|clock_100hz_int " "Register CLOCK_DIV_50:inst58\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|CLOCK_DIV_50:inst58|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_100hz_int CLOCK_DIV_50:inst58\|clock_1Khz_int " "Register CLOCK_DIV_50:inst58\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|CLOCK_DIV_50:inst58|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mss:inst47\|y.s14 " "Node: mss:inst47\|y.s14 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram:inst74\|Q\[5\] mss:inst47\|y.s14 " "Latch ram:inst74\|Q\[5\] is being clocked by mss:inst47\|y.s14" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885902886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885902886 "|particion|mss:inst47|y.s14"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565885902902 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565885902902 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1565885902902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.735 " "Worst-case setup slack is 45.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.735               0.000 altera_reserved_tck  " "   45.735               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885902917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885902933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.736 " "Worst-case recovery slack is 96.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.736               0.000 altera_reserved_tck  " "   96.736               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885902933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885902948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.551 " "Worst-case minimum pulse width slack is 49.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.551               0.000 altera_reserved_tck  " "   49.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885902948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885902948 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.713 ns " "Worst Case Available Settling Time: 343.713 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903011 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565885903011 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565885903042 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|CLOCK_1Hz " "Node: CLOCK_DIV_50:inst58\|CLOCK_1Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cnt_up4:inst44\|temp\[1\] CLOCK_DIV_50:inst58\|CLOCK_1Hz " "Register cnt_up4:inst44\|temp\[1\] is being clocked by CLOCK_DIV_50:inst58\|CLOCK_1Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|CLOCK_DIV_50:inst58|CLOCK_1Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst58\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mss:inst47\|y.s11 CLOCK_DIV_50:inst58\|CLOCK_1KHz " "Register mss:inst47\|y.s11 is being clocked by CLOCK_DIV_50:inst58\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|CLOCK_DIV_50:inst58|CLOCK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|CLOCK_1KHz clock " "Register CLOCK_DIV_50:inst58\|CLOCK_1KHz is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_1Khz_int CLOCK_DIV_50:inst58\|clock_10Khz_int " "Register CLOCK_DIV_50:inst58\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|CLOCK_DIV_50:inst58|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_10Khz_int CLOCK_DIV_50:inst58\|clock_100Khz_int " "Register CLOCK_DIV_50:inst58\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|CLOCK_DIV_50:inst58|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst58\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_100Khz_int CLOCK_DIV_50:inst58\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst58\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst58\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|CLOCK_DIV_50:inst58|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_10hz_int " "Node: CLOCK_DIV_50:inst58\|clock_10hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_1hz_int CLOCK_DIV_50:inst58\|clock_10hz_int " "Register CLOCK_DIV_50:inst58\|clock_1hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_10hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|CLOCK_DIV_50:inst58|clock_10hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_100hz_int " "Node: CLOCK_DIV_50:inst58\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_10hz_int CLOCK_DIV_50:inst58\|clock_100hz_int " "Register CLOCK_DIV_50:inst58\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|CLOCK_DIV_50:inst58|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst58\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst58\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst58\|clock_100hz_int CLOCK_DIV_50:inst58\|clock_1Khz_int " "Register CLOCK_DIV_50:inst58\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst58\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|CLOCK_DIV_50:inst58|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mss:inst47\|y.s14 " "Node: mss:inst47\|y.s14 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ram:inst74\|Q\[5\] mss:inst47\|y.s14 " "Latch ram:inst74\|Q\[5\] is being clocked by mss:inst47\|y.s14" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565885903120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565885903120 "|particion|mss:inst47|y.s14"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565885903136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565885903136 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1565885903136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.405 " "Worst-case setup slack is 47.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.405               0.000 altera_reserved_tck  " "   47.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885903136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885903151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.807 " "Worst-case recovery slack is 97.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.807               0.000 altera_reserved_tck  " "   97.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885903167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885903167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.470 " "Worst-case minimum pulse width slack is 49.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.470               0.000 altera_reserved_tck  " "   49.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565885903183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565885903183 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.238 ns " "Worst Case Available Settling Time: 346.238 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565885903245 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565885903245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565885903698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565885903698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565885904792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 11:18:24 2019 " "Processing ended: Thu Aug 15 11:18:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565885904792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565885904792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565885904792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565885904792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1565885907760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565885907775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 11:18:27 2019 " "Processing started: Thu Aug 15 11:18:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565885907775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565885907775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alarma_intrusion -c alarma_intrusion " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alarma_intrusion -c alarma_intrusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565885907775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1565885908525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alarma_intrusion_6_1200mv_85c_slow.vho C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/ simulation " "Generated file alarma_intrusion_6_1200mv_85c_slow.vho in folder \"C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565885910044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alarma_intrusion_6_1200mv_0c_slow.vho C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/ simulation " "Generated file alarma_intrusion_6_1200mv_0c_slow.vho in folder \"C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565885910216 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alarma_intrusion_min_1200mv_0c_fast.vho C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/ simulation " "Generated file alarma_intrusion_min_1200mv_0c_fast.vho in folder \"C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565885910388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alarma_intrusion.vho C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/ simulation " "Generated file alarma_intrusion.vho in folder \"C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565885910544 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alarma_intrusion_6_1200mv_85c_vhd_slow.sdo C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/ simulation " "Generated file alarma_intrusion_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565885911122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alarma_intrusion_6_1200mv_0c_vhd_slow.sdo C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/ simulation " "Generated file alarma_intrusion_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565885911481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alarma_intrusion_min_1200mv_0c_vhd_fast.sdo C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/ simulation " "Generated file alarma_intrusion_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565885911825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alarma_intrusion_vhd.sdo C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/ simulation " "Generated file alarma_intrusion_vhd.sdo in folder \"C:/Users/User/Desktop/Proyecto_Santillan_Montaje/Proyecto_Santillan_Montaje/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565885912169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565885913465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 11:18:33 2019 " "Processing ended: Thu Aug 15 11:18:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565885913465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565885913465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565885913465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565885913465 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565885914121 ""}
