// Seed: 3869294172
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6
);
  module_0 modCall_1 ();
  wire [1 'b0 : 1 'b0] id_8;
  logic id_9 = id_9;
  always_latch @(1, posedge id_8) begin : LABEL_0
    id_1 = -1'd0;
  end
  wire id_10;
endmodule
module module_2 (
    output wire id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    output wand id_7,
    output supply1 id_8,
    input wor id_9,
    input tri1 id_10,
    output tri1 id_11,
    input supply0 id_12,
    input tri1 id_13,
    output wor id_14,
    input supply0 id_15,
    input tri0 id_16,
    output supply0 id_17,
    output wire id_18,
    input tri0 id_19
);
  wire [1 : 1  +  1] id_21;
  module_0 modCall_1 ();
  assign id_3 = -1 - id_5;
  wire id_22;
endmodule
