\hypertarget{union_p_o_r_t___o_u_t_c_l_r___type}{}\doxysection{PORT\+\_\+\+OUTCLR\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___o_u_t_c_l_r___type}\index{PORT\_OUTCLR\_Type@{PORT\_OUTCLR\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___o_u_t_c_l_r___type_a6222f60d17303b0aa4dcf7b62c0e8549}{OUTCLR}}:32\\
\} \mbox{\hyperlink{union_p_o_r_t___o_u_t_c_l_r___type_a688e8549fbe8e8bb91b6d30f9e6d74e4}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___o_u_t_c_l_r___type_a1ed1eeae9c749b110a66e0adb8235519}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___o_u_t_c_l_r___type_a688e8549fbe8e8bb91b6d30f9e6d74e4}\label{union_p_o_r_t___o_u_t_c_l_r___type_a688e8549fbe8e8bb91b6d30f9e6d74e4}} 
\index{PORT\_OUTCLR\_Type@{PORT\_OUTCLR\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_OUTCLR\_Type@{PORT\_OUTCLR\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+OUTCLR\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___o_u_t_c_l_r___type_a6222f60d17303b0aa4dcf7b62c0e8549}\label{union_p_o_r_t___o_u_t_c_l_r___type_a6222f60d17303b0aa4dcf7b62c0e8549}} 
\index{PORT\_OUTCLR\_Type@{PORT\_OUTCLR\_Type}!OUTCLR@{OUTCLR}}
\index{OUTCLR@{OUTCLR}!PORT\_OUTCLR\_Type@{PORT\_OUTCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OUTCLR}{OUTCLR}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+OUTCLR\+\_\+\+Type\+::\+OUTCLR}

bit\+: 0..31 \mbox{\hyperlink{struct_port}{Port}} Data Output Value Clear ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___o_u_t_c_l_r___type_a1ed1eeae9c749b110a66e0adb8235519}\label{union_p_o_r_t___o_u_t_c_l_r___type_a1ed1eeae9c749b110a66e0adb8235519}} 
\index{PORT\_OUTCLR\_Type@{PORT\_OUTCLR\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_OUTCLR\_Type@{PORT\_OUTCLR\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+OUTCLR\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
