

================================================================
== Vitis HLS Report for 'detect_and_recognize'
================================================================
* Date:           Mon May  5 05:08:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_design_output
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.125 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_146_1  |        ?|        ?|         ?|          -|          -|  0 ~ 600|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul3 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%blob_prefix_sum_0 = alloca i32 1"   --->   Operation 10 'alloca' 'blob_prefix_sum_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_loc = alloca i64 1"   --->   Operation 11 'alloca' 'x_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln30 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [src/hls_wrapper.cpp:30]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_0, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frame_0"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_1, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frame_1"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_2, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frame_2"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_3, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frame_3"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_4, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frame_4"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_5, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frame_5"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_6, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frame_6"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_7, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frame_7"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %result"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result, void @empty_9, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_7, void @empty_6, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result, void @empty_5, i32 4294967295, i32 4294967295, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_7, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %blob_prefix_sum_0"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln146 = store i10 0, i10 %y" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 34 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %phi_mul3"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln146 = br void %VITIS_LOOP_147_2.i" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 36 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul3_load = load i16 %phi_mul3" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 37 'load' 'phi_mul3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @detect_and_recognize_Pipeline_VITIS_LOOP_147_2, i16 %phi_mul3_load, i8 %frame_0, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i10 %x_loc" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 38 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 39 [1/2] (3.17ns)   --->   "%targetBlock = call i1 @detect_and_recognize_Pipeline_VITIS_LOOP_147_2, i16 %phi_mul3_load, i8 %frame_0, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i10 %x_loc" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 39 'call' 'targetBlock' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 5.93>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%y_1 = load i10 %y" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 40 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.07ns)   --->   "%add_ln146_1 = add i16 %phi_mul3_load, i16 100" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 41 'add' 'add_ln146_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 600, i64 300" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 43 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln146 = add i10 %y_1, i10 1" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 44 'add' 'add_ln146' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%x_loc_load = load i10 %x_loc"   --->   Operation 45 'load' 'x_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln146 = br i1 %targetBlock, void %if.then.i, void %cleanup.i" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 46 'br' 'br_ln146' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 47 [2/2] (5.93ns)   --->   "%blob_prefix_sum = call i32 @flood_fill, i8 %frame_0, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i10 %x_loc_load, i10 %y_1" [src/hls_detector.cpp:149->src/hls_wrapper.cpp:42]   --->   Operation 47 'call' 'blob_prefix_sum' <Predicate = (!targetBlock)> <Delay = 5.93> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.11>
ST_5 : Operation 48 [1/2] (3.53ns)   --->   "%blob_prefix_sum = call i32 @flood_fill, i8 %frame_0, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i10 %x_loc_load, i10 %y_1" [src/hls_detector.cpp:149->src/hls_wrapper.cpp:42]   --->   Operation 48 'call' 'blob_prefix_sum' <Predicate = (!targetBlock)> <Delay = 3.53> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln149 = store i32 %blob_prefix_sum, i32 %blob_prefix_sum_0" [src/hls_detector.cpp:149->src/hls_wrapper.cpp:42]   --->   Operation 49 'store' 'store_ln149' <Predicate = (!targetBlock)> <Delay = 1.58>
ST_5 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln150 = br void %cleanup.i" [src/hls_detector.cpp:150->src/hls_wrapper.cpp:42]   --->   Operation 50 'br' 'br_ln150' <Predicate = (!targetBlock)> <Delay = 1.58>
ST_5 : Operation 51 [1/1] (1.73ns)   --->   "%icmp_ln146 = icmp_ult  i10 %add_ln146, i10 600" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 51 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln146 = store i10 %add_ln146, i10 %y" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 52 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln146 = store i16 %add_ln146_1, i16 %phi_mul3" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 53 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.23>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i)   --->   "%cleanup_dest_slot_0_i = phi i1 0, void %if.then.i, i1 1, void %VITIS_LOOP_147_2.i"   --->   Operation 54 'phi' 'cleanup_dest_slot_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i = and i1 %cleanup_dest_slot_0_i, i1 %icmp_ln146" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 55 'and' 'or_cond_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %or_cond_i, void %_Z12detect_framePA800_7ap_uintILi8EER10BlobOutput.exit, void %VITIS_LOOP_147_2.i" [src/hls_detector.cpp:146->src/hls_wrapper.cpp:42]   --->   Operation 56 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%blob_prefix_sum_0_load = load i32 %blob_prefix_sum_0" [src/hls_wrapper.cpp:43]   --->   Operation 57 'load' 'blob_prefix_sum_0_load' <Predicate = (!or_cond_i)> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (4.25ns)   --->   "%call_ret = call i7 @recognize_character, i32 %blob_prefix_sum_0_load, i9 %char_prefix_sums, i7 %prefix_sum_to_char" [src/hls_wrapper.cpp:43]   --->   Operation 58 'call' 'call_ret' <Predicate = (!or_cond_i)> <Delay = 4.25> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 5.02>
ST_7 : Operation 59 [1/2] (4.02ns)   --->   "%call_ret = call i7 @recognize_character, i32 %blob_prefix_sum_0_load, i9 %char_prefix_sums, i7 %prefix_sum_to_char" [src/hls_wrapper.cpp:43]   --->   Operation 59 'call' 'call_ret' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i7 %call_ret" [src/hls_wrapper.cpp:43]   --->   Operation 60 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %result, i8 %zext_ln43" [src/hls_wrapper.cpp:43]   --->   Operation 61 'write' 'write_ln43' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [src/hls_wrapper.cpp:44]   --->   Operation 62 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('blob_prefix_sum_0') [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'blob_prefix_sum_0' [37]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.176ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock', src/hls_detector.cpp:146->src/hls_wrapper.cpp:42) to 'detect_and_recognize_Pipeline_VITIS_LOOP_147_2' [48]  (3.176 ns)

 <State 4>: 5.935ns
The critical path consists of the following:
	'load' operation 10 bit ('y', src/hls_detector.cpp:146->src/hls_wrapper.cpp:42) on local variable 'y', src/hls_detector.cpp:146->src/hls_wrapper.cpp:42 [43]  (0.000 ns)
	'call' operation 32 bit ('blob.prefix_sum', src/hls_detector.cpp:149->src/hls_wrapper.cpp:42) to 'flood_fill' [52]  (5.935 ns)

 <State 5>: 5.118ns
The critical path consists of the following:
	'call' operation 32 bit ('blob.prefix_sum', src/hls_detector.cpp:149->src/hls_wrapper.cpp:42) to 'flood_fill' [52]  (3.530 ns)
	'store' operation 0 bit ('store_ln149', src/hls_detector.cpp:149->src/hls_wrapper.cpp:42) of variable 'blob.prefix_sum', src/hls_detector.cpp:149->src/hls_wrapper.cpp:42 on local variable 'blob_prefix_sum_0' [53]  (1.588 ns)

 <State 6>: 5.237ns
The critical path consists of the following:
	'phi' operation 1 bit ('cleanup_dest_slot_0_i') [56]  (0.000 ns)
	'and' operation 1 bit ('or_cond_i', src/hls_detector.cpp:146->src/hls_wrapper.cpp:42) [58]  (0.978 ns)
	'call' operation 7 bit ('call_ret', src/hls_wrapper.cpp:43) to 'recognize_character' [64]  (4.259 ns)

 <State 7>: 5.029ns
The critical path consists of the following:
	'call' operation 7 bit ('call_ret', src/hls_wrapper.cpp:43) to 'recognize_character' [64]  (4.029 ns)
	s_axi write operation ('write_ln43', src/hls_wrapper.cpp:43) on port 'result' (src/hls_wrapper.cpp:43) [66]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
