{"vcs1":{"timestamp_begin":1701284626.253298019, "rt":0.68, "ut":0.30, "st":0.29}}
{"vcselab":{"timestamp_begin":1701284627.021874078, "rt":0.85, "ut":0.55, "st":0.26}}
{"link":{"timestamp_begin":1701284627.927872281, "rt":0.55, "ut":0.18, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701284625.495576234}
{"VCS_COMP_START_TIME": 1701284625.495576234}
{"VCS_COMP_END_TIME": 1701284629.317209455}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 336968}}
{"stitch_vcselab": {"peak_mem": 222604}}
