<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us" data-whc_version="24.1">
    <head><link rel="shortcut icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><link rel="icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="description" content="The following topics describe how to implement the design. Note:   Libero uses multiple cores automatically. For this reason, Libero does not provide options for setting multi-cores manually. The ..."/><meta name="copyright" content="(C) Copyright 2023"/><meta name="generator" content="DITA-OT"/><title>3.6 Implementing Designs</title><!--  Generated with Oxygen version 24.1, build number 2022062014.  --><meta name="wh-path2root" content=""/><meta name="wh-toc-id" content="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198-d10733e2100"/><meta name="wh-source-relpath" content="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.xml"/><meta name="wh-out-relpath" content="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html"/>
    <!-- Latest compiled and minified Bootstrap CSS -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/lib/bootstrap/css/bootstrap.min.css"/>
    
    <link rel="stylesheet" href="./oxygen-webhelp/lib/jquery-ui/jquery-ui.min.css"/>
    
    <!-- Template default styles  -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/app/topic-page.css?buildId=2022062014"/>
    
    
    <script src="./oxygen-webhelp/lib/jquery/jquery-3.5.1.min.js"></script>
    
    <script data-main="./oxygen-webhelp/app/topic-page.js" src="./oxygen-webhelp/lib/requirejs/require.js"></script>
<link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/microchip.css?buildId=2022062014"/><link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/notes.css?buildId=2022062014"/>
<script src="mchp-context-help.js"></script>
<link href="https://fonts.googleapis.com/css?family=Open+Sans:400,600,300" rel="stylesheet" type="text/css"/>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML" async="" type="text/javascript"></script>
</head>

    <body class="wh_topic_page frmBody">
        <a href="#wh_topic_body" class="sr-only sr-only-focusable">
            Jump to main content
        </a>
        
        
        
        
        <header class="navbar navbar-default wh_header">
    <div class="container-fluid">
        <div class="wh_header_flex_container navbar-nav navbar-expand-md navbar-dark">
            <div class="wh_logo_and_publication_title_container">
                <div class="wh_logo_and_publication_title">
                    
                    <a href="index.html" class=" wh_logo d-none d-sm-block "><img src="oxygen-webhelp\template\resources/images/microchip.png" alt="Libero SoC Design Suite Help Documentation v2023.1"/></a>
                    <div class=" wh_publication_title "><a href="index.html">Libero SoC Design Suite Help Documentation v2023.1</a></div>
                    
                </div>
                
                
            </div>

            <div class="wh_top_menu_and_indexterms_link collapse navbar-collapse" id="wh_top_menu_and_indexterms_link">
                
                
                
                
            </div>
        </div>
    </div>
</header>
        
        
         
        
        <div class=" wh_search_input navbar-form wh_topic_page_search search " role="form">
            
            
            
            <form id="searchForm" method="get" role="search" action="search.html"><div><input type="search" placeholder="Search " class="wh_search_textfield" id="textToSearch" name="searchQuery" aria-label="Search query" required="required"/><button type="submit" class="wh_search_button" aria-label="Search"><span class="search_input_text">Search</span></button></div></form>
            
            <div class="mchp-color-stripe-grid-container">
  <div class="mchp-main-bar mchp-orange-bar"></div>
  <div class="mchp-main-bar mchp-blue-bar"></div>
  <div class="mchp-main-bar mchp-green-bar"></div>
</div>
            
        </div>
        
        <div class="container-fluid" id="wh_topic_container">
            <div class="row">

                <nav class="wh_tools d-print-none navbar-expand-md" aria-label="Tools">
                    
                    <div data-tooltip-position="bottom" class=" wh_breadcrumb "><ol class="d-print-none"><li><span class="home"><a href="index.html"><span>Home</span></a></span></li><li><div class="topicref"><div class="title"><a href="GUID-D3BE74A4-8846-442A-9F67-834757001FE2.html#GUID-D3BE74A4-8846-442A-9F67-834757001FE2"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
Design Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Flow </p></div></div></div></li><li class="active"><div class="topicref" data-id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198"><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6</ph>
Implementing Designs</a></div></div></li></ol></div>
                    
                    
                    
                    <div class="wh_right_tools">
                        <button class="wh_hide_highlight" aria-label="Toggle search highlights" title="Toggle search highlights"></button>
                        <button class="webhelp_expand_collapse_sections" data-next-state="collapsed" aria-label="Collapse sections" title="Collapse sections"></button>
                        
                        
                        
                        
                        <div class=" wh_print_link print d-none d-md-inline-block "><button onClick="window.print()" title="Print this page" aria-label="Print this page"></button></div>
                        
                        <button type="button" id="wh_toc_button" class="custom-toggler navbar-toggler collapsed wh_toggle_button navbar-light" aria-expanded="false" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc">
                            <span class="navbar-toggler-icon"></span>
                        </button>
                    </div>
                    
                </nav>
            </div>
            
            <div class="row" style="margin-top: -1em;"><div class="col-lg-7 col-md-7 col-sm-12 offset-lg-3 offset-md-3 text-right border-bottom mb-1"><h2 class="text-dark">v2023.1</h2></div></div>
            
            
            <div class="wh_content_area">
                <div class="row">
                    
                        <nav id="wh_publication_toc" class="col-lg-3 col-md-3 col-sm-12 d-md-block d-none d-print-none" aria-label="Table of Contents Container">
                            <div id="wh_publication_toc_content">
		                        
                            	<div class=" wh_publication_toc " data-tooltip-position="right"><span class="expand-button-action-labels"><span id="button-expand-action" role="button" aria-label="Expand"></span><span id="button-collapse-action" role="button" aria-label="Collapse"></span><span id="button-pending-action" role="button" aria-label="Pending"></span></span><ul role="tree" aria-label="Table of Contents"><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e11" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e11-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-46C62B2B-C0F5-4745-A239-30359ACE975F.html#GUID-46C62B2B-C0F5-4745-A239-30359ACE975F" id="tocId-d10733e11-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1</ph>
What's New in Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information about what is new in Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e32" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e32-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-F4DA9B8C-A57C-4789-9E76-B9414C7CF2BD.html" id="tocId-d10733e32-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">2</ph>
Getting Started with Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information to get you started with Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="true"><div data-tocid="tocId-d10733e980" class="topicref" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action tocId-d10733e980-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D3BE74A4-8846-442A-9F67-834757001FE2.html#GUID-D3BE74A4-8846-442A-9F67-834757001FE2" id="tocId-d10733e980-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
Design Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Flow </p></div></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem"><div data-tocid="GUID-D3BE74A4-8846-442A-9F67-834757001FE2-d10733e984" class="topicref introduction" data-id="GUID-D3BE74A4-8846-442A-9F67-834757001FE2" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-D3BE74A4-8846-442A-9F67-834757001FE2.html#GUID-D3BE74A4-8846-442A-9F67-834757001FE2" id="GUID-D3BE74A4-8846-442A-9F67-834757001FE2-d10733e984-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
Introduction</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97-d10733e992" class="topicref" data-id="GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97-d10733e992-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97.html#GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97" id="GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97-d10733e992-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.1</ph>
Overview</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF-d10733e1118" class="topicref" data-id="GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF-d10733e1118-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF.html#GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF" id="GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF-d10733e1118-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.2</ph>
Managing Licenses</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-F9EBA308-305F-4288-8D09-CB856AA26995-d10733e1174" class="topicref" data-id="GUID-F9EBA308-305F-4288-8D09-CB856AA26995" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-F9EBA308-305F-4288-8D09-CB856AA26995-d10733e1174-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-F9EBA308-305F-4288-8D09-CB856AA26995.html#GUID-F9EBA308-305F-4288-8D09-CB856AA26995" id="GUID-F9EBA308-305F-4288-8D09-CB856AA26995-d10733e1174-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.3</ph>
Getting Started</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC-d10733e1286" class="topicref" data-id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-BA52F539-E830-4341-B5FA-D07408FE99BC-d10733e1286-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-BA52F539-E830-4341-B5FA-D07408FE99BC" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC-d10733e1286-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4</ph>
Creating and Verifying Designs</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44-d10733e1641" class="topicref" data-id="GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44-d10733e1641-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44.html#GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44" id="GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44-d10733e1641-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.5</ph>
Libero SoC Constraint Management</a></div></div></li><li role="treeitem" aria-expanded="true" class="active"><div data-tocid="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198-d10733e2100" class="topicref" data-id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198-d10733e2100-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198" id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198-d10733e2100-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6</ph>
Implementing Designs</a></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF-d10733e2108" class="topicref" data-id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-8945D90E-E71B-44F7-A614-914D39C421CF-d10733e2108-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-8945D90E-E71B-44F7-A614-914D39C421CF" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF-d10733e2108-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.1</ph>
Synthesize</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE-d10733e2172" class="topicref" data-id="GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE-d10733e2172-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE" id="GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE-d10733e2172-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.2</ph>
Verifying Post-Synthesized Designs</a></div></div></li><li role="treeitem"><div data-tocid="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1-d10733e2196" class="topicref" data-id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1" id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1-d10733e2196-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.3</ph>
Compile Netlist</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824-d10733e2204" class="topicref" data-id="GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824-d10733e2204-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824" id="GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824-d10733e2204-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.4</ph>
Configure Flash*Freeze (SmartFusion 2 and IGLOO 2)</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-A3378CFC-90A5-4503-9504-06038D1171E1-d10733e2228" class="topicref" data-id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-A3378CFC-90A5-4503-9504-06038D1171E1-d10733e2228-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-A3378CFC-90A5-4503-9504-06038D1171E1" id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1-d10733e2228-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.5</ph>
Configure Register Lock Bits</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C-d10733e2260" class="topicref" data-id="GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C-d10733e2260-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C" id="GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C-d10733e2260-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.6</ph>
Constraint Flow in Implementation</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59-d10733e2316" class="topicref" data-id="GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59-d10733e2316-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59" id="GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59-d10733e2316-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.7</ph>
Place and Route</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4-d10733e2332" class="topicref" data-id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4-d10733e2332-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4-d10733e2332-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.8</ph>
Multiple Pass Layout Configuration</a></div></div></li><li role="treeitem"><div data-tocid="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB-d10733e2348" class="topicref" data-id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-119974C4-605C-4AC2-92B8-FA7F100532EB" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB-d10733e2348-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.9</ph>
Post Layout Editing of I/O Signal Integrity and Delay Parameters</a><div class="wh-tooltip"><p class="shortdesc">The <strong class="ph b">Edit Post Layout Design</strong> tool in the Design Flow allows you to tune I/O signal integrity parameters and external timing without executing Place and Route again.</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF-d10733e2362" class="topicref" data-id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF-d10733e2362-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF-d10733e2362-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.10</ph>
Resource Usage</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667-d10733e2379" class="topicref" data-id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667-d10733e2379-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667" id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667-d10733e2379-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.11</ph>
Global Net Report</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC-d10733e2451" class="topicref" data-id="GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC-d10733e2451-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC" id="GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC-d10733e2451-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6.12</ph>
Verify Post Layout Implementation</a></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC-d10733e2635" class="topicref" data-id="GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC-d10733e2635-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC.html#GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC" id="GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC-d10733e2635-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.7</ph>
Configure Hardware</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932-d10733e2715" class="topicref" data-id="GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932-d10733e2715-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932.html#GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932" id="GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932-d10733e2715-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.8</ph>
Program Design</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130-d10733e3479" class="topicref" data-id="GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130-d10733e3479-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130.html#GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130" id="GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130-d10733e3479-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.9</ph>
Debug Design</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9-d10733e3528" class="topicref" data-id="GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9-d10733e3528-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9.html#GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9" id="GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9-d10733e3528-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.10</ph>
Handoff Design for Production</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC-d10733e3992" class="topicref" data-id="GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC-d10733e3992-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC.html#GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC" id="GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC-d10733e3992-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.11</ph>
Handoff Design for Firmware Development (SmartFusion 2 and IGLOO 2)</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-99300B62-DD85-49BD-86E4-F8281EA90F74-d10733e4090" class="topicref" data-id="GUID-99300B62-DD85-49BD-86E4-F8281EA90F74" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-99300B62-DD85-49BD-86E4-F8281EA90F74-d10733e4090-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-99300B62-DD85-49BD-86E4-F8281EA90F74.html#GUID-99300B62-DD85-49BD-86E4-F8281EA90F74" id="GUID-99300B62-DD85-49BD-86E4-F8281EA90F74-d10733e4090-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.12</ph>
Handoff Design for Debugging</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD-d10733e4106" class="topicref" data-id="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD-d10733e4106-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD.html#GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD" id="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD-d10733e4106-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.13</ph>
References</a></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4478" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4478-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F4D2E9B-B8E9-4C1D-A95F-38595DAAC69F.html" id="tocId-d10733e4478-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">4</ph>
Block Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Block Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4796" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4796-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D6C8FB9D-ADD4-4049-80BA-384419E2D7BE.html" id="tocId-d10733e4796-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">5</ph>
SmartDesign</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartDesign</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5234" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5234-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D94007C1-0B6E-4334-ADEB-CFEBF4720193.html" id="tocId-d10733e5234-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">6</ph>
Netlist Viewer</a><div class="wh-tooltip"><p class="shortdesc">Information about Netlist Viewer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5743" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5743-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E78D5FFC-5EE9-4357-B323-0C2542D77E05.html" id="tocId-d10733e5743-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">7</ph>
I/O Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about I/O Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e6741" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e6741-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE.html#GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE" id="tocId-d10733e6741-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">8</ph>
PDC Commands</a><div class="wh-tooltip"><p class="shortdesc">Information about PDC commands for all families</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e7290" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e7290-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F.html#GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F" id="tocId-d10733e7290-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">9</ph>
Chip Planner</a><div class="wh-tooltip"><p class="shortdesc">Information about Chip Planner </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8143-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015.html#GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015" id="tocId-d10733e8143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">10</ph>
Timing Constraints Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about Timing Constraints Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8501" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8501-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3.html#GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3" id="tocId-d10733e8501-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">11</ph>
SmartTime Static Timing Analyzer</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartTime Static Timing Analyzer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e9939" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e9939-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-9A0E67E1-13F5-4140-92B6-4829C11F6991.html" id="tocId-d10733e9939-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">12</ph>
SmartPower</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartPower</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e10983" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e10983-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E29B8E54-4CD2-4854-A63B-1B18D4B17A0D.html" id="tocId-d10733e10983-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13</ph>
Programming and Debugging</a><div class="wh-tooltip"><p class="shortdesc">Information about Programming and Debugging </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e15005" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e15005-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-FCAAF92F-8261-4ED7-B44E-A8742CEA0859.html" id="tocId-d10733e15005-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">14</ph>
Macro Library</a><div class="wh-tooltip"><p class="shortdesc">Information about Macro Library for SmartFusion2, IGLOO2 and
				PolarFire</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e17747" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e17747-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-81D89143-7721-417B-9A7C-FE911F855C5E.html" id="tocId-d10733e17747-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">15</ph>
Custom Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Custom Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18292" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18292-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D.html#GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D" id="tocId-d10733e18292-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16</ph>
Design Separation Methodology</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Separation Methodology</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18550" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18550-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-06F3E474-1157-44B5-ACBB-4A9562D2DF70.html" id="tocId-d10733e18550-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">17</ph>
Microchip Separation Verification Tool</a><div class="wh-tooltip"><p class="shortdesc">Information about Microchip Separation Verification Tool </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18729" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18729-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F.html" id="tocId-d10733e18729-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18</ph>
PolarFire SoC Microcontroller Subsystem (MSS)</a><div class="wh-tooltip"><p class="shortdesc">Information about PolarFire SoC Microcontroller Subsystem (MSS) </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e19158" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e19158-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28.html" id="tocId-d10733e19158-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">19</ph>
Tcl Command Reference</a><div class="wh-tooltip"><p class="shortdesc">Information about Tcl Command Reference </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25143-link" class="wh-expand-btn"></span><div class="title"><a href="Chunk1489019750.html#Chunk1489019750" id="tocId-d10733e25143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">20</ph>
Download the Libero SoC Design Suite documentation</a><div class="wh-tooltip"><p class="shortdesc">Information to help you download the Libero SoC Design Suite
				documentation</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25203" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25203-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-B0F8792A-2285-4431-ADB6-3EB1A9E39744.html" id="tocId-d10733e25203-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">21</ph>
More Information</a><div class="wh-tooltip"><p class="shortdesc">Additional information about other Microchip products</p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272" class="topicref" data-id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B.html" id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">22</ph>
Technical Support</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25282" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25282-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286.html" id="tocId-d10733e25282-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">23</ph>
About Microchip</a><div class="wh-tooltip"><p class="shortdesc">More information about Microchip</p></div></div></div></li></ul></div>
		                        
                            </div>
                        </nav>
                    
                    
                    <div class="col-lg-7 col-md-9 col-sm-12" id="wh_topic_body">
                        <button id="wh_close_publication_toc_button" class="close-toc-button d-none" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        <button id="wh_close_topic_toc_button" class="close-toc-button d-none" aria-label="Toggle topic table of content" aria-controls="wh_topic_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        
                        <div class=" wh_topic_content body "><main role="main"><article role="article" aria-labelledby="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-614ED778-97FC-4FD0-BF3D-D14047B136E6"><article class="nested0" aria-labelledby="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-614ED778-97FC-4FD0-BF3D-D14047B136E6" id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198"><h1 class="- topic/title title topictitle1" id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-614ED778-97FC-4FD0-BF3D-D14047B136E6" style="display:inline-block">3.6 Implementing Designs</h1><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Implementing%20Designs">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The following topics describe how to implement the design.</p>
        <div class="- topic/note note notype note_notype" id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-16D345F5-7B00-4065-B79F-402A211DC1D4" data-ofbid="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-16D345F5-7B00-4065-B79F-402A211DC1D4"><span class="note__title">Note:</span>   Libero uses multiple cores
            automatically. For this reason, Libero does not provide options for setting multi-cores
            manually. The following scenarios describe when Libero uses multiple cores. Optimal
            runtime improvement is achieved when your system has at least four cores. Additional
            cores will deliver only marginal runtime improvements.<ul class="- topic/ul ul" id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__UL_UDX_K2G_CQB" data-ofbid="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__UL_UDX_K2G_CQB">
                <li class="- topic/li li" id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-4FE8B108-AB7F-4308-ABDB-87C17446B44D" data-ofbid="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-4FE8B108-AB7F-4308-ABDB-87C17446B44D"><a class="- topic/xref xref" href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-8945D90E-E71B-44F7-A614-914D39C421CF">Synthesis</a> uses up to four cores when using Libero (only one Synplify
                    Pro license is needed for four cores) if automatic or manual compile points are
                    used.</li>
                <li class="- topic/li li" id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-D2FCD436-1982-4E0A-9BA7-E55A5A68512C" data-ofbid="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-D2FCD436-1982-4E0A-9BA7-E55A5A68512C"><a class="- topic/xref xref" href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59">Place and
                        Route</a> uses up to four cores.</li>
                <li class="- topic/li li" id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-0895630F-27EF-4AC0-B5A4-C9C82D5B3639" data-ofbid="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198__GUID-0895630F-27EF-4AC0-B5A4-C9C82D5B3639"><a class="- topic/xref xref" href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E">Static timing
                        analysis</a> uses as many cores available.</li>
            </ul></div></div><article class="- topic/topic topic nested1" aria-labelledby="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-4A8F6721-8EEF-41DD-9870-F594E247ECF9" xml:lang="en-US" lang="en-US" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF"><h2 class="- topic/title title topictitle2" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-4A8F6721-8EEF-41DD-9870-F594E247ECF9" style="display:inline-block">3.6.1 Synthesize</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Synthesize">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">There are two ways to run synthesis using the Synthesis tool:<ul class="- topic/ul ul" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__UL_J1N_KNC_G4B" data-ofbid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__UL_J1N_KNC_G4B">
        <li class="- topic/li li" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-321A3905-9637-427E-B863-DA1549D46D90" data-ofbid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-321A3905-9637-427E-B863-DA1549D46D90">Run synthesis on your design with the
          default settings specified in the Synthesis tool: Double-click
            <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Synthesize</span>.</li>
        <li class="- topic/li li" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-36479838-0763-4D3F-A139-C56599C00AEA" data-ofbid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-36479838-0763-4D3F-A139-C56599C00AEA">Run the Synthesis tool interactively:
          Right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Synthesize</span> and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Open
            Interactively</span>. If you open the tool interactively, you must complete
          synthesis from within the Synthesis tool.</li>
      </ul></div><p class="- topic/p p">The default Synthesis tool included with Libero SoC is SynplifyPro ME. If you want to use a
      different Synthesis tool, change the settings in <a class="- topic/xref xref" href="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD.html#GUID-9DA61751-BCF9-4FF0-A938-F8CAD9AC8473">Tool Profiles</a>.</p><p class="- topic/p p">You can organize input synthesis source files using the <a class="- topic/xref xref" href="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD.html#GUID-7E5E5A66-71A8-4B0A-A989-8276B3429490">Organize Source Files</a> dialog box.</p>
        <div class="- topic/note note notype note_notype" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-A6A6F305-04B2-4314-AEED-E3DFB930E893" data-ofbid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-A6A6F305-04B2-4314-AEED-E3DFB930E893"><span class="note__title">Note:</span> Libero uses multiple cores automatically. For this reason, Libero does not provide
      options for setting multi-cores manually. The following scenarios describe when Libero uses
      multiple cores. For maximum runtime improvements, use four cores. Adding more cores delivers
      marginal improvements.<ul class="- topic/ul ul">
        <li class="- topic/li li" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-BDF0687F-DD9F-4F7E-AA76-5EF443D026EA" data-ofbid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-BDF0687F-DD9F-4F7E-AA76-5EF443D026EA">Synthesis uses up to four cores when using Libero (only one Synplify Pro license is
          needed for four cores).</li>
        <li class="- topic/li li" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-F0AA2F3E-B4EF-4DB8-914F-176CCEA44C50" data-ofbid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-F0AA2F3E-B4EF-4DB8-914F-176CCEA44C50">Automatic or manual compile points.</li>
        <li class="- topic/li li" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-DED62C06-6038-4890-87EA-1BD4C11B338C" data-ofbid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-DED62C06-6038-4890-87EA-1BD4C11B338C">Place and Route uses up to four cores.</li>
        <li class="- topic/li li" id="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-8A64388B-E343-4D4C-85B2-4E86F3C3D89D" data-ofbid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF__GUID-8A64388B-E343-4D4C-85B2-4E86F3C3D89D">Static timing analysis uses as many cores available. </li>
      </ul></div></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__GUID-DD491C57-55D7-460D-8F35-B3C67C570128" xml:lang="en-US" lang="en-US" id="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC"><h3 class="- topic/title title topictitle3" id="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__GUID-DD491C57-55D7-460D-8F35-B3C67C570128" style="display:inline-block">3.6.1.1 Synthesize Options</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Synthesize%20Options">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">You can set or change synthesis configuration options using the Synthesize Options dialog
            box in the Synthesis tool.</p><div class="- topic/p p">To display this dialog box, expand <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Implement Design</span> in the Design Flow
            window, right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Synthesize</span>, and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configure
                Options</span>.<figure class="- topic/fig fig fignone" id="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__FIG_ITF_YYV_PNB" data-ofbid="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__FIG_ITF_YYV_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-79. <span id="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__GUID-20F02079-614A-42D7-877D-F1D990855024" class="fig--title">Synthesize Options Dialog Box
                    (PolarFire)</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__IMAGE_DV3_KRL_SQB" src="GUID-96A9D43F-E36E-4ABC-A488-C25B00C856E7-low.png"/>
            </figure><figure class="- topic/fig fig fignone" id="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__FIG_FXS_RYN_TPB" data-ofbid="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__FIG_FXS_RYN_TPB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-80. <span id="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__GUID-A015988F-7A5A-496F-963E-435C131B7A42" class="fig--title">Synthesize Options Dialog Box
                    (SmartFusion 2, IGLOO 2, and RTG4)</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC__IMAGE_JMM_MRL_SQB" src="GUID-40113283-4D74-47A0-9853-9F8CA8815BAD-low.png"/>
            </figure></div></div><article class="- topic/topic concept/concept topic concept nested3" aria-labelledby="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__GUID-259137FD-9B7F-48E1-A71E-A7484F58E945" xml:lang="en-US" lang="en-US" id="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99">
<h4 class="- topic/title title topictitle4" id="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__GUID-259137FD-9B7F-48E1-A71E-A7484F58E945" style="display:inline-block">3.6.1.1.1 Active Implementation</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Active%20Implementation">(Ask a Question)</a>
<div class="- topic/body concept/conbody body conbody">
<div class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Implementation</span> option allows you to select an active Synthesis
      or Identify implementation from a list of existing implementations. A check box is provided
      for creating a new Synthesis or Identify implementation. If you check this box, the options in
      the following table appear.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB" data-ofbid="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-35. </span></span><span class="table--title" id="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__GUID-7BA9F5AF-482E-4726-A231-CC1F6317090C">Active Implementation Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
            <tr class="- topic/row">
              <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB__entry__1">Option</th>
              <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB__entry__2">Description</th>
            </tr>
          </thead><tbody class="- topic/tbody tbody">
            <tr class="- topic/row">
              <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB__entry__1">Synthesis Implementation</td>
              <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB__entry__2">Click to specify the new implementation as a Synthesis Implementation. </td>
            </tr>
            <tr class="- topic/row">
              <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB__entry__1">Identify Implementation</td>
              <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB__entry__2">Click to specify the new implementation as an Identify Implementation. </td>
            </tr>
            <tr class="- topic/row">
              <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB__entry__1">Implementation Name</td>
              <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99__TABLE_EHY_4RL_SQB__entry__2">Assign a name to the new Synthesis or Identify implementation.</td>
            </tr>
          </tbody></table></div></div>
</div>
</article><article class="- topic/topic topic nested3" aria-labelledby="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-0D03BE83-36B1-4A66-8C48-B0A470549961" xml:lang="en-US" lang="en-US" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815"><h4 class="- topic/title title topictitle4" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-0D03BE83-36B1-4A66-8C48-B0A470549961" style="display:inline-block">3.6.1.1.2 Global Nets (Promotions and Demotions)</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Global%20Nets%20%28Promotions%20and%20Demotions%29">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Use the following options to specify the threshold value beyond which the Synthesis tool promotes
            the pins to globals:</p><div class="- topic/note note notype note_notype" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-07C7B6A0-A824-438B-A13F-335956E38B76" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-07C7B6A0-A824-438B-A13F-335956E38B76"><span class="note__title">Note:</span> You cannot use these options to control hardwired connections to global resources, such as CCC hardwired connections to GB and I/O hardwired connections to GB.</div><div class="table-container"><table class="- topic/table table frame-all" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-36. </span></span><span class="table--title" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-715579CF-B2E7-4B97-8FAF-2A4EE7817713">Global Nets Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__1">Option</th><th class="- topic/entry entry colsep-0 rowsep-1" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__2">Description</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__1">Minimum number of clock pins</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__2">Threshold value for Clock pin promotion. <p class="- topic/p p">Default: 2</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__1">Minimum number of asynchronous pins</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__2">Threshold value for Asynchronous pin promotion. <p class="- topic/p p">Default: 800</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__1">Minimum fanout of non-clock nets to be kept on globals</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__2">Threshold value for data pin promotion to global
                            resources. This value is the minimum fanout of non-clock (data) nets to
                            be kept on globals (no demotion). <p class="- topic/p p">Range: 1000–200000</p><p class="- topic/p p">Default:
                                5000</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__1">Number of global resources</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__2">Controls the number of Global resources you want to use in
                            your design. <p class="- topic/p p">Default: 36</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__1">Maximum number of global nets that could be demoted to row-globals</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__2">Maximum number of global nets that can be demoted to
                            row-globals. <p class="- topic/p p">Range: 0–50 </p><p class="- topic/p p">Default: 16</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__1">Minimum fanout of global nets that could be demoted to row-globals</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__2">Minimum fanout of global nets that can be demoted to
                            row-global. It is undesirable to have high fanout nets demoted using row
                            globals because it can result in high skew. If you run out of global
                            routing resources for your design, reduce this number to allow more
                            globals to be demoted to Row Globals.<p class="- topic/p p">Range: 25–5000</p><p class="- topic/p p">Default:
                                1000</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__1">Infer Gated Clocks from Enable-registers</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__2"><p class="- topic/p p">Enable this option to infer gated clocks from enable registers. This option is unchecked by default. Additional sub-options are as follows:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-BE82286D-002F-46B8-8EBD-5ABD16B50030" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-BE82286D-002F-46B8-8EBD-5ABD16B50030"><p class="- topic/p p">Minimum number of Enable pins to Infer Gated Clock global: Minimum number of enable pins to infer
                                        gated chip-level global. Default: 1000</p></li><li class="- topic/li li" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-A86678AD-CCF2-4776-8EC8-8ED2952114EF" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-A86678AD-CCF2-4776-8EC8-8ED2952114EF">Minimum number of Enable pins to Infer Gated
                                    Clock row-global: Minimum number of enable pins to infer gated
                                    clock row-global. Default: 100</li></ul></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__1"><p class="- topic/p p">Detect Clock Domain Crossings</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_KWC_BLJ_G4B__entry__2"><p class="- topic/p p">Enable this option to detect all clock domain crossings (CDC) in the RTL design that have paths either between two asynchronous clocks or two synchronous clocks but with a false path or max-delay constraint. For each crossing, analyze if the RTL design contains a control or data synchronizer circuit and report if it is considered "safe" according to the minimum requirements you specify below. The option is checked by default.</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-6DE4CC6C-9EAC-4DBA-ABE6-68C3491142FE" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-6DE4CC6C-9EAC-4DBA-ABE6-68C3491142FE"><p class="- topic/p p">Minimum number of synchronizer registers. Range: 2–9. Default: 2</p></li></ul></td></tr></tbody></table></div><p class="- topic/p p">The generated CDC report will not contain any synchronizer circuits formed with macros
            instantiated from the catalog. The generated report, with the name
                <code class="+ topic/ph pr-d/codeph ph codeph">&lt;root_name&gt;_cdc.csv</code>, will be visible in the respective
            Synthesis node of the report view (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design &gt; Reports</span>). The
            report will contain all CDC inferred from the RTL design and explain the reason(s) why a
            synchronizer is considered unsafe.</p>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-37. </span></span><span class="table--title" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-3FE058D8-F212-416E-8D7F-D8FFE62F7452">Reasons Why a Synchronizer Might
                be Considered Unsafe</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__1">Reason</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__1">No synchronizer circuit detected</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__2">
                            <ul class="- topic/ul ul">
                                <li class="- topic/li li" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-14C36516-F3E5-46CA-8E43-0080522D30EC" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-14C36516-F3E5-46CA-8E43-0080522D30EC">
                                    <p class="- topic/p p">If the control signals
                                            <code class="+ topic/ph pr-d/codeph ph codeph">reset</code>,<code class="+ topic/ph pr-d/codeph ph codeph">enable</code>, and
                                            <code class="+ topic/ph pr-d/codeph ph codeph">set</code> on the first and second sync
                                        registers do not match.</p>
                                </li>
                                <li class="- topic/li li" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-8681A7C8-3021-49D9-AE4B-8BB60F761E3B" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-8681A7C8-3021-49D9-AE4B-8BB60F761E3B">
                                    <p class="- topic/p p">Combinational logic between the first and second register
                                        synchronizers.</p>
                                </li>
                                <li class="- topic/li li" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-1B80C6B1-7901-4E1F-9295-55D3F716730F" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-1B80C6B1-7901-4E1F-9295-55D3F716730F">
                                    <p class="- topic/p p">Diversion between first and second register synchronizers
                                        (that is, the fanout is greater than 1).</p>
                                </li>
                                <li class="- topic/li li" id="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-40447DFE-63E4-4186-BEB9-F42020704536" data-ofbid="GUID-ECD3387C-CFE1-4669-9378-54045568E815__GUID-40447DFE-63E4-4186-BEB9-F42020704536">
                                    <p class="- topic/p p">Only 1 register in the synchronizer circuit.</p>
                                </li>
                            </ul>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__1">Number of register levels in synchronizer logic is less than the
                            specified threshold.</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__2">Register levels in synchronizer logic are lower than a certain
                            threshold value. </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__1">Combinational logic detected at clock domain crossing.</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__2">Combinational logic is present between the source register (start
                            instance) and the destination register (end instance) at the
                            crossover.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__1">Divergence detected in the crossover path.</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__2">Source register (start instance) has fanout greater than 1 at the
                            crossover.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__1">Enable signal for synchronizer registers does not have a safe
                            crossing.</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__2">Enable signal of data synchronizer does not have a safe synchronizer
                            circuit.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__1">Sources from different domains in fanin.</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__2">The destination is driven by multiple registers from different clock
                            domains and are asynchronous to the destination register clock
                            domain.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__1">Synchronizer registers have synchronous reset or set as control
                            signal.</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-ECD3387C-CFE1-4669-9378-54045568E815__TABLE_JZY_NNS_SPB__entry__2">The Synchronizer registers have a synchronous set or reset even if
                            shared by all. This is tagged as unsafe since the reset logic can move
                            to the data path instead of connecting to the reset port of the register
                            and hence lead to metastability.</td>
                    </tr>
                </tbody></table></div></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-597D781D-1F1B-4A94-9794-088E1946D8DE" xml:lang="en-US" lang="en-US" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163"><h4 class="- topic/title title topictitle4" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-597D781D-1F1B-4A94-9794-088E1946D8DE" style="display:inline-block">3.6.1.1.3 Optimizations</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Optimizations">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The following table describes the Optimizations options.</p><div class="table-container"><table class="- topic/table table frame-all" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D" data-ofbid="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-38. </span></span><span class="table--title" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-E07AD9A9-8499-4940-A0C0-BD2AB4429E4E">Optimizations Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__1">Option</th><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__2">Description</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__1">Enable retiming</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__2">Check to enable Retiming during synthesis. Retiming is the process of moving registers
                            (register balancing) across combinational gates automatically to improve
                            timing, while ensuring identical logic behavior.<p class="- topic/p p">Default: Not checked
                                (no retiming during synthesis)</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__1">Enable automatic compile point </td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__2">Check to enable Automatic Compile Point during synthesis. <p class="- topic/p p">Default: Checked (Automatic
                                Compile Point enabled)</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__1">RAM optimized for</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__2">Guides the Synthesis tool to optimize RAMs to achieve your design goal. <ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-B1EAFBD7-5625-460A-8802-FC28B7E130FD" data-ofbid="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-B1EAFBD7-5625-460A-8802-FC28B7E130FD">High speed: RAM is optimized for speed. The
                                    resulting synthesized design achieves better performance (higher
                                    speed) at the expense of more dynamic power.
                                    (<em class="+ topic/ph hi-d/i ph i">Default</em>)</li><li class="- topic/li li" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-6BFCC843-FA6A-4721-AC32-FAC4AF7EC084" data-ofbid="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-6BFCC843-FA6A-4721-AC32-FAC4AF7EC084">Low power: RAM is optimized for power. RAMs are
                                    inferred and configured to ensure the lowest power
                                    consumption.</li></ul></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__1">Map seq-shift register components to:</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__2"><p class="- topic/p p">Maps sequential shift registers. Choices are:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-4C3CCCBE-EC21-4D67-ABA4-D9697B91A120" data-ofbid="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-4C3CCCBE-EC21-4D67-ABA4-D9697B91A120">Registers: Sequential shift logic in the RTL maps
                                    to registers.</li><li class="- topic/li li" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-32AB3452-AD46-4951-B5E2-BEAA9CD48311" data-ofbid="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-32AB3452-AD46-4951-B5E2-BEAA9CD48311">RAM64x12: Sequential shift logic in the RTL maps
                                    to a 64x12 RAM block. This is the default setting.</li></ul></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__1">Map ROM components to:</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-092DCAB4-167D-4E61-A684-9F4D5720432D__entry__2"><p class="- topic/p p">Maps ROM components. Choices are:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-1F9BA3B9-F5ED-4352-86D2-62F3DBD539FE" data-ofbid="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-1F9BA3B9-F5ED-4352-86D2-62F3DBD539FE">Logic: Maps ROM components to logic.
                                        (<em class="+ topic/ph hi-d/i ph i">Default</em>)</li><li class="- topic/li li" id="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-BD6A0C3A-E9DD-42F7-A6E1-269095744D1F" data-ofbid="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163__GUID-BD6A0C3A-E9DD-42F7-A6E1-269095744D1F">RAM: Maps ROM components to RAM.</li></ul></td></tr></tbody></table></div></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-EA3DFC18-2B97-424A-9F76-BB5AE0214CB2" xml:lang="en-US" lang="en-US" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D"><h4 class="- topic/title title topictitle4" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-EA3DFC18-2B97-424A-9F76-BB5AE0214CB2" style="display:inline-block">3.6.1.1.4 Additional Options for SynplifyPro Synthesis</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Additional%20Options%20for%20SynplifyPro%20Synthesis">(Ask a Question)</a><div class="- topic/body body">
        <div class="- topic/p p">The following table describes additional options for SynplifyPro Synthesis.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__TABLE_GWG_T5K_G4B" data-ofbid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__TABLE_GWG_T5K_G4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-39. </span></span><span class="table--title" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-C7D0C3B4-ABBC-49EB-8CBE-0ED3E8C8CC14">Additional Options for
                    SynplifyPro Synthesis</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__TABLE_GWG_T5K_G4B__entry__1">Option</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__TABLE_GWG_T5K_G4B__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__TABLE_GWG_T5K_G4B__entry__1">Script File</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__TABLE_GWG_T5K_G4B__entry__2">Click the Browse (<img class="- topic/image image" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__IMAGE_SWL_V5K_G4B" src="GUID-99CEBF24-A6C1-4941-9FEF-81882BA46002-low.jpg" height="16" width="21" alt="???"/>) button to
                                navigate to a Synplify Tcl file that contains the
                                SynplifyPro-specific options. Libero passes the options in the Tcl
                                file to SynplifyPro for processing.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__TABLE_GWG_T5K_G4B__entry__1">Additional Options</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__TABLE_GWG_T5K_G4B__entry__2">Enter additional Synplify options. Place each option on a
                                separate line. Libero passes these additional options as-is to
                                SynplifyPro for processing, without checking syntax. These options
                                are set on the Active Implementation only.<div class="- topic/note note notype note_notype" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-1C62019B-D2BB-49EA-9E6F-A462A66F6783" data-ofbid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-1C62019B-D2BB-49EA-9E6F-A462A66F6783"><span class="note__title">Note:</span> Options from the
                                    Additional Options Editor have priority over Tcl Script file
                                    options if they are the same.</div></td>
                        </tr>
                    </tbody></table></div></div>
        <section class="- topic/section section" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-047BC97C-A068-458E-ABA8-68FC9A235BDA" data-ofbid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-047BC97C-A068-458E-ABA8-68FC9A235BDA"><h5 class="- topic/title title sectiontitle">Recommended Synthesis Tcl Options
                (PolarFire)</h5>
            
        </section>
        <p class="- topic/p p">You can add or modify the following list of recommended Synthesis Tcl options in the Tcl
            Script File or Additional Options Editor.</p>
        <div class="- topic/p p">
            <pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>set_option -use_fsm_explorer 0/1
set_option -frequency 200.000000
set_option -write_verilog 0/1
set_option -write_vhdl 0/1
set_option -resolve_multiple_driver 1/0
set_option -rw_check_on_ram 0/1
set_option -auto_constrain_io 0/1
set_option -run_prop_extract 1/0
set_option -default_enum_encoding default/onehot/sequential/gray
set_option -maxfan 30000
set_option -report_path 5000
set_option -update_models_cp 0/1
set_option -preserve_registers 1/0
set_option -continue_on_error 1/0
set_option -symbolic_fsm_compiler 1/0
set_option -compiler_compatible 0/1
set_option -resource_sharing 1/0
set_option -write_apr_constraint 1/0
set_option -dup 1/0
set_option -enable64bit 1/0
set_option -fanout_limit 50
set_option -frequency auto
set_option -hdl_define SLE_INIT=2
set_option -hdl_param -set "width=8"
set_option -looplimit 3000
set_option -fanout_guide 50
set_option -maxfan_hard 1/0
set_option -num_critical_paths 10
set_option -safe_case 0/1
</code></pre>
        </div>
        <section class="- topic/section section" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-AC439CD9-22FF-4762-9ADB-5875785B90F3" data-ofbid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-AC439CD9-22FF-4762-9ADB-5875785B90F3"><h5 class="- topic/title title sectiontitle">Entering Additional Options
                (PolarFire)</h5>
            
        </section>
        <p class="- topic/p p">Any additional options can be entered through the Script File or Additional Options
            Editor. All these options can be added and modified outside of Libero through
            interactive SynplifyPro.</p>
        <p class="- topic/p p">Refer to the <cite class="- topic/cite cite">SynplifyPro Reference Manual</cite> for detailed information about the
            options and supported families. The following options are already set by Libero. Do not
            include them in the additional options field or Script File:</p>
        <p class="- topic/p p"></p>
        <div class="- topic/p p">
            <pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>add_file &lt;*&gt;
impl &lt;*&gt;
project_folder &lt;*&gt;
add_folder &lt;*&gt;
constraint_file &lt;*&gt;
project &lt;*&gt;
project_file &lt;*&gt;
open_file &lt;*&gt;
set_option –part
set_option -package
set_option -speed_grade
set_option -top_module
set_option -technology
set_option -opcond
set_option -vlog_std
set_option -vhdl2008
set_option -disable_io_insertion
set_option -async_globalthreshold
set_option -clock_globalthreshold
set_option -globalthreshold
set_option -low_power_ram_decomp
set_option -retiming
set_option -automatic_compile_point
set_option -seqshift_to_uram
set_option -rom_map_logic
set_option -gclkint_threshold
set_option -rgclkint_threshold
set_option -low_power_gated_clock
set_option -report_preserve_cdc
set_option -min_cdc_sync_flops</code></pre>
        </div>
        <section class="- topic/section section" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-F5C6E894-BA44-4F26-9FA7-356295248A1C" data-ofbid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-F5C6E894-BA44-4F26-9FA7-356295248A1C"><h5 class="- topic/title title sectiontitle">Recommended Synthesis Tcl Options
                (SmartFusion 2, IGLOO 2, and RTG4)</h5>
            
            <p class="- topic/p p"></p>
        </section>
        <pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>set_option -use_fsm_explorer 0/1
set_option -frequency 200.000000
set_option -write_verilog 0/1
set_option -write_vhdl 0/1
set_option -resolve_multiple_driver 1/0
set_option -rw_check_on_ram 0/1
set_option -auto_constrain_io 0/1
set_option -run_prop_extract 1/0
set_option -default_enum_encoding default/onehot/sequential/gray
set_option -maxfan 30000
set_option -report_path 5000
set_option -update_models_cp 0/1
set_option -preserve_registers 1/0
set_option -continue_on_error 1/0
set_option -symbolic_fsm_compiler 1/0
set_option -compiler_compatible 0/1
set_option -resource_sharing 1/0
set_option -write_apr_constraint 1/0
set_option -dup 1/0
set_option -enable64bit 1/0
set_option -fanout_limit 50
set_option -frequency auto
set_option -hdl_define SLE_INIT=2
set_option -hdl_param -set "width=8"
set_option -looplimit 3000
set_option -fanout_guide 50
set_option -maxfan_hard 1/0
set_option -num_critical_paths 10
set_option -safe_case 0/1
</code></pre>
        <section class="- topic/section section" id="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__SECTION_H25_MD4_TPB" data-ofbid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__SECTION_H25_MD4_TPB"><h5 class="- topic/title title sectiontitle">Entering Additional Options
                (SmartFusion 2, IGLOO 2, and RTG4)</h5>
            
        </section>
        <p class="- topic/p p">Any additional options can be entered through the Script File or Additional Options
            Editor. All these options can be added and modified outside of Libero through
            interactive SynplifyPro.</p>
        <p class="- topic/p p">Refer to the <cite class="- topic/cite cite">SynplifyPro Reference Manual</cite> for detailed information about the
            options and supported families. The following options are already set by Libero. Do not
            include them in the additional options field or Script File:</p>
        <p class="- topic/p p"></p>
        <pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>add_file &lt;*&gt;
impl &lt;*&gt;
project_folder &lt;*&gt;
add_folder &lt;*&gt;
constraint_file &lt;*&gt;
project &lt;*&gt;
project_file &lt;*&gt;
open_file &lt;*&gt;
set_option –part
set_option -package
set_option -speed_grade
set_option -top_module
set_option -technology
set_option -opcond
set_option -vlog_std
set_option -vhdl2008
set_option -disable_io_insertion
set_option -async_globalthreshold
set_option -clock_globalthreshold
set_option -globalthreshold
set_option -low_power_ram_decomp
set_option -retiming</code></pre>
    </div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-0F153D51-A3F6-4510-BBF5-1201D521C67A" xml:lang="en-US" lang="en-US" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524"><h3 class="- topic/title title topictitle3" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-0F153D51-A3F6-4510-BBF5-1201D521C67A" style="display:inline-block">3.6.1.2 SynplifyPro ME</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SynplifyPro%20ME">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">SynplifyPro ME is the default Synthesis tool for Libero SoC.</p><p class="- topic/p p">To run synthesis using SynplifyPro ME and its default settings, right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Synthesize</span> and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Run</span>.</p><p class="- topic/p p">For custom settings, use the following procedure to run Synplify interactively.</p><ol class="- topic/ol ol" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-42583C02-1D72-475D-84D5-3E4FE4E6843B" data-ofbid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-42583C02-1D72-475D-84D5-3E4FE4E6843B"><li class="- topic/li li" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-6671061C-4612-431D-8AD2-BD23EAAFDC37" data-ofbid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-6671061C-4612-431D-8AD2-BD23EAAFDC37">If Synplify is your default Synthesis tool,
                right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Synthesize</span> in the Libero SoC Design Flow window
                and choose <strong class="+ topic/ph hi-d/b ph b">Open Interactively</strong>. Synplify starts and loads the appropriate
                design files with preset default values.</li><li class="- topic/li li" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-67E906C7-A4C8-4C6D-BA43-EF90CBF7BD0C" data-ofbid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-67E906C7-A4C8-4C6D-BA43-EF90CBF7BD0C">From Synplify’s <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> menu, choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Implementation Options</span>.</li><li class="- topic/li li" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-AE20A31E-68A4-44D8-B265-37DDAAFF3CD9" data-ofbid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-AE20A31E-68A4-44D8-B265-37DDAAFF3CD9">Set your specifications and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>.</li><li class="- topic/li li" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-560E91DB-D010-4EE1-8390-AD99F7D3D37E" data-ofbid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-560E91DB-D010-4EE1-8390-AD99F7D3D37E">Deactivate synthesis of the defparam statement. The defparam statement is only for simulation tools and is not intended for synthesis. Embed the defparam statement between the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">translate_on</span> and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">translate_off</span> synthesis directives:<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>/* synthesis translate_off */
defparam M0.MEMORYFILE = "meminit.dat"
/*synthesis translate_on */
// rest of the code for synthesis</code></pre></li><li class="- topic/li li" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-BD790FAD-8FBF-402F-9790-E648BB78F5AF" data-ofbid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-BD790FAD-8FBF-402F-9790-E648BB78F5AF">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Run</span> button. Synplify compiles and synthesizes the design into an HDL netlist. The resulting <code class="+ topic/ph pr-d/codeph ph codeph">*.vm</code> files appear under <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Synthesis Files</span> in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Files</span> list.<p class="- topic/p p">If errors appear after you click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Run</span> button, use the Synplify editor to edit the file. Double-click the file name in the Synplify window showing the loaded design files. Your changes are saved to the original design file in your project.</p></li><li class="- topic/li li" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-11F059BE-BE15-4371-A8C7-912338A5F30B" data-ofbid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-11F059BE-BE15-4371-A8C7-912338A5F30B">To close Synplify, from the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File</span> menu, choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Exit</span>. When prompted to save changes you made, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Yes</span>.<div class="- topic/note note notype note_notype" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-6DBA2CFF-6AFC-49D0-AD9C-4B4E70311119" data-ofbid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-6DBA2CFF-6AFC-49D0-AD9C-4B4E70311119"><span class="note__title">Note:</span> For a list of attributes related to Microchip devices, see the Microchip Attribute and Directive Summary in the Synplify online help.</div><div class="- topic/note note notype note_notype" id="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-4B0224C8-575D-4E82-B41C-3A674602EC7C" data-ofbid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524__GUID-4B0224C8-575D-4E82-B41C-3A674602EC7C"><span class="note__title">Note:</span> To add a clock constraint in Synplify, add <span class="+ topic/ph ui-d/uicontrol ph uicontrol">n:&lt;net_name&gt;</span> in your SDC file. If you omit the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">n:</span>, the constraint will not be added.</div></li></ol></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-205BFD96-A98D-4EF7-9DDD-469FB79BE851" xml:lang="en-US" lang="en-US" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB"><h3 class="- topic/title title topictitle3" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-205BFD96-A98D-4EF7-9DDD-469FB79BE851" style="display:inline-block">3.6.1.3 Identifying Debug Designs</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Identifying%20Debug%20Designs">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Libero SoC integrates the Identify RTL debugger tool. Identify debugging software allows you to
            probe and debug your FPGA design directly in the source RTL. Use the software if the
            design behavior after programming is not in accordance with the simulation results.</p>
        <p class="- topic/p p">The following list summarizes the Identify key features:</p>
        <ul class="- topic/ul ul" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__UL_CRX_KDL_G4B" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__UL_CRX_KDL_G4B">
            <li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-B7306BDB-5846-4C6D-AD06-20175A5AAADD" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-B7306BDB-5846-4C6D-AD06-20175A5AAADD">Instrument and debug your FPGA
                directly from RTL source code.</li>
            <li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-DDD12976-DDE8-4D76-94B6-CFDD1478DAB7" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-DDD12976-DDE8-4D76-94B6-CFDD1478DAB7">Internal design visibility at full
                speed.</li>
            <li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-2392571E-55DA-4880-9D91-731408F9975A" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-2392571E-55DA-4880-9D91-731408F9975A">Incremental iteration permit design
                changes made to the device from the Identify environment using incremental compile
                operations. This allows you to iterate in a fraction of the time it takes route the
                entire device.</li>
            <li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-F012CF91-7922-421C-9401-2DAA7B66D5CC" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-F012CF91-7922-421C-9401-2DAA7B66D5CC">Debug and display results allow you
                to collect only the data you need using unique and complex triggering
                mechanisms.</li>
        </ul><p class="- topic/p p">To open the Identify RTL debugger, in the Design Flow window, under <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug
                Design</span>, double-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Instrument Design</span>.</p><p class="- topic/p p">The following procedure describes how to use the Identify Instrumentor and Debugger. To run the
            following debugging flow, you must have the Identify RTL Debugger and the Identify
            Instrumentor.</p><ol class="- topic/ol ol" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-EA00CAE9-288F-4F7E-B939-949EA0BE16D0" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-EA00CAE9-288F-4F7E-B939-949EA0BE16D0"><li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-AB4ADFBE-C1B0-4E03-A1CE-2A4B72867D08" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-AB4ADFBE-C1B0-4E03-A1CE-2A4B72867D08">Create your source file and run pre-synthesis
                simulation.</li><li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-3836D465-CA7C-4EFE-83B8-06148F9AEAB1" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-3836D465-CA7C-4EFE-83B8-06148F9AEAB1">Optional: Perform an entire flow (Synthesis -
                Compile - Place and Route - Generate a Programming File) without starting
                Identify.</li><li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-4A51C4DC-08E8-4F76-8C71-7AC48DC43E8D" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-4A51C4DC-08E8-4F76-8C71-7AC48DC43E8D">Right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Synthesize</span> and
                choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Open Interactively</span> in Libero SoC to launch
                Synplify.</li><li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-A27332DB-224D-4E58-AE9B-95A3019F9965" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-A27332DB-224D-4E58-AE9B-95A3019F9965">In Synplify, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Options &gt;
                    Configure Identify Launch</span> to setup Identify.</li><li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-C7FBAE19-B7FE-429A-8B07-8C56B8359FAC" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-C7FBAE19-B7FE-429A-8B07-8C56B8359FAC">In Synplify, create an Identify implementation by
                clicking <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project &gt; New Identify Implementation</span>.</li>
            <li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-F43E3270-5F03-440E-886F-AA86D055E04C" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-F43E3270-5F03-440E-886F-AA86D055E04C">In the Implementations Options dialog
                box, make sure that the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Implementation Results &gt; Results
                    Directory</span> points to a location under <code class="+ topic/ph pr-d/codeph ph codeph">&lt;libero
                    project&gt;\synthesis\</code>; otherwise, Libero SoC will not detect your
                resulting Verilog Netlist file.</li>
            <li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-18FDF4D6-D56C-4DE2-8833-AAACF7A8474F" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-18FDF4D6-D56C-4DE2-8833-AAACF7A8474F">From the Instrumentor UI, specify the
                sample clock, the breakpoints, and other signals to probe. Synplify creates a new
                synthesis implementation. Synthesize the design.</li>
            <li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-20FCE4FB-A6DB-48E3-9239-47880B6096AE" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-20FCE4FB-A6DB-48E3-9239-47880B6096AE">In Libero SoC, run Synthesis, Place
                and Route and generate a programming file.<div class="- topic/note note notype note_notype" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-AE729E1A-4181-4F1B-A087-D781EB4A8911" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-AE729E1A-4181-4F1B-A087-D781EB4A8911"><span class="note__title">Note:</span> Libero SoC works from the edit
                    netlist of the current active implementation, which is the implementation you
                    created in Synplify for Identify debug.</div></li>
            <li class="- topic/li li" id="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-E3FD9A26-A59D-404E-A11E-3499FBB681E8" data-ofbid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB__GUID-E3FD9A26-A59D-404E-A11E-3499FBB681E8">In the Design Flow window,
                double-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Identify Debug Design</span> to launch the Identify
                Debugger.</li></ol><p class="- topic/p p">To work properly, the Identify RTL Debugger, Synplify, and FlashPro must be synchronized. For
            more information about which versions of the tools work together, see the <a class="- topic/xref xref" href="https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/fpga/libero-software-later-versions#downloads" target="_blank" rel="external noopener">Release Notes</a>.</p></div></article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE__GUID-873ABCAD-C5DF-472A-8E69-783288EEF479" xml:lang="en-US" lang="en-US" id="GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE"><h2 class="- topic/title title topictitle2" id="GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE__GUID-873ABCAD-C5DF-472A-8E69-783288EEF479" style="display:inline-block">3.6.2 Verifying Post-Synthesized Designs</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Verifying%20Post-Synthesized%20Designs">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The following sections describe how to verify designs after they are synthesized.</p></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__GUID-F020E6E0-AE2D-4CC5-804E-C2C5E7945083" xml:lang="en-US" lang="en-US" id="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578"><h3 class="- topic/title title topictitle3" id="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__GUID-F020E6E0-AE2D-4CC5-804E-C2C5E7945083" style="display:inline-block">3.6.2.1 Generating Simulation Files</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Generating%20Simulation%20Files">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">This step generates the post-synthesis Verilog or VHDL netlist for post-synthesis simulation. <ul class="- topic/ul ul" id="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__UL_QPC_2KL_G4B" data-ofbid="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__UL_QPC_2KL_G4B">
                                                <li class="- topic/li li" id="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__GUID-BAF0F04B-118C-4184-93FC-41AED6A52396" data-ofbid="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__GUID-BAF0F04B-118C-4184-93FC-41AED6A52396">The post-synthesis Verilog netlist file ends with a <code class="+ topic/ph pr-d/codeph ph codeph">*.v</code> extension.</li>
                                                <li class="- topic/li li" id="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__GUID-BEC39F49-0853-4677-81BE-3670824730E3" data-ofbid="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__GUID-BEC39F49-0853-4677-81BE-3670824730E3">The VHDL netlist file ends with a <code class="+ topic/ph pr-d/codeph ph codeph">*.vhd</code> extension.</li>
                                    </ul>Post-synthesis simulation verifies the post-synthesis
                                    implementation of the design.</div><div class="- topic/p p">The netlist file is in the synthesis folder of the project. Libero SoC passes this file to the
      simulator for the post-synthesis simulation run. <div class="- topic/note note notype note_notype" id="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__GUID-F4B6C67B-4F44-444A-8FAE-556CA55B36A8" data-ofbid="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578__GUID-F4B6C67B-4F44-444A-8FAE-556CA55B36A8"><span class="note__title">Note:</span> Before performing post-synthesis, the design
        must pass the synthesis process. If you have not run synthesis, generating Simulation Files
        initiates a synthesis run automatically.</div></div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-4D5D2E8C-ABFA-4BE5-BA12-62297E34967F" xml:lang="en-US" lang="en-US" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89">
    <h3 class="- topic/title title topictitle3" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-4D5D2E8C-ABFA-4BE5-BA12-62297E34967F" style="display:inline-block">3.6.2.2 Verifying Post-Synthesis Implementations -
        Simulate</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Verifying%20Post-Synthesis%20Implementations%20-%20Simulate">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="- topic/p p">The steps for performing <a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA">functional</a> (post-synthesis) and timing (post-layout) simulation are nearly
            identical. <ul class="- topic/ul ul" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__UL_AGR_5KL_G4B" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__UL_AGR_5KL_G4B">
                <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-2EBB313A-CD69-4256-AF8B-6B4F45D11A1A" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-2EBB313A-CD69-4256-AF8B-6B4F45D11A1A">Perform functional simulation
                    before Place and Route to simulate the functionality of the logic in the
                    design.</li>
                <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-5D0B717F-DF95-4828-AF4A-EC784E35FFB4" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-5D0B717F-DF95-4828-AF4A-EC784E35FFB4">Perform timing simulation after
                    the design completes Place and Route. This simulation uses timing information
                    based on the delays in the Place and Route designs.</li>
            </ul></div>
        <p class="- topic/p p" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__TO_PERFORM_FUNCTIONAL_SIMULATION_" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__TO_PERFORM_FUNCTIONAL_SIMULATION_">To perform functional simulation:</p>
        <ol class="- topic/ol ol" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-051A12EA-8A6D-45CF-BD83-747ECE661602" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-051A12EA-8A6D-45CF-BD83-747ECE661602">
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-65EFE3BC-814C-41F3-9DE9-5B9B330BB265" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-65EFE3BC-814C-41F3-9DE9-5B9B330BB265">Back-annotate your design and create
                your testbench.</li>
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-C00E6DF6-A82C-4E8A-B29C-2FDC92854DB7" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-C00E6DF6-A82C-4E8A-B29C-2FDC92854DB7">In the Design Flow window, click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Implement Design</span>.</li>
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-E24B5B22-9B98-4DCD-98D2-FAA481DD08FA" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-E24B5B22-9B98-4DCD-98D2-FAA481DD08FA">Right-click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span> and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Organize Input Files &gt;
                    Organize Stimulus Files</span>.<p class="- topic/p p">In the Organize Files for Source dialog
                    box, all stimulus files in the current project appear in <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Source
                        Files</span> in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> list box. Files
                    associated with the block appear in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source
                        Files</span> list box.</p> In most cases, you will have one testbench
                associated with your block. However, if you want simultaneous association of
                multiple testbench files for one simulation session, as in the case of PCI cores,
                add multiple files to the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source Files</span> list. </li>
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-F703F3DF-F6C8-4C0E-8127-3346A564D1F8" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-F703F3DF-F6C8-4C0E-8127-3346A564D1F8">To add a testbench, select the testbench you want to associate with the block in the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Source Files</span> in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> list
                box and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add</span> to add it to the<span class="+ topic/ph ui-d/uicontrol ph uicontrol"> Associated
                    Source Files</span> list.</li>
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-E681BBEF-0C52-4F2A-B9AA-FBD694FFCF47" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-E681BBEF-0C52-4F2A-B9AA-FBD694FFCF47">To remove a testbench or change the files in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source
                    Files</span> list box, select the files and click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Remove</span>. </li>
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-147A296E-08E7-4072-B31C-2DBDAE1F5A07" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-147A296E-08E7-4072-B31C-2DBDAE1F5A07">To order testbenches, use the up and
                down arrows to define the order in which you want the testbenches compiled. The top
                level-entity must be at the bottom of the list.</li>
            
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-E11390B8-DA80-47D6-B778-04DF6628E830" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-E11390B8-DA80-47D6-B778-04DF6628E830">When you are satisfied with the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Simulation Files</span> list, click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>.</li>
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-9EA8E5A6-7F68-4C52-B4C9-C4ECF284D8FA" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-9EA8E5A6-7F68-4C52-B4C9-C4ECF284D8FA">To start ModelSim ME, right-click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span> in the Design Hierarchy window and choose
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Open Interactively</span>. ModelSim starts and compiles the
                appropriate source files. When the compilation completes, the simulator runs for 1ps
                and the Wave window shows the simulation results.</li>
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-1A1109D4-DFA4-4256-9676-725BBB38DE5C" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-1A1109D4-DFA4-4256-9676-725BBB38DE5C">Scroll in the Wave window to verify
                the logic works as intended. Use the cursor and zoom buttons to zoom in, zoom out,
                and measure timing delays.</li>
            <li class="- topic/li li" id="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-399CB4F3-D1D3-4DA2-94EF-CB75C0E4EC22" data-ofbid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89__GUID-399CB4F3-D1D3-4DA2-94EF-CB75C0E4EC22">When you are done, click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Quit</span> from the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File</span> menu.</li>
        </ol>
    </div>
</article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__GUID-D0F10A23-1EFA-4D29-B675-0A2A56F5FC7D" xml:lang="en-US" lang="en-US" id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1">
    <h2 class="- topic/title title topictitle2" id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__GUID-D0F10A23-1EFA-4D29-B675-0A2A56F5FC7D" style="display:inline-block">3.6.3 Compile Netlist</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Compile%20Netlist">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">Compile contains functions that perform legality checking and basic netlist optimization.
            Compile checks for netlist errors (bad connections and fan-out problems) removes unused
            logic (gobbling) and combines functions to reduce logic count and improve performance.
            Compile also verifies that your selected device has sufficient resources to fit the
            design.</p>
        <p class="- topic/p p">The Compile Netlist step appears in the Design Flow window after unchecking the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Enable Synthesis</span> option in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project &gt;
                Project Settings &gt; Design Flow</span> page. This option appears after
            importing or linking your HDL Netlist files into the project and building the design
            hierarchy.</p>
        <p class="- topic/p p">To compile your device with default settings, right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Compile
                Netlist</span> in the Design Flow window and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Run</span>
            or double-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Compile Netlist</span>.</p>
        <p class="- topic/p p">To compile your design with custom settings, right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Compile
                Netlist</span> in the Design Flow window and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configure
                Options</span>.</p>
        <p class="- topic/p p">During compile, the Log window shows information about your design, including warnings
            and errors. Libero SoC issues warnings when your design violates recommended Microchip
            design rules. Microchip recommends that you address all warnings, if possible, by
            modifying your design before you continue.</p>
        <p class="- topic/p p">If the design fails to compile due to errors, modify the design to remove the errors and
            re-Compile.</p>
        <div class="- topic/p p">The Compile Netlist Options set the threshold value for global resource promotion and
            demotion when Place and Route is executed.<figure class="- topic/fig fig fignone" id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__FIG_WKW_L3Z_PNB" data-ofbid="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__FIG_WKW_L3Z_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-81. <span id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__GUID-339B8B27-0ACF-445F-8097-6D87DC133718" class="fig--title">Compile Netlist Options Dialog
                    Box</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__IMAGE_XKW_L3Z_PNB" src="GUID-676395E4-A949-4470-83AF-21D44CABA905-low.jpg"/>
            </figure></div>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B" data-ofbid="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-40. </span></span><span class="table--title" id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__GUID-FE50B8CB-9F6E-4E93-B85B-0A8DAD3431CC">Compile Netlist Options </span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__1">Number of global resources </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__2">
                            <p class="- topic/p p">Number of available global resources for the die.</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__1">Maximum Number of global nets that could be demoted to
                            row-globals</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__2">
                            <p class="- topic/p p">Maximum number of global nets that can be demoted to row-globals. </p>
                            <p class="- topic/p p">Default: 16</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__1">Minimum fanout of global nets that could be demoted to row-globals </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__2">
                            <p class="- topic/p p">Minimum fanout of global nets that can be demoted to row-global. If
                                you run out of global routing resources for your design, reduce this
                                number to allow more globals to be demoted or select a larger die
                                for your design.</p>
                            <p class="- topic/p p">Default: 1000</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__1">Minimum fanout of non-clock nets to be kept on globals </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1__TABLE_PSP_K3F_H4B__entry__2">
                            <p class="- topic/p p">Minimum fanout of non-clock (data) nets to be kept on globals (no
                                demotion). If you run out of global routing resources for your
                                design, increase this number.</p>
                            <p class="- topic/p p">Range: 1000–200000</p>
                            <p class="- topic/p p">Default: 5000</p>
                        </td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested1" aria-labelledby="GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824__GUID-879DAD9C-CA9A-40E0-BD73-F0031FF308B4" xml:lang="en-US" lang="en-US" id="GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824"><h2 class="- topic/title title topictitle2" id="GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824__GUID-879DAD9C-CA9A-40E0-BD73-F0031FF308B4" style="display:inline-block">3.6.4 Configure Flash*Freeze (SmartFusion 2 and
    IGLOO 2)</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Configure%20Flash%2AFreeze%20%28SmartFusion%202%20and%20IGLOO%202%29">(Ask a Question)</a><div class="- topic/body body">
                        <p class="- topic/p p">SmartFusion 2 SoC and IGLOO 2 FPGAs support Flash*Freeze technology for
      implementing low-power solutions.</p>
                        <p class="- topic/p p">Flash*Freeze mode is an ultra-low power static mode with the lowest
                        standby power of 1.92 mW. It allows easy entry and exit from ultra-low power
                        static mode while retaining SRAM content, I/O state, and register data,
                        significantly reducing power. </p><p class="- topic/p p">For more information about Flash*Freeze mode, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/SoC/microsemi_smartfusion2_igloo2_fpga_low_power_design_user_guide_ug0444_v5.pdf" target="_blank" rel="external noopener">SmartFusion2 and IGLOO2 FPGA Low-Power Design User Guide </a>
      </span> .</p><p class="- topic/p p">Fabric SRAMs — both the Large SRAM (LSRAM) instances of RAM1xK18 and the Micro SRAM (μSRAM)
                                    instances of RAM64x18 — can be placed into Suspend mode or Sleep
                                    mode. These SRAMs are grouped in rows in Libero SoC devices.</p></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__GUID-5D7E6296-A436-4653-A3B0-5AE3114022E0" xml:lang="en-US" lang="en-US" id="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575">
    <h3 class="- topic/title title topictitle3" id="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__GUID-5D7E6296-A436-4653-A3B0-5AE3114022E0" style="display:inline-block">3.6.4.1 uRAM/LSRAM State</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=uRAM%2FLSRAM%20State">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">The following table describes the uRAM/LSRAM State options.</p>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__TABLE_IGF_YMF_H4B" data-ofbid="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__TABLE_IGF_YMF_H4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-41. </span></span><span class="table--title" id="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__GUID-76F14AB6-4FE7-4E8B-B0C6-03C0AE2ECAD7">uRAM/LSRAM State Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__TABLE_IGF_YMF_H4B__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__TABLE_IGF_YMF_H4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__TABLE_IGF_YMF_H4B__entry__1">Sleep</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__TABLE_IGF_YMF_H4B__entry__2">Selects Sleep mode. LSRAM and uSRAM contents are not
                            retained.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__TABLE_IGF_YMF_H4B__entry__1">Suspend</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575__TABLE_IGF_YMF_H4B__entry__2">Selects Suspend mode. LSRAM and uSRAM contents are retained.</td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__GUID-AD5290CE-209C-4885-8562-E0CAD4EE8A95" xml:lang="en-US" lang="en-US" id="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D">
    <h3 class="- topic/title title topictitle3" id="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__GUID-AD5290CE-209C-4885-8562-E0CAD4EE8A95" style="display:inline-block">3.6.4.2 MSS Clock Source</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=MSS%20Clock%20Source">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">The lower the frequency, the lower the power. However, some peripherals, such as SPI or
            MMUART, can remain active. In these cases, you might need a higher MSS clock frequency
            (for example, to meet the baud rate for MMUART).</p>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__TABLE_DTL_TNF_H4B" data-ofbid="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__TABLE_DTL_TNF_H4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-42. </span></span><span class="table--title" id="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__GUID-1794D554-38BD-4BB5-8AF3-D310D8DFD080">MSS Clock Source Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__TABLE_DTL_TNF_H4B__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__TABLE_DTL_TNF_H4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__TABLE_DTL_TNF_H4B__entry__1">On-Chip 1 MHz RC Oscillator</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__TABLE_DTL_TNF_H4B__entry__2">Uses the on-chip 1 MHz RC oscillator block.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__TABLE_DTL_TNF_H4B__entry__1">On-Chip 50 MHz RC Oscillator</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D__TABLE_DTL_TNF_H4B__entry__2">Uses the on-chip 50 MHz RC oscillator block.</td>
                    </tr>
                </tbody></table></div>
    </div>
</article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__GUID-8CF9C827-DAA5-4D9E-9F7A-6E7F30BF710D" xml:lang="en-US" lang="en-US" id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1"><h2 class="- topic/title title topictitle2" id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__GUID-8CF9C827-DAA5-4D9E-9F7A-6E7F30BF710D" style="display:inline-block">3.6.5 Configure Register Lock Bits</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Configure%20Register%20Lock%20Bits">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">For SmartFusion 2, IGLOO 2, and RTG4 devices, use the Register Lock Bits Configuration
            tool to lock MSS, SERDES, and FDDR configuration registers to prevent them from being
            overwritten by initiators that access these registers. The register lock bits are set in
            a text file (<code class="+ topic/ph pr-d/codeph ph codeph">*.txt</code>) and imported into a SmartFusion 2/IGLOO 2
            project.</p>
        <ol class="- topic/ol ol" id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__OL_B3B_XSF_H4B" data-ofbid="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__OL_B3B_XSF_H4B">
            <li class="- topic/li li" id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__GUID-4403AF60-33EA-4601-826C-77033F1C4EA1" data-ofbid="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__GUID-4403AF60-33EA-4601-826C-77033F1C4EA1">From the Design Flow window, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configure Register Lock
                    Bits</span> to display the Register Lock Bits Setting dialog box. <figure class="- topic/fig fig fignone" id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__FIG_O24_XSF_H4B" data-ofbid="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__FIG_O24_XSF_H4B">
                    <div class="- topic/p p">
                        <figure class="- topic/fig fig fignone" id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__GUID-8F3F1D37-5095-44E4-AC26-524F885BF7F9" data-ofbid="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__GUID-8F3F1D37-5095-44E4-AC26-524F885BF7F9"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-82. <span id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__GUID-93000FD6-AEE1-40B3-9B6A-5F89AB6EDFFF" class="fig--title">Register Lock Bits
                                Settings Dialog Box</span></span></figcaption>
                            
                            <p class="- topic/p p"><img class="- topic/image image" id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__IMAGE_JGS_ZJG_14B" src="GUID-4D2B7079-B664-4C72-AFF2-6A1D3DEA5F64-low.jpg" height="136" width="542" alt="???"/></p>
                        </figure>
                    </div>
                </figure></li>
            <li class="- topic/li li" id="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__GUID-B23B3AA8-B8CE-438A-AC52-2254825337FC" data-ofbid="GUID-A3378CFC-90A5-4503-9504-06038D1171E1__GUID-B23B3AA8-B8CE-438A-AC52-2254825337FC">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Browse</span> button to navigate to a text
                    (<code class="+ topic/ph pr-d/codeph ph codeph">*.txt</code>) file that contains the Register Lock Bit settings.</li>
        </ol>
    </div><article class="- topic/topic topic nested2" aria-labelledby="GUID-14E91E7E-5528-426E-9918-D9FE3D69948B__GUID-3E9DD161-8983-4626-A80C-EF49D14D4C09" xml:lang="en-US" lang="en-US" id="GUID-14E91E7E-5528-426E-9918-D9FE3D69948B"><h3 class="- topic/title title topictitle3" id="GUID-14E91E7E-5528-426E-9918-D9FE3D69948B__GUID-3E9DD161-8983-4626-A80C-EF49D14D4C09" style="display:inline-block">3.6.5.1 Register Lock Bit Text File Template</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Register%20Lock%20Bit%20Text%20File%20Template">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">An initial Configuration Lock Bit file can be generated from the Design Flow window by clicking
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Generate FPGA Array Data</span>.</p><p class="- topic/p p">The initial (default) file is named
                <code class="+ topic/ph pr-d/codeph ph codeph">&lt;proj_location&gt;/designer/&lt;root&gt;/&lt;root&gt;_init_config_lock_bits.txt</code>.
            Edit this file to ensure that the lock bits are set to “0” for all register bits you
            want to lock. After editing the file, save it as a <code class="+ topic/ph pr-d/codeph ph codeph">*.txt</code> file with a
            different name, and then import the file into the project using the Register Lock Bit
            Settings dialog box (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Flow window &gt; Configure Register Lock
                Bits</span>).</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-4F80D2D5-033A-4CD7-83D7-76A0E07632CA" xml:lang="en-US" lang="en-US" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191"><h3 class="- topic/title title topictitle3" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-4F80D2D5-033A-4CD7-83D7-76A0E07632CA" style="display:inline-block">3.6.5.2 Register Lock Bit File Syntax</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Register%20Lock%20Bit%20File%20Syntax">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">A valid entry in the Lock Bit Configuration file is defined as a &lt;lock_parameters&gt; &lt; lock bit value&gt; pair.</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-56D0E5A0-DBD2-4209-B2E7-F0874478B575" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-56D0E5A0-DBD2-4209-B2E7-F0874478B575">If the lock bit is for a register, the parameter name is defined as: <code class="+ topic/ph pr-d/codeph ph codeph">&lt;Physical block name&gt;_&lt;register name&gt;_LOCK</code></li><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-7791F33A-C96F-4DA4-8C0B-DA0A87F973EF" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-7791F33A-C96F-4DA4-8C0B-DA0A87F973EF">If the lock bit is for a field, the parameter name is defined as: <code class="+ topic/ph pr-d/codeph ph codeph">&lt;Physical block name&gt;_&lt;register name&gt;_&lt;field name&gt;_LOCK</code></li></ul><p class="- topic/p p">The physical block name can vary with device family and device (see the following table).</p><div class="table-container"><table class="- topic/table table frame-all" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__TABLE_AY3_WFC_34B" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__TABLE_AY3_WFC_34B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-43. </span></span><span class="table--title" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-4F5EF163-50A6-4E71-AE2F-DED0EEF62762">Physical Block Names</span></caption><colgroup><col style="width:39.525691699604735%"/><col style="width:60.47430830039525%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__TABLE_AY3_WFC_34B__entry__1">Family</th><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__TABLE_AY3_WFC_34B__entry__2">Name</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__TABLE_AY3_WFC_34B__entry__1">SmarftFusion 2 and IGLOO 2 devices</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__TABLE_AY3_WFC_34B__entry__2"><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-74EEA577-3562-4B3B-9916-7C53A8D37A1C" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-74EEA577-3562-4B3B-9916-7C53A8D37A1C">MSS</li><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-263DD99E-88F0-4E26-A778-974B5529D9AC" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-263DD99E-88F0-4E26-A778-974B5529D9AC">FDDR</li><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-4933537E-9383-4823-8390-103542690294" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-4933537E-9383-4823-8390-103542690294">SERDES_IF_x (where x is 0, 1, 2, or 3 to indicate
                                    the physical SERDES location) for SmartFusion 2 and IGLOO 2
                                    010/025/050/150 devices.</li><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-17B07F95-481E-4F72-894B-701CD0C49BD5" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-17B07F95-481E-4F72-894B-701CD0C49BD5">SERDES_IF2 060/090 devices (only one SERDES block
                                    per device for SmartFusion 2 and IGLOO 2 devices).</li></ul></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__TABLE_AY3_WFC_34B__entry__1">RTG4 devices</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__TABLE_AY3_WFC_34B__entry__2"><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-A7B905AB-4168-4B60-A41E-0333FDAC1546" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-A7B905AB-4168-4B60-A41E-0333FDAC1546">FDDR_E</li><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-7F07AEEF-06A6-416E-9B05-D2D97D72A8D3" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-7F07AEEF-06A6-416E-9B05-D2D97D72A8D3">FDDR_W</li><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-87C73C04-A8E3-4589-A613-A2149A949F97" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-87C73C04-A8E3-4589-A613-A2149A949F97">PCIEx (where x is 0,1 to indicate the physical SERDES location)</li><li class="- topic/li li" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-9F818459-23E3-47E9-BBA3-A006CE957A9F" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-9F818459-23E3-47E9-BBA3-A006CE957A9F">NPSSx (where x is 0,1,2,3 to indicate the physical SERDES location)</li></ul></td></tr></tbody></table></div><p class="- topic/p p">Setting the lock bit value to ‘1’ indicates that the register can be written. Setting it to “0” indicates that the register cannot be written (locked). Lines starting with “#” or “;” are comments. Empty lines are permitted in the Lock Bit Configuration file.</p><figure class="- topic/fig fig fignone" id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-8CD3D5DB-109B-4210-A204-B0267E3F1F56" data-ofbid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-8CD3D5DB-109B-4210-A204-B0267E3F1F56"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-83. <span id="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191__GUID-7E3A9870-9DE6-4CFE-942F-7F1CCA355FBE" class="fig--title">Lock Bit Configuration File</span></span></figcaption><p class="- topic/p p"><img class="- topic/image image" src="GUID-27420887-FC56-4E93-95C6-4F43D1FC3DCC-low.jpg" height="414" width="447" alt="???"/></p></figure></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__GUID-7814E122-2E54-4A6B-9A5C-B1D3009411D9" xml:lang="en-US" lang="en-US" id="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732"><h3 class="- topic/title title topictitle3" id="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__GUID-7814E122-2E54-4A6B-9A5C-B1D3009411D9" style="display:inline-block">3.6.5.3 Validating the Register Lock Bits
                                                Configuration File</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Validating%20the%20Register%20Lock%20Bits%20Configuration%20File">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">During Map File generation (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Flow window &gt; Generate FPGA Array
                                                  Data</span>), Libero SoC validates the
                                                  Register Lock Bit Configuration file and displays
                                                  the following error messages if it encounters an
                                                  issue.</p>
                                                <div class="table-container"><table class="- topic/table table frame-all" id="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B" data-ofbid="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-44. </span></span><span class="table--title" id="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__GUID-37B27E67-C6C3-4B64-883A-0FD94BB817A1">Error Messages</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                                                  <tr class="- topic/row">
                                                  <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__1">Error Message</th>
                                                  <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__2">Description</th>
                                                  </tr>
                                                  </thead><tbody class="- topic/tbody tbody">
                                                  <tr class="- topic/row">
                                                  <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__1">Error: Invalid parameter name
                                                  ‘&lt;param&gt;’ while reading register lock bits
                                                  configuration file &lt;file name&gt;</td>
                                                  <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__2">Libero SoC found an invalid parameter name
                                                  in the file specified.</td>
                                                  </tr>
                                                  <tr class="- topic/row">
                                                  <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__1">Error: Invalid value ‘&lt;value&gt;’ for
                                                  parameter ‘&lt;param&gt;’ while reading register
                                                  lock bits configuration file &lt;file
                                                  name&gt;</td>
                                                  <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__2">Libero SoC found an invalid parameter value
                                                  in the file specified.</td>
                                                  </tr>
                                                  <tr class="- topic/row">
                                                  <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__1">Error: Parameter ‘&lt;param&gt;’ cannot be
                                                  set to '1', while reading register lock bits
                                                  configuration file &lt;file name&gt;</td>
                                                  <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__2">The value of SERDES register fields
                                                  *K_BRIDGE_SPEED is set by the SERDES Configurator
                                                  to “0” and cannot be changed. It is illegal to
                                                  change the value to “1”.</td>
                                                  </tr>
                                                  <tr class="- topic/row">
                                                  <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__1">Error: Parameter ‘&lt;param&gt;’ cannot be
                                                  set to '1', while reading register lock bits
                                                  configuration file &lt;file name&gt;</td>
                                                  <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732__TABLE_ITS_XHC_34B__entry__2">The value of SERDES register fields
                                                  *K_BRIDGE_SPEED is set by the SERDES Configurator
                                                  to “0” and cannot be changed. It is illegal to
                                                  change the value to “1”.</td>
                                                  </tr>
                                                  </tbody></table></div></div></article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C__GUID-32C01AD2-8AF8-4ED0-8C97-66C44FB5A018" xml:lang="en-US" lang="en-US" id="GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C"><h2 class="- topic/title title topictitle2" id="GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C__GUID-32C01AD2-8AF8-4ED0-8C97-66C44FB5A018" style="display:inline-block">3.6.6 Constraint Flow in Implementation</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Constraint%20Flow%20in%20Implementation">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p"></p></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-E2525AD4-BAD3-48E9-85F8-FC44A9057D6D" xml:lang="en-US" lang="en-US" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16"><h3 class="- topic/title title topictitle3" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-E2525AD4-BAD3-48E9-85F8-FC44A9057D6D" style="display:inline-block">3.6.6.1 Design State Invalidation</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Design%20State%20Invalidation">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Libero SoC Design Flow window displays status icons to indicate the status of the design state. For any status other than a successful run, the status icon is identified with a tooltip to give you additional information.</p><div class="table-container"><table class="- topic/table table frame-none" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84" data-ofbid="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84" data-cols="4"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-45. </span></span><span class="table--title" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-D9D67AB9-C290-46BF-AEAE-96C524F99F08">Design Flow Window Status Icons and Tooltips</span></caption><colgroup><col style="width:13.793103448275861%"/><col style="width:17.24137931034483%"/><col style="width:21.931034482758623%"/><col style="width:47.03448275862069%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__1">Status Icon</th>
                        <th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__2">Tooltip</th>
                        <th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__3">Description</th>
                        <th class="- topic/entry entry colsep-0 rowsep-1" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__4">Possible Causes/Remedy</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody valign-top">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__1">
                            <p class="- topic/p p">N/A</p>
                        </td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__2">
                            <p class="- topic/p p">Tool has not run yet.</p>
                        </td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__3">
                            <p class="- topic/p p">NEW state.</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__4">
                            <p class="- topic/p p">Tool has not run or it has been cleaned.</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__1"><img class="- topic/image image" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__IMAGE_GBT_RGT_2QB" src="GUID-8C2001D7-E5F7-418C-AE0C-330CEB66F2B2-low.jpg" height="24" width="32" alt="???"/></td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__2">
                            <p class="- topic/p p">Tool runs successfully.</p>
                        </td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__3">
                            <p class="- topic/p p">Tool runs with no errors. PASS state.</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__4">
                            <p class="- topic/p p">N/A</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__1">
                            <img class="- topic/image image break" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__IMAGE_QSH_HXB_DQB" src="GUID-9B045B8C-6903-4143-B6D9-97D284F44AF3-low.png"/>
                        </td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__2">Tool forced by user to complete
                            state.</td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__3">Force updates the tools state to
                            PASS state.</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__4">Only for Synthesize/Compile and
                            Place and Route tools. The remaining tools do not change states</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__1"><img class="- topic/image image" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__IMAGE_NQB_5XG_QNB" src="GUID-D0D02298-FF20-4061-8B96-AA2C6EC24627-low.jpg" height="23" width="28" alt="???"/></td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__2">
                            <p class="- topic/p p">Varies with the tool.</p>
                        </td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__3">
                            <p class="- topic/p p">Tool runs but with Warnings.</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__4">
                            <p class="- topic/p p">Varies with the tool (For example, for the Compile Netlist step, not
                                all I/Os are assigned and locked).</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__1"><img class="- topic/image image" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__IMAGE_OQB_5XG_QNB" src="GUID-66AA65B5-614E-4C53-94DD-FE572620D263-low.jpg" height="21" width="26" alt="???"/></td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__2">
                            <p class="- topic/p p">Tool Fails.</p>
                        </td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__3">
                            <p class="- topic/p p">Tool fails to run.</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__4">
                            <p class="- topic/p p">Invalid command options or switches, invalid design objects, invalid
                                design constraints.</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__1"><img class="- topic/image image" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__IMAGE_PQB_5XG_QNB" src="GUID-6A608952-D05E-451E-8266-0FEAC7F913A6-low.jpg" height="26" width="26" alt="???"/></td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__2">
                            <p class="- topic/p p">Design State is Out of Date.</p>
                        </td>
                        <td class="- topic/entry entry align-left colsep-1 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__3">
                            <p class="- topic/p p">Tool state changes from PASS to OUT OF DATE.</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__4">
                            <p class="- topic/p p">Since the last successful run, design source design files, constraint
                                files or constraint file/tool association, constraint files order,
                                tool options, and/or project settings have changed.</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__1"><img class="- topic/image image" id="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__IMAGE_QQB_5XG_QNB" src="GUID-8CFA5EFF-945A-4614-A15A-F769B1360AF3-low.jpg" height="21" width="24" alt="???"/></td>
                        <td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__2">
                            <p class="- topic/p p">Timing Constraints have not been met.</p>
                        </td>
                        <td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__3">
                            <p class="- topic/p p">Timing Verification runs successfully but the design fails to meet
                                timing requirements.</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16__GUID-8A73D820-09ED-4038-BB90-EB77F176FF84__entry__4">
                            <p class="- topic/p p">Design fails Timing Analysis. Design has either set-up or hold time
                                violations or both. See <a class="- topic/xref xref" href="https://coredocs.s3.amazonaws.com/Libero/pf_2_2_0/Tool/pf_timing_constr_flow_ug.pdf" target="_blank" rel="external noopener">PolarFire FPGA Timing Constraints
                                    User Guide</a> on how to resolve the timing violations.</p>
                        </td>
                    </tr>
                </tbody></table></div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-B572F18D-4AE6-40E0-88D6-7D612C4BE6BC" xml:lang="en-US" lang="en-US" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218"><h3 class="- topic/title title topictitle3" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-B572F18D-4AE6-40E0-88D6-7D612C4BE6BC" style="display:inline-block">3.6.6.2 Constraints and Design Invalidation</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Constraints%20and%20Design%20Invalidation">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">A tool in the Design Flow changes from a PASS state (green check mark) to an OUT OF DATE state when a source file or setting affecting the outcome of that tool has changed.</p><p class="- topic/p p">The out-of-date design state is identified by the <img class="- topic/image image" src="GUID-9F3A18CA-0442-4355-B9B3-005B74519CE4-low.jpg" height="24" width="24" alt="???"/> icon in the Design Flow window. Sources and/or settings are defined as:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-83CC8F46-076D-4FDE-A638-FD39846D78AA" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-83CC8F46-076D-4FDE-A638-FD39846D78AA">HDL sources (for Synthesis), gate level netlist (for Compile), and Smart Design components</li></ul><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-AE22B71E-6EDA-495D-A9B5-B70F71F66B83" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-AE22B71E-6EDA-495D-A9B5-B70F71F66B83">Design Blocks (<code class="+ topic/ph pr-d/codeph ph codeph">*.cxz</code> files) –
                low-level design units that might have completed Place and Route and re-used as
                components in a higher level design</li><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-C6D5222D-C842-4158-968A-A2B168368F33" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-C6D5222D-C842-4158-968A-A2B168368F33">Constraint files associated with a tool</li><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-EBBECFC7-EB06-4CB4-A694-D01CD8D32338" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-EBBECFC7-EB06-4CB4-A694-D01CD8D32338">Upstream tools in the Design Flow:<ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-4651F0C4-DC25-4339-805B-AA6FB0CD3622" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-4651F0C4-DC25-4339-805B-AA6FB0CD3622">If the tool state of a Design Flow tool changes from PASS to OUT OF DATE, the tool states of all the tools below it in the Design Flow, if already run and are in PASS state, also change to OUT OF DATE with appropriate tooltips. For example, if the Synthesis tool state changes from PASS to OUT OF DATE, the tool states of Place and Route tool as well as all the tools below it in the Design Flow change to OUT OF DATE.<ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-6B26349E-3C0A-4CA7-A86B-611D064DE925" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-6B26349E-3C0A-4CA7-A86B-611D064DE925">If a Design Flow tool is CLEANED, the tool states of all the tools below it in the Design Flow, if already run, change from PASS to OUT OF DATE.</li><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-20D12D31-D604-4D7E-87D9-AAFDEB31D480" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-20D12D31-D604-4D7E-87D9-AAFDEB31D480">If a Design Flow tool is rerun, the tool states of all the tools below it in the Design Flow, if already run, are CLEANED.</li></ul></li></ul><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-18BD9796-D877-4B21-81DD-2FE9A7C23BA2" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-18BD9796-D877-4B21-81DD-2FE9A7C23BA2">Tool Options<ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-327F4045-1B6B-462A-BA64-7069B81EAABB" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-327F4045-1B6B-462A-BA64-7069B81EAABB">If the configuration options of a Design Flow tool (right-click the tool and choose <strong class="+ topic/ph hi-d/b ph b">Configure Options</strong>) are modified, the tool states of that tool and all the other tools below it in the Design Flow, if already run, are changed to OUT OF DATE with appropriate tooltips.</li></ul></li><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-0AF5AB91-1B1A-41F6-845B-B138B8391C34" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-0AF5AB91-1B1A-41F6-845B-B138B8391C34">Project Settings:<ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-D96699D7-A334-4EEE-89BE-ABE8E22A8705" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-D96699D7-A334-4EEE-89BE-ABE8E22A8705">Device selection</li><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-3AA55525-499C-4E3C-847E-6D8F52F37210" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-3AA55525-499C-4E3C-847E-6D8F52F37210">Device settings</li><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-0F0E6567-533F-410D-AFC4-C54B010BFF50" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-0F0E6567-533F-410D-AFC4-C54B010BFF50">Design Flow</li><li class="- topic/li li" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-696CBAE1-507C-49C6-ACE7-EB62700E643B" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-696CBAE1-507C-49C6-ACE7-EB62700E643B">Analysis operating conditions</li></ul></li></ul></li></ul><div class="table-container"><table class="- topic/table table" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665" data-cols="4"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-46. </span></span><span class="table--title" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-B4485AD2-DED9-43CD-BB4D-3874529E4D31">Design Flow Project Settings</span></caption><colgroup><col style="width:25%"/><col style="width:16%"/><col style="width:28.999999999999996%"/><col style="width:30%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1">Setting Changed</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2">Note</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3">Design Flow Tools Affected</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4">New State of the Affected Design Flow Tools</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody valign-top"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Die</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"><p class="- topic/p p">Part# is changed</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">All</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">CLEANED/NEW</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Package</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"><p class="- topic/p p">Part# is changed</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">All</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">CLEANED/NEW</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Speed</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"><p class="- topic/p p">Part# is changed</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">All</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">CLEANED/NEW</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Core Voltage</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"><p class="- topic/p p">Part# is changed</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">All</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">CLEANED/NEW</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Range</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"><p class="- topic/p p">Part# is changed</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">All</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">CLEANED/NEW</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Default I/O Technology</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">Synthesize, and all tools below it.</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">OUT OF DATE</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Reserve Pins for Probes</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">Place and Route, and all tools below it.</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">OUT OF DATE</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">PLL Supply Voltage (V)</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">Verify Power, Generate FPGA Array Data and all other “Program and Debug Design” tools below
                                it.</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">OUT OF DATE</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Power On Reset Delay</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">Generate FPGA Array Data and all other “Program and Debug Design” tools below it.</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">OUT OF DATE</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">System controller suspended mode</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">Generate FPGA Array Data and all other “Program and Debug Design” tools below it.</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">OUT OF DATE</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Preferred Language</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">None</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">N/A</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Enable synthesis</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">All</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">OUT OF DATE</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Synthesis gate level netlist format</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">Synthesize</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">CLEANED/NEW</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Reports (Maximum number of high fanout nets to be displayed)</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">None</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">N/A</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Abort flow if errors are found in PDC</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">None</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">N/A</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Abort flow if errors are found in SDC</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">None</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">N/A</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Temperature range (C)</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">Verify Timing, Verify Power</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">OUT OF DATE</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1"><p class="- topic/p p">Core voltage range (V)</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3"><p class="- topic/p p">Verify Timing, Verify Power</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4"><p class="- topic/p p">OUT OF DATE</p></td></tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__1">Default I/O voltage range</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__2"></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__3">
                            <p class="- topic/p p">Verify Timing, Verify Power</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-52269E67-D3DB-4441-8DCA-B6032CAF7665__entry__4">OUT OF DATE</td>
                    </tr></tbody></table></div>
        <div class="- topic/note note notype note_notype" id="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-21B2F6B1-9009-4B4B-859D-3383A1F93197" data-ofbid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218__GUID-21B2F6B1-9009-4B4B-859D-3383A1F93197"><span class="note__title">Note:</span> Cleaning a tool means the output files from that tool are deleted including log and
            report files, and the tool’s state is changed to NEW.</div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-9659780B-F381-45F6-B29E-F2A4321F90DF__GUID-325F2D03-C9DF-48B9-A4C7-9300A5B56682" xml:lang="en-US" lang="en-US" id="GUID-9659780B-F381-45F6-B29E-F2A4321F90DF"><h3 class="- topic/title title topictitle3" id="GUID-9659780B-F381-45F6-B29E-F2A4321F90DF__GUID-325F2D03-C9DF-48B9-A4C7-9300A5B56682" style="display:inline-block">3.6.6.3 Check Constraints</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Check%20Constraints">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">When a constraint file is checked, the Constraint Checker does the following:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-9659780B-F381-45F6-B29E-F2A4321F90DF__GUID-8B79D5F9-7CEA-4252-815E-E4B3FCF07D08" data-ofbid="GUID-9659780B-F381-45F6-B29E-F2A4321F90DF__GUID-8B79D5F9-7CEA-4252-815E-E4B3FCF07D08">Checks the syntax</li><li class="- topic/li li" id="GUID-9659780B-F381-45F6-B29E-F2A4321F90DF__GUID-BC4AE8C3-1C78-455C-8580-845A7D4EB373" data-ofbid="GUID-9659780B-F381-45F6-B29E-F2A4321F90DF__GUID-BC4AE8C3-1C78-455C-8580-845A7D4EB373">Compares the design objects (pins, cells, nets,
                ports) in the constraint file versus the design objects in the netlist (RTL or
                post-layout ADL netlist). Any discrepancy (For example, constraints on a design
                object which does not exist in the netlist) are flagged as errors and reported in
                the *_sdc.log file.</li></ul></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-9F4E26B0-B1E4-4A9E-8EE8-9C142DA32684" xml:lang="en-US" lang="en-US" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC">
    <h3 class="- topic/title title topictitle3" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-9F4E26B0-B1E4-4A9E-8EE8-9C142DA32684" style="display:inline-block">3.6.6.4 Design State and Constraints Check</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Design%20State%20and%20Constraints%20Check">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">Constraints can be checked only when the design is in the right state.</p>
        <div class="table-container"><table class="- topic/table table" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1" data-ofbid="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1" data-cols="5"><caption></caption><colgroup><col style="width:20%"/><col style="width:17%"/><col style="width:23%"/><col style="width:23%"/><col style="width:17%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__1">Constraint Type</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__2">Check for Tools</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__3">Required Design State Before Checking</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__4">Netlist Used for Design Objects Checks</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__5">Check Result</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody valign-top">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__1">
                            <p class="- topic/p p">I/O Constraints</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__2">
                            <p class="- topic/p p">Place and Route</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__3">
                            <p class="- topic/p p">Post-Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__4">
                            <p class="- topic/p p">ADL Netlist</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__5">
                            <p class="- topic/p p">Reported in Libero Log Window</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__1">
                            <p class="- topic/p p">Floorplanning Constraints</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__2">
                            <p class="- topic/p p">Place and Route</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__3">
                            <p class="- topic/p p">Post-Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__4">
                            <p class="- topic/p p">ADL Netlist</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__5">
                            <p class="- topic/p p">par_sdc.log</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__1" rowspan="3">
                            <p class="- topic/p p">Timing Constraints</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__2">
                            <p class="- topic/p p">Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__3">
                            <p class="- topic/p p">Pre-Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__4">
                            <p class="- topic/p p">RTL Netlist</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__5">
                            <p class="- topic/p p">synthesis_sdc.l og</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__2">
                            <p class="- topic/p p">Place and Route</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__3">
                            <p class="- topic/p p">Post-Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__4">
                            <p class="- topic/p p">ADL Netlist</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__5">
                            <p class="- topic/p p">par_sdc.log</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__2">
                            <p class="- topic/p p">Timing Verification</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__3">
                            <p class="- topic/p p">Post-Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__4">
                            <p class="- topic/p p">ADL Netlist</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__5">
                            <p class="- topic/p p">vt_sdc.log</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__1">
                            <p class="- topic/p p">Netlist Attributes</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__2">
                            <p class="- topic/p p">FDC Check</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__3">
                            <p class="- topic/p p">Pre-Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__4">
                            <p class="- topic/p p">RTL Netlist</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__5">
                            <p class="- topic/p p">Libero Message Window</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__1">
                            <p class="- topic/p p">Netlist Attributes</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__2">
                            <p class="- topic/p p">NDC Check</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__3">
                            <p class="- topic/p p">Pre-Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__4">
                            <p class="- topic/p p">RTL Netlist</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-BE5C5F72-6B3D-41EF-B3E2-3F913D82D8C1__entry__5">
                            <p class="- topic/p p">Reported in Libero Log Window</p>
                        </td>
                    </tr>
                </tbody></table></div>
        <div class="- topic/p p">A pop-up message appears when the check is made, and the design flow has not reached the
            right state.<figure class="- topic/fig fig fignone" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__FIG_NKD_PMZ_PNB" data-ofbid="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__FIG_NKD_PMZ_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-84. <span id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__GUID-8B0F06D1-A9A2-480F-A743-1019ADEC38CE" class="fig--title">Pop-Up Message: Design State
                    Insufficient for Constraints Check Operation</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC__IMAGE_OKD_PMZ_PNB" src="GUID-8845D3D5-6657-4A76-9FBD-E7BEC2226088-low.jpg"/>
            </figure></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-DD8F9E38-3821-49FF-966B-4C5FACBEDF71" xml:lang="en-US" lang="en-US" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73">
    <h3 class="- topic/title title topictitle3" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-DD8F9E38-3821-49FF-966B-4C5FACBEDF71" style="display:inline-block">3.6.6.5 Edit Constraints</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Edit%20Constraints">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">Click the <strong class="+ topic/ph hi-d/b ph b">Edit with I/O Editor/Chip Planner/Constraint Editor </strong>button to edit
            existing and add new constraints. Except for the Netlist Attribute constraints (*.fdc
            and *.ndc) file, which cannot be edited by an interactive tool, all other constraint
            types can be edited with an Interactive Tool. The *.fdc and *.ndc files can be edited
            using the Libero SoC Text Editor.</p>
        <ul class="- topic/ul ul" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__UL_YXX_RFT_2QB" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__UL_YXX_RFT_2QB">
            <li class="- topic/li li" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-56C2B5E2-82DA-4FB4-91E6-4B4DC8D4AE03" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-56C2B5E2-82DA-4FB4-91E6-4B4DC8D4AE03">The I/O Editor is the interactive tool to edit I/O Attributes, Chip Planner is the
                interactive tool to edit Floorplanning Constraints, and the Constraint Editor is the
                interactive tool to edit Timing Constraints.</li>
            <li class="- topic/li li" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6D1D7A4F-9E0A-46AB-8163-E5FCA165C6FD" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6D1D7A4F-9E0A-46AB-8163-E5FCA165C6FD">For Timing Constraints that can be associated to Synthesis, Place and Route, and
                Timing Verification, you need to specify which group of constraint files you want
                the Constraint Editor to read and edit:<ul class="- topic/ul ul" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__UL_WSW_SFT_2QB" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__UL_WSW_SFT_2QB">
                    <li class="- topic/li li" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6C04C7EF-2685-4338-9942-C4E55EB841C8" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6C04C7EF-2685-4338-9942-C4E55EB841C8"><strong class="+ topic/ph hi-d/b ph b">Edit Synthesis Constraints </strong>- reads associated Synthesis constraints
                        to edit.</li>
                    <li class="- topic/li li" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-F9D48FFD-B6FC-444E-80E0-FFECB42D8F3C" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-F9D48FFD-B6FC-444E-80E0-FFECB42D8F3C"><strong class="+ topic/ph hi-d/b ph b">Edit Place and Route Constraints </strong>- reads only the Place and Route
                        associated constraints.</li>
                    <li class="- topic/li li" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-10D5088B-4B21-42FB-BDD0-6EF04E357042" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-10D5088B-4B21-42FB-BDD0-6EF04E357042"><strong class="+ topic/ph hi-d/b ph b">Edit Timing Verification Constraints </strong>- reads only the Timing
                        Verification associated constraints.</li>
                </ul></li>
        </ul>
        <p class="- topic/p p">For the three SDC constraints files (a.sdc, b.sdc, and c.sdc, each with Tool Association
            as shown in the following table) when the Constraint Editor opens, it reads the SDC file
            based on your selection and the constraint file/tool association.</p>
        <div class="table-container"><table class="- topic/table table" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E" data-cols="4"><caption></caption><colgroup><col style="width:22%"/><col style="width:27%"/><col style="width:28.000000000000004%"/><col style="width:23%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__1"></th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__2"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Synthesis</strong></p></th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__3"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Place and Route</strong></p></th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__4"><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Timing Verification</strong></p></th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody valign-top">
                   
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__1"><p class="- topic/p p">a.sdc</p></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__2">—</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__3"><p class="- topic/p p">X</p></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__4"><p class="- topic/p p">X</p></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__1"><p class="- topic/p p">b.sdc</p></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__2"><p class="- topic/p p">X</p></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__3"><p class="- topic/p p">X</p></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__4">—</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__1"><p class="- topic/p p">c.sdc [target]</p></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__2"><p class="- topic/p p">X</p></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__3"><p class="- topic/p p">X</p></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-6B817B6D-690E-4F6A-8F7F-67E99FC61C8E__entry__4"><p class="- topic/p p">X</p></td>
                    </tr>
                </tbody></table></div>
        <ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-E4B74FEC-D98D-4E5B-9FDD-7208DDE3BF26" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-E4B74FEC-D98D-4E5B-9FDD-7208DDE3BF26"><strong class="+ topic/ph hi-d/b ph b">Edit Synthesis Constraints
                </strong>reads only the b.sdc and c.sdc when Constraint Editor opens.</li>
            <li class="- topic/li li" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-7B4D4048-D1B1-4503-91AF-FE364920B622" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-7B4D4048-D1B1-4503-91AF-FE364920B622"><strong class="+ topic/ph hi-d/b ph b">Edit Place and Route Constraints
                </strong>reads a.sdc, b.sdc, and c.sdc when Constraint Editor opens.</li>
            <li class="- topic/li li" id="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-E11972B9-B026-4EF1-8AF8-CC3ACD5F2622" data-ofbid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73__GUID-E11972B9-B026-4EF1-8AF8-CC3ACD5F2622"><strong class="+ topic/ph hi-d/b ph b">Edit Timing Verification
                    Constraints </strong>reads a.sdc and c.sdc when Constraint Editor opens.</li>
        </ul>
        <p class="- topic/p p">Constraints in the SDC constraint file that are read by the Constraint Editor and
            subsequently modified by you will be written back to the SDC file when you save the
            edits and close the Constraint Editor.</p>
        <p class="- topic/p p">When you add a new SDC constraint in the Constraint Editor, the new constraint is added
            to the c.sdc file, because it is set as target. If no file is set as target, Libero SoC
            creates a new SDC file to store the new constraint.</p>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-3F56B350-CF92-478F-800E-B5DC6374EB3D" xml:lang="en-US" lang="en-US" id="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640">
    <h3 class="- topic/title title topictitle3" id="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-3F56B350-CF92-478F-800E-B5DC6374EB3D" style="display:inline-block">3.6.6.6 Constraint Type and Interactive
        Tool</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Constraint%20Type%20and%20Interactive%20Tool">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="table-container"><table class="- topic/table table" id="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1" data-ofbid="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1" data-cols="4"><caption></caption><colgroup><col style="width:22%"/><col style="width:27%"/><col style="width:28.000000000000004%"/><col style="width:23%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__1">
                            <p class="- topic/p p">Constraint Type</p>
                        </th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__2">
                            <p class="- topic/p p">Interactive Tool for Editing</p>
                        </th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__3">
                            <p class="- topic/p p">Design Tool the Constraints File is Associated</p>
                        </th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__4">
                            <p class="- topic/p p">Required Design State Before Interactive Tool Opens for Edit</p>
                        </th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody valign-top">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__1">
                            <p class="- topic/p p">I/O Constraints</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__2">
                            <p class="- topic/p p">I/O Editor</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__3">
                            <p class="- topic/p p">Place and Route Tool</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__4">
                            <p class="- topic/p p">Post-Synthesis</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__1">
                            <p class="- topic/p p">Floorplanning Constraints</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__2">
                            <p class="- topic/p p">Chip Planner</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__3">
                            <p class="- topic/p p">Place and Route Tool</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__4">
                            <p class="- topic/p p">Post-Synthesis</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__1">
                            <p class="- topic/p p">Timing Constraints</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__2">
                            <p class="- topic/p p">SmartTime Constraints Editor</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__3">
                            <p class="- topic/p p">Synthesis Tool Place and Route Timing Verification</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__4">
                            <p class="- topic/p p">Pre-Synthesis Post-Synthesis Post-Synthesis</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__1">
                            <p class="- topic/p p">Netlist Attributes Synplify Netlist Constraint (*.fdc)</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__2">
                            <p class="- topic/p p">Interactive Tool Not Available Open the Text Editor to edit.</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__3">
                            <p class="- topic/p p">Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__4">
                            <p class="- topic/p p">Pre-Synthesis</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__1">
                            <p class="- topic/p p">Netlist Attributes Compile Netlist Constraint (*.ndc)</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__2">
                            <p class="- topic/p p">Interactive Tool Not Available Open the Text Editor to edit.</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__3">
                            <p class="- topic/p p">Synthesis</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-754B8A01-E373-49B0-94ED-6AAF6DFEDDF1__entry__4">
                            <p class="- topic/p p">Pre-Synthesis</p>
                        </td>
                    </tr>
                </tbody></table></div>
        <div class="- topic/p p">
            <div class="- topic/note note notype note_notype" id="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-879AF029-29E8-417A-8A1D-30A3AE786887" data-ofbid="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-879AF029-29E8-417A-8A1D-30A3AE786887"><span class="note__title">Note:</span> If the design is not in the proper
                state when <strong class="+ topic/ph hi-d/b ph b">Edit with &lt;Interactive tool&gt; </strong>is starts, a pop-up message
                appears.</div>
        </div>
        <p class="- topic/p p"><img class="- topic/image image" src="GUID-D27C4995-EF31-4DE6-B334-8C4E044DE7F3-low.jpg" height="141" width="394" alt="???"/></p>
        <div class="- topic/p p">
            <div class="- topic/note note notype note_notype" id="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-AE5C5481-2681-44B1-8641-9A97A1A8D117" data-ofbid="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640__GUID-AE5C5481-2681-44B1-8641-9A97A1A8D117"><span class="note__title">Note:</span> When an interactive tool is opened for editing, the Constraint Manager is
                disabled. Close the Interactive Tool to return to the Constraint Manager.</div>
        </div>
    </div>
</article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59__GUID-90096EA8-4020-4A63-844F-EBE4FB4B2092" xml:lang="en-US" lang="en-US" id="GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59"><h2 class="- topic/title title topictitle2" id="GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59__GUID-90096EA8-4020-4A63-844F-EBE4FB4B2092" style="display:inline-block">3.6.7 Place and Route</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Place%20and%20Route">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Double-click <strong class="+ topic/ph hi-d/b ph b">Place and Route </strong>to run Place and Route on your design with the default settings.</p></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-1D3807E7-CCE0-49E8-890F-8DF4A801A7B7" xml:lang="en-US" lang="en-US" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C">
    <h3 class="- topic/title title topictitle3" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-1D3807E7-CCE0-49E8-890F-8DF4A801A7B7" style="display:inline-block">3.6.7.1 Place and Route Options</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Place%20and%20Route%20Options">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="- topic/p p">To change your place and route settings from the Design Flow window, expand
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Implement Design</span>, right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Place and
                Route</span>, and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configure Options</span>. When the
            Layout Options dialog box appears, specify your settings, and then click
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>.<figure class="- topic/fig fig fignone" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__FIG_LFY_SPZ_PNB" data-ofbid="GUID-62533E96-F2EA-445D-96C2-DC146045845C__FIG_LFY_SPZ_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-85. <span id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-E2FB8FDA-A1E6-4A09-85A8-B1C67ED77079" class="fig--title">Layout Options Dialog
                    Box</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__IMAGE_MFY_SPZ_PNB" src="GUID-322A2054-9950-47D1-AD53-519E1F06F20B-low.jpg" width="328"/>
            </figure><figure class="- topic/fig fig fignone" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__FIG_GKP_VPZ_PNB" data-ofbid="GUID-62533E96-F2EA-445D-96C2-DC146045845C__FIG_GKP_VPZ_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-86. <span id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-A6D0AFE1-05DA-4256-B17F-4BF41E62C391" class="fig--title">Layout Options Dialog Box with
                    Block Flow Enabled</span></span></figcaption>
                
            </figure></div>
        <p class="- topic/p p"><img class="- topic/image image" src="GUID-322A2054-9950-47D1-AD53-519E1F06F20B-low.jpg" height="546" width="382" alt="???"/></p>
        <div class="- topic/p p">The following table describes the place and route options.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B" data-ofbid="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-47. </span></span><span class="table--title" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-716191D6-6082-4F2C-9F3A-CE80786FBEE6">Place and Route Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">Option</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">Timing-Driven</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">Timing-driven Place and Route strives to meet timing constraints
                                specified by you or generated automatically. Timing-driven Place and
                                Route delivers better performance than Standard Place and
                                    Route.<p class="- topic/p p">If you do not select this option, Libero SoC ignores
                                    timing constraints, although timing reports based on timing
                                    constraints can still be generated for the design.</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">Power-Driven</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">This option is available when Timing-Driven is checked. This
                                option runs the Power-Driven layout. This layout reduces dynamic
                                power while still maintaining timing constraints.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">I/O Register Combining</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">This option is available when Timing-Driven is checked. This
                                option combines any register directly connected to an I/O when it
                                has a timing Constraint. If multiple registers are directly
                                connected to a bi-directional I/O, select one register to combine in
                                the following order: input-data, output-data, output-enable.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">Global Pins Demotion</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">This option is available when Timing-Driven is checked. This
                                option allows the layout tool to select the most timing critical
                                pins on any Global network and moves them to the source that drives
                                the Global resource (proactively attempts to improve timing by
                                putting timing-critical pins onto routed resources).<p class="- topic/p p">If the driver
                                    for the global is a fabric register, the driver is replicated
                                    and the duplicate names are printed. Each set of names must be
                                    used in place of the original register in any specified timing
                                    constraint.</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">Driver Replication</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">This option is available when Timing-Driven is checked. This
                                option allows an algorithm to replicate critical net drivers to
                                reduce timing violations. The algorithm prints the list of registers
                                along with the duplicate names. Each set of names must be used in
                                place of the original register in any specified timing
                                constraint.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">High Effort Layout</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">This option is available when Timing-Driven is checked. This
                                option improves layout success, but increases layout runtime and can
                                impact timing performance.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">Repair Minimum Delay Violations</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">This option is available when Timing-Driven is checked. This
                                option repairs Minimum Delay violations (Timing-Driven Place and
                                Route option enabled) and performs an additional route. This is done
                                by increasing the length of routing paths and inserting routing
                                buffers to add delay to the top violating paths.<p class="- topic/p p">If this option is
                                    enabled, the programmable delays through I/Os are adjusted to
                                    meet hold time requirements from input to registers. For
                                    register-to-register paths, buffers are inserted.</p><p class="- topic/p p">The
                                    Repair tool analyzes paths iteratively with negative minimum
                                    delay slacks (hold time violations) and chooses suitable
                                    connections and locations to insert buffers. Not all paths can
                                    be repaired using this technique, but many common cases will
                                    benefit.</p><div class="- topic/p p">Even when this option is enabled, it will not
                                    repair a connection or path that:<ul class="- topic/ul ul" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__UL_B35_GTZ_PNB" data-ofbid="GUID-62533E96-F2EA-445D-96C2-DC146045845C__UL_B35_GTZ_PNB">
                                        <li class="- topic/li li" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-0B2A1F58-81A5-4120-B150-804CD770C075" data-ofbid="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-0B2A1F58-81A5-4120-B150-804CD770C075">Is a
                                            hardwired, preserved, or global net.</li>
                                        <li class="- topic/li li" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-A22140EB-4424-4838-BB23-AC113581B30B" data-ofbid="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-A22140EB-4424-4838-BB23-AC113581B30B">Has a
                                            sink pin, which is a clock pin.</li>
                                        <li class="- topic/li li" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-DF5C21B3-5681-4243-A3C4-CB09AD6D76B9" data-ofbid="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-DF5C21B3-5681-4243-A3C4-CB09AD6D76B9">Violates
                                            a maximum delay constraint (that is, the maximum delay
                                            slack for the pin is negative).</li>
                                        <li class="- topic/li li" id="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-F260D96A-EBFC-467F-944C-3BBA812C6240" data-ofbid="GUID-62533E96-F2EA-445D-96C2-DC146045845C__GUID-F260D96A-EBFC-467F-944C-3BBA812C6240">Can cause
                                            the maximum delay requirement for the sink pin to be
                                            violated (setup violations).</li>
                                    </ul></div><p class="- topic/p p">Typically, this option is enabled with the
                                    Incremental Layout option when a design’s maximum delay
                                    requirements are satisfied.</p><p class="- topic/p p">Every effort is made to avoid
                                    creating max-delay timing violations on worst case
                                    paths.</p><p class="- topic/p p">Min Delay Repair generates a report in the
                                    implementation directory that lists all the paths that were
                                    considered.</p><p class="- topic/p p">If your design continues to have internal hold
                                    time violations, rerun repair Minimum Delay Violations with
                                    Incremental Layout to analyze additional paths.</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">Incremental Layout</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">
                                <p class="- topic/p p">Uses previous placement data as the initial placement for the
                                    next run.</p>
                                <p class="- topic/p p">To preserve portions of your design, use Compile Points, which
                                    are RTL partitions of the design that you define before
                                    synthesis. The Synthesis tool treats each Compile Point as a
                                    block that allows you to preserve its structure and timing
                                    characteristics. By executing Layout in Incremental Mode,
                                    locations of previously placed cells and the routing of
                                    previously routed nets is preserved. Compile Points makes it
                                    easy to mark portions of a design as black boxes, and let you
                                    divide the design effort between designers or teams. For more
                                    information, see the <a class="- topic/xref xref" href="https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/fpga/synthesis-and-simulation/synplify-pro-me#documents" target="_blank" rel="external noopener">Synopsys FPGA Synthesis Pro ME User
                                        Guide</a>.</p>
                            </td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">Use Multiple Pass</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">Runs multiple passes of Place and Route to achieve the best
                                layout result. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configure</span> to specify the
                                criteria you want to use to determine the best layout
                                result.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__1">Block Creation</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-62533E96-F2EA-445D-96C2-DC146045845C__TABLE_JQN_BRC_34B__entry__2">This option is available only when the Block Creation option is
                                turned on (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project &gt; Project Settings &gt; Design Flow
                                    &gt; Enable Block Creation</span>). The value entered here
                                limits the number of row-global resources available in every
                                row-global region of the device. During Place and Route of the
                                block, the tool will not exceed this capacity on any row-global
                                region. The default value is the maximum number of row-globals. If
                                you enter a value lower than the maximum capacity (the default), the
                                layout of the block can integrate with the rest of the design if it
                                consumes the remaining row-global capacity.</td>
                        </tr>
                    </tbody></table></div></div>
    </div>
</article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-CDD2032F-B883-4BA4-ABE6-FABEF496421A" xml:lang="en-US" lang="en-US" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4"><h2 class="- topic/title title topictitle2" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-CDD2032F-B883-4BA4-ABE6-FABEF496421A" style="display:inline-block">3.6.8 Multiple Pass Layout Configuration</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Multiple%20Pass%20Layout%20Configuration">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Multiple Pass Layout attempts to improve layout quality by selecting results from a few number of
            Layout passes. This is done by running individual place and route multiple times with
            varying placement seeds and measuring the best results for the specified criteria.</p><p class="- topic/p p">When using Multiple Pass Layout, observe the following guidelines:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-80BE4B63-165A-4591-B3EA-C887FF062E65" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-80BE4B63-165A-4591-B3EA-C887FF062E65">Multiple Pass Layout saves your design file with
                                                the pass that has the best layout results. If you
                                                want to preserve your existing design state, you
                                                must save your design file with a different name
                                                before proceeding. To do this, select <strong class="+ topic/ph hi-d/b ph b">File &gt; Save
                                                  As</strong>.</li><li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-7C46E9AC-6CD7-4768-A1F0-55831799998F" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-7C46E9AC-6CD7-4768-A1F0-55831799998F">The following reports for each pass are written
                                                to the working directory to assist you in later
                                                analysis: timing, maximum delay timing violations,
                                                minimum delay timing violations, and power.<ul class="- topic/ul ul">
                                                  <li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-B2042B51-B7ED-4BEF-812E-41821C103DC0" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-B2042B51-B7ED-4BEF-812E-41821C103DC0"><code class="+ topic/ph pr-d/codeph ph codeph">&lt;root_module_name&gt;_timing_r&lt;runNum&gt;_s&lt;seedIndex&gt;.rpt</code></li>
                                                  <li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-15070A78-2957-4336-9C7C-914B8F97DDD1" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-15070A78-2957-4336-9C7C-914B8F97DDD1"><code class="+ topic/ph pr-d/codeph ph codeph">&lt;root_module_name&gt;_timing_violations_r&lt;runNum&gt;_s&lt;seedIndex&gt;.rpt</code></li>
                                                  <li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-685E13FA-3C5D-469C-8DDF-B043A20129B1" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-685E13FA-3C5D-469C-8DDF-B043A20129B1"><code class="+ topic/ph pr-d/codeph ph codeph">&lt;root_module_name&gt;_timing_violations_min_r&lt;runNum&gt;_s&lt;seedIndex&gt;.rpt</code></li>
                                                  <li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-519486D4-834E-4696-B521-69386A27695A" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-519486D4-834E-4696-B521-69386A27695A"><code class="+ topic/ph pr-d/codeph ph codeph">&lt;root_module_name&gt;_power_r&lt;runNum&gt;_s&lt;seedIndex&gt;.rpt</code></li>
                                                  <li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-47BF58D1-EDDB-4A9E-84E1-02BDF602CBAB" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-47BF58D1-EDDB-4A9E-84E1-02BDF602CBAB"><code class="+ topic/ph pr-d/codeph ph codeph">&lt;root_module_name&gt;_iteration_summary.rpt</code>
                                                  provides additional details about the saved
                                                  files.</li>
                                                </ul></li></ul><p class="- topic/p p">To configure multiple pass options:</p><ol class="- topic/ol ol" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-EF2930B0-B45A-49E3-A479-D18F9281E616" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-EF2930B0-B45A-49E3-A479-D18F9281E616"><li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-475CC851-D351-4AAB-8AF5-25447FEC8DE2" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-475CC851-D351-4AAB-8AF5-25447FEC8DE2">When running Layout, select the UI control in the
                                                Layout Options dialog box.</li><li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-346462A3-26C5-4E25-A11E-EC84D63CF9E0" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-346462A3-26C5-4E25-A11E-EC84D63CF9E0">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configure</span>. The Multi-Pass Configuration dialog box appears.<figure class="- topic/fig fig fignone" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__FIG_YYP_HVZ_PNB" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__FIG_YYP_HVZ_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-87. <span id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-5167B88D-1904-475B-97B3-5F85D6D8BBE6" class="fig--title">Multi-Pass Configuration Dialog Box</span></span></figcaption><img class="- topic/image image" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__IMAGE_ZYP_HVZ_PNB" src="GUID-7FCB1C6F-0A75-457E-B602-66D5A2E08A3A-low.jpg"/></figure></li><li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-3046CF59-ABBE-4396-B04A-035AB323AF2B" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-3046CF59-ABBE-4396-B04A-035AB323AF2B">Set the options in the following table and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>.</li></ol><div class="table-container"><table class="- topic/table table frame-all" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-48. </span></span><span class="table--title" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-61199E5E-DBF8-4F65-96B8-B05693637056">Multi-Pass Configuration Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Option</th><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Description</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Number of passes</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2"><p class="- topic/p p">Number of passes (iterations) using the slider. 1 is the minimum and 25 is the maximum.</p><p class="- topic/p p">Default: 5</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Start at seed index</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Index into the array of random seeds that is the starting point for the passes. If not
                                                  specified, the default behavior is to continue
                                                  from the last seed index that was used.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Measurement</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Measurement criteria against which you want to compare layout results.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Slowest clock</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Uses the slowest clock frequency in the design in each pass as the performance reference for
                                                  the layout pass.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Specific clock</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Uses a specific clock frequency as the performance reference for all layout passes.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Timing violations</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Timing Violations to use the pass that best meets the slack or timing-violations constraints. This is the default.<div class="- topic/note note notype note_notype" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-C1C56ADE-9F9C-4EA7-8C63-BB018464283A" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-C1C56ADE-9F9C-4EA7-8C63-BB018464283A"><span class="note__title">Note:</span> You must enter your own timing constraints through SmartTime or SDC.</div></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Maximum delay</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Examines timing violations (slacks) obtained from maximum delay analysis. This is the default.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Minimum delay</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Examines timing violations (slacks) obtained from minimum delay analysis.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Select by</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Slack criteria. Choices are:<ul class="- topic/ul ul" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__UL_DNW_2SJ_34B" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__UL_DNW_2SJ_34B"><li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-2A0DE37D-E0EB-49B5-A382-D444A179CB0C" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-2A0DE37D-E0EB-49B5-A382-D444A179CB0C">Worst Slack: Largest amount of negative slack (or least amount of positive slack if all constraints are met) for each pass is identified, and the largest value of all passes determines the best pass. (<em class="+ topic/ph hi-d/i ph i">Default</em>)</li><li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-755D6797-14E0-4BD9-A0F6-86C89AA314E5" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-755D6797-14E0-4BD9-A0F6-86C89AA314E5">Total Negative Slack: Sum of negative slacks from
                                                  the first 100 paths in the Timing Violations
                                                  report for each pass is identified, and the
                                                  largest value of all the passes determines the
                                                  best pass. If no negative slacks exist for a pass,
                                                  the worst slack is used to evaluate that
                                                  pass.</li><li class="- topic/li li" id="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-E6B8035B-6A83-43C7-A93A-B552DEBF8CF2" data-ofbid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__GUID-E6B8035B-6A83-43C7-A93A-B552DEBF8CF2">Stop on first pass without violations: Stops
                                                  performing remaining passes if all timing
                                                  constraints are met when there are no negative
                                                  slacks reported in the timing violations
                                                  report.</li></ul></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__1">Total power</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4__TABLE_NDX_Q33_34B__entry__2">Determines the best pass to be the one that has the lowest total power (static + dynamic) of all layout passes.</td></tr></tbody></table></div></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-9F67B7F4-9415-47B6-960C-E7AD4C12A57B__GUID-2FA24F83-7D16-453B-847D-A4EDE4F82116" xml:lang="en-US" lang="en-US" id="GUID-9F67B7F4-9415-47B6-960C-E7AD4C12A57B">
    <h3 class="- topic/title title topictitle3" id="GUID-9F67B7F4-9415-47B6-960C-E7AD4C12A57B__GUID-2FA24F83-7D16-453B-847D-A4EDE4F82116" style="display:inline-block">3.6.8.1 Iteration Summary Report</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Iteration%20Summary%20Report">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="- topic/p p">The file <code class="+ topic/ph pr-d/codeph ph codeph">&lt;root_module&gt;_iteration_summary.rpt</code> records a summary of
            whether the multiple pass run was started through the GUI or the
                <code class="+ topic/ph pr-d/codeph ph codeph">extended_run_lib</code> Tcl script, with arguments for repeating each run.
            Each new run appears with its own header in the Iteration Summary Report along with the
            fields <code class="+ topic/ph pr-d/codeph ph codeph">RUN_NUMBER</code> and <code class="+ topic/ph pr-d/codeph ph codeph">INVOKED AS</code>, followed by a table
            containing Seed Index, corresponding Seed value, Comparison data, Report Analyzed, and
            Saved Design information.<figure class="- topic/fig fig fignone" id="GUID-9F67B7F4-9415-47B6-960C-E7AD4C12A57B__FIG_NG3_ZVZ_PNB" data-ofbid="GUID-9F67B7F4-9415-47B6-960C-E7AD4C12A57B__FIG_NG3_ZVZ_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-88. <span id="GUID-9F67B7F4-9415-47B6-960C-E7AD4C12A57B__GUID-2118813E-D8CD-41ED-89B2-10BAAD7B7E64" class="fig--title">Iteration Summary
                    Report</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-9F67B7F4-9415-47B6-960C-E7AD4C12A57B__IMAGE_OG3_ZVZ_PNB" src="GUID-DBE880FA-12DF-4220-A2E1-8F7C7BB62127-low.jpg"/>
            </figure></div>
    </div>
</article></article><article class="- topic/topic concept/concept topic concept nested1" aria-labelledby="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-5F73B23F-4843-47B9-87DE-5E9F8FA38D3D" xml:lang="en-US" lang="en-US" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB"><h2 class="- topic/title title topictitle2" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-5F73B23F-4843-47B9-87DE-5E9F8FA38D3D" style="display:inline-block">3.6.9 Post Layout Editing of I/O Signal Integrity and Delay Parameters</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Post%20Layout%20Editing%20of%20I%2FO%20Signal%20Integrity%20and%20Delay%20Parameters">(Ask a Question)</a><div class="- topic/body concept/conbody body conbody"><p class="- topic/shortdesc shortdesc">The <strong class="+ topic/ph hi-d/b ph b">Edit Post Layout Design</strong> tool in the Design Flow allows you to tune I/O signal integrity parameters and external timing without executing Place and Route again.</p><p class="- topic/p p">Input is provided using a PDC file. From the Libero user interface, double-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Edit
                Post Layout Design</span> to open a file selection dialog box and select the
            input file. In the batch flow, you can issue the command <code class="+ topic/ph pr-d/codeph ph codeph">edit_post_layout_design
                &lt;input.pdc&gt;</code>.</p><div class="- topic/p p">The PDC file contains one or more invocations of two PDC commands: <ul class="- topic/ul ul" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__UL_LGS_WY2_Q4B" data-ofbid="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__UL_LGS_WY2_Q4B">
                <li class="- topic/li li" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-2D161D30-3025-4A1F-83D8-B1A054295FA7" data-ofbid="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-2D161D30-3025-4A1F-83D8-B1A054295FA7"><code class="+ topic/ph pr-d/codeph ph codeph">edit_io</code></li>
                <li class="- topic/li li" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-31A1DC47-98AE-4C2F-9675-58B2843F1113" data-ofbid="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-31A1DC47-98AE-4C2F-9675-58B2843F1113"><code class="+ topic/ph pr-d/codeph ph codeph">edit_instance_delay</code></li>
            </ul>For more information about these commands, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="http://coredocs.s3.amazonaws.com/Libero/2023_1/Tool/pf_pdc_ug.pdf" target="_blank" rel="external noopener">PDC Commands User Guide for PolarFire FPGA</a>
      </span>.</div><p class="- topic/p p">To assist you in knowing those instances on which this tool can update delays, the
            Place-and-Route tool generates a <code class="+ topic/ph pr-d/codeph ph codeph">&lt;root&gt;_delayinstance.rpt</code> report
            file. This report has an editable (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Editable?</span>) column with
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Yes</span> and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">No</span> values that indicate
            whether a delay parameter can be edited by this tool.</p><p class="- topic/p p">The batch command <code class="+ topic/ph pr-d/codeph ph codeph">edit_post_layout_design</code> fails when any commands in the input PDC file fail. The PDC commands fail if the syntax is incorrect, the referenced instances do not exist, or the values are out of legal ranges. If the batch command fails, the layout state of the design does not change. If the batch command succeeds:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-F2472DDF-066D-43D7-869E-C4E5432FC9F9" data-ofbid="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-F2472DDF-066D-43D7-869E-C4E5432FC9F9"><p class="- topic/p p">Layout state changes to reflect the values in the PDC commands.</p></li><li class="- topic/li li" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-EEBA1E69-2980-4464-9FEE-C28673A4BD6C" data-ofbid="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-EEBA1E69-2980-4464-9FEE-C28673A4BD6C"><p class="- topic/p p">Pin report and delay instance report files are regenerated to reflect the latest values.</p></li><li class="- topic/li li" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-FD4092E4-5A34-413F-867E-29C15B64607B" data-ofbid="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-FD4092E4-5A34-413F-867E-29C15B64607B"><p class="- topic/p p">Downstream tools Verify Timing, Verify Power, Generate FPGA Array Data, and Generate Back Annotated Files are invalidated.</p></li></ul><p class="- topic/p p">The batch command <code class="+ topic/ph pr-d/codeph ph codeph">edit_post_layout_design</code> generates the log file
                <code class="+ topic/ph pr-d/codeph ph codeph">&lt;project&gt;/designer/&lt;root&gt;/top_editpostlayout_log.log</code> to
            provide information about the run and which PDC file was used in the run. This log gets
            appended with information from each run of the command. Each run’s start message is
            prefixed by the time when the run is executed. The log file can be viewed from the
            Reports tab (Design &gt; Reports). The log file is removed when Place and Route is run
            or cleaned.</p>
        <p class="- topic/p p">In the following figure, downstream steps this tool invalidates are highlighted in
            yellow.</p><div class="- topic/p p"><figure class="- topic/fig fig fignone" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__FIG_WYF_KQD_Q4B" data-ofbid="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__FIG_WYF_KQD_Q4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-89. <span id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__GUID-896DD1B3-2872-4006-BC71-E2A94423F141" class="fig--title">Edit Post Layout Design Tool in Design Flow</span></span></figcaption><img class="- topic/image image break" id="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB__IMAGE_YRL_RWD_Q4B" src="GUID-ECB3E83E-A7AE-42A3-86D8-F59EEA59BAB1-low.png"/></figure></div></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-771C15AE-464E-436C-9C09-E462421E64E2" xml:lang="en-US" lang="en-US" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF"><h2 class="- topic/title title topictitle2" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-771C15AE-464E-436C-9C09-E462421E64E2" style="display:inline-block">3.6.10 Resource Usage</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Resource%20Usage">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">After layout, you can check the resource usage of your design.</p>
        <ol class="- topic/ol ol" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-35EE978B-3B31-4185-A96E-50A416B547B9" data-ofbid="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-35EE978B-3B31-4185-A96E-50A416B547B9">
            <li class="- topic/li li" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-BBD1A718-B496-4E74-B6EF-1A475E78CEF2" data-ofbid="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-BBD1A718-B496-4E74-B6EF-1A475E78CEF2">From the Design menu, choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design &gt; Reports</span>. </li>
            <li class="- topic/li li" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-24E81A6C-6AAE-4CBE-A644-7E146CE0CEA0" data-ofbid="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-24E81A6C-6AAE-4CBE-A644-7E146CE0CEA0">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">&lt;design_name&gt;_layout_log.log</span> to open the log
                file.</li>
        </ol><p class="- topic/p p">The log file contains a Resource Usage report that lists the type and percentage of resource used
            for each resource type relative to the total resources available for the chip.</p><div class="table-container"><table class="- topic/table table" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4" data-ofbid="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4" data-cols="4"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-49. </span></span><span class="table--title" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-ED7FC283-3931-4726-BFE4-1AC5E9799C6C">Resource Usage</span></caption><colgroup><col style="width:34.65346534653465%"/><col style="width:16.831683168316832%"/><col style="width:17.82178217821782%"/><col style="width:30.693069306930692%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__1">Type</th>
                        <th class="- topic/entry entry align-center colsep-0 rowsep-0" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__2">Used</th>
                        <th class="- topic/entry entry align-center colsep-0 rowsep-0" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__3">Total</th>
                        <th class="- topic/entry entry align-center colsep-0 rowsep-0" id="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__4">Percentage</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody valign-top"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__1"><p class="- topic/p p">4LUT</p></td><td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__2">
                            <p class="- topic/p p">400</p>
                        </td><td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__3">
                            <p class="- topic/p p">86184</p>
                        </td><td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__4">
                            <p class="- topic/p p">0.46</p>
                        </td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__1"><p class="- topic/p p">DFF</p></td><td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__2">
                            <p class="- topic/p p">300</p>
                        </td><td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__3">
                            <p class="- topic/p p">86184</p>
                        </td><td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__4">
                            <p class="- topic/p p">0.34</p>
                        </td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__1"><p class="- topic/p p">I/O Register</p></td><td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__2">
                            <p class="- topic/p p">0</p>
                        </td><td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__3">
                            <p class="- topic/p p">795</p>
                        </td><td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__4">
                            <p class="- topic/p p">0.00</p>
                        </td></tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__1">Logic Element</td>
                        <td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__2">473</td>
                        <td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__3">86184</td>
                        <td class="- topic/entry entry align-center colsep-0 rowsep-0" headers="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF__GUID-954B1BF6-9CA7-4584-A884-CA4EA01DBCA4__entry__4">0.55</td>
                    </tr></tbody></table></div><p class="- topic/p p">4LUTs are 4-input Look-up Tables that can implement any combinational logic functions with up to four inputs.</p><p class="- topic/p p">The Logic Element (LE) is a logic unit in the fabric. It might contain a 4LUT, a DFF, or both.
            The number of LEs in the report includes all LEs, regardless of whether they contain
            4LUT only, DFF only, or both.</p></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-2D16372B-D482-4D62-8024-40209582A969" xml:lang="en-US" lang="en-US" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51"><h3 class="- topic/title title topictitle3" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-2D16372B-D482-4D62-8024-40209582A969" style="display:inline-block">3.6.10.1 Overlapping of Resource Reporting</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Overlapping%20of%20Resource%20Reporting">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The number of 4LUTs in the report is the total number used for your design, regardless of whether
            they are combined with the DFFs. Similarly, the number of DFFs in the report is the
            total number used for your design, regardless of whether they are combined with
            4LUT’s.</p><p class="- topic/p p">In the following report, a total of 473 LEs are used for the design.</p>
        <ul class="- topic/ul ul" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__UL_QDL_15J_34B" data-ofbid="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__UL_QDL_15J_34B">
            <li class="- topic/li li" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-3BBF5E3A-EA72-47B3-9B3D-456E6254E849" data-ofbid="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-3BBF5E3A-EA72-47B3-9B3D-456E6254E849">300 of the 473 LEs have DFFs inside, which means 173 (473-300) of them have no DFFs
                in them. These 173 LEs use only the 4LUTs portion of the LE.</li>
            <li class="- topic/li li" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-07FA9A02-48F7-4C3C-8AE3-784E7065022E" data-ofbid="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-07FA9A02-48F7-4C3C-8AE3-784E7065022E">400 of the 473 LEs have 4LUTs inside, which means 73 (473-400) of them have no 4LUTS
                in them. These 73 LEs use only the DFF portion of the LE.</li>
        </ul><div class="table-container"><table class="- topic/table table" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352" data-ofbid="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-50. </span></span><span class="table--title" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-8C922BB1-79E1-4256-A9D1-5D549137D2EE">Logical Element Calculations</span></caption><colgroup><col style="width:40%"/><col style="width:60%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__1">Logical Element Description</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__2">Calculated Logical Elements</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody valign-top"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__1"><p class="- topic/p p">LEs using DFF Only = 473-400 =</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__2"><p class="- topic/p p">73</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__1"><p class="- topic/p p">LEs using 4LUTS only = 473-300=</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__2"><p class="- topic/p p">173</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry align-right colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__1"><p class="- topic/p p">=</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__2"><p class="- topic/p p">246 (Total of LEs using 4LUTS ONLY or DFF ONLY)</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__1"><p class="- topic/p p">Report’s Overlapped resource =</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__2"><p class="- topic/p p">227 (LEs using both 4LUTS <em class="+ topic/ph hi-d/i ph i">and </em>DFF)</p></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__1"><p class="- topic/p p">Total number of LEs used =</p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-D55DF185-4010-46F3-94D8-615F10EEE352__entry__2"><p class="- topic/p p">473</p></td></tr></tbody></table></div>
        <p class="- topic/p p">In the following figure, the area where the two circles overlap represents the overlapped
            resources in the Resource Usage report.</p>
        <figure class="- topic/fig fig fignone" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__FIG_GWF_D5J_34B" data-ofbid="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__FIG_GWF_D5J_34B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-90. <span id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__GUID-29814BC3-67DA-4609-BC5C-DC8C67D920F9" class="fig--title">Overlapped Resources</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-898A9796-15F2-4250-8C95-2365F01E8D51__IMAGE_YJ4_D5J_34B" src="GUID-F4CEF32D-CF25-444C-8726-C621A4F233E1-low.jpg" height="272" width="417" alt="???"/>
        </figure><p class="- topic/p p"></p></div></article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__GUID-1ECC0235-1A61-4C71-8538-F4E99B7C006C" xml:lang="en-US" lang="en-US" id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667">
    <h2 class="- topic/title title topictitle2" id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__GUID-1ECC0235-1A61-4C71-8538-F4E99B7C006C" style="display:inline-block">3.6.11 Global Net Report</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Global%20Net%20Report">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">The Global Net Report displays all the nets that use the global routing resources of the
            device. This report is generated after the Place and Route step and is available in XML
            format in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Reports</span> tab (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Libero SoC &gt;
                Design&gt;Reports &gt; &lt;design_name&gt;_glb_net_report.xml</span>).</p>
        <p class="- topic/p p">The global routing resources in Microchip FPGA devices offer a low-skew network for
            effective distribution of high fanout nets including clock signals. Global routing
            resources include the following:</p>
        <ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__GUID-CF8AD6B9-D4DE-4984-9544-6AD4D05E508B" data-ofbid="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__GUID-CF8AD6B9-D4DE-4984-9544-6AD4D05E508B">Fabric CCC</li>
            <li class="- topic/li li" id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__GUID-845C9D41-5360-42EB-886E-CCA3A82421F6" data-ofbid="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__GUID-845C9D41-5360-42EB-886E-CCA3A82421F6">Global Buffers (GB)</li>
            <li class="- topic/li li" id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__GUID-89A91FD5-8132-46E6-91DB-E45A3637B3D6" data-ofbid="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__GUID-89A91FD5-8132-46E6-91DB-E45A3637B3D6">Row Global Buffers (RGB)<figure class="- topic/fig fig fignone" id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__FIG_RTP_3XZ_PNB" data-ofbid="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__FIG_RTP_3XZ_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-91. <span id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__GUID-6C854812-0E1F-498A-98E8-D08A9C9BF988" class="fig--title">Global Net Report</span></span></figcaption>
                    
                    <img class="- topic/image image" id="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667__IMAGE_STP_3XZ_PNB" src="GUID-8188375F-ECDA-4831-A7B1-A17297FA4537-low.jpg" width="544"/>
                </figure></li>
        </ul>
        <p class="- topic/p p">The following topics describe the sections in the Global Net Report.</p>
    </div>
<article class="- topic/topic concept/concept topic concept nested2" aria-labelledby="GUID-CD63A328-DEE1-4F5A-BC1D-2AE588BCDF4C__GUID-FCF97265-11C9-4683-8914-8FD62400923B" xml:lang="en-US" lang="en-US" id="GUID-CD63A328-DEE1-4F5A-BC1D-2AE588BCDF4C">
<h3 class="- topic/title title topictitle3" id="GUID-CD63A328-DEE1-4F5A-BC1D-2AE588BCDF4C__GUID-FCF97265-11C9-4683-8914-8FD62400923B" style="display:inline-block">3.6.11.1 Global Nets Information</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Global%20Nets%20Information">(Ask a Question)</a>
<div class="- topic/body concept/conbody body conbody">
        <div class="- topic/p p">Under <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Global Nets Information</span>, the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">GB
                Location</span> column refers to the location of the global routing
            resource/instance name of the macro on the chip. The location is indicated by X-Y
            coordinates of the global resource macro.<figure class="- topic/fig fig fignone" id="GUID-CD63A328-DEE1-4F5A-BC1D-2AE588BCDF4C__FIG_T5H_4XZ_PNB" data-ofbid="GUID-CD63A328-DEE1-4F5A-BC1D-2AE588BCDF4C__FIG_T5H_4XZ_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-92. <span id="GUID-CD63A328-DEE1-4F5A-BC1D-2AE588BCDF4C__GUID-6BBC9F49-09A4-47F8-8697-8988915B1579" class="fig--title">Global Nets Information
                    Section</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-CD63A328-DEE1-4F5A-BC1D-2AE588BCDF4C__IMAGE_U5H_4XZ_PNB" src="GUID-F06AD640-5F19-4A99-89B5-3E4BDFF85F3E-low.jpg" width="532"/>
            </figure></div>
</div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-77D1EDF9-CE96-4880-BA28-B6B9F5A6AF7B" xml:lang="en-US" lang="en-US" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12"><h3 class="- topic/title title topictitle3" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-77D1EDF9-CE96-4880-BA28-B6B9F5A6AF7B" style="display:inline-block">3.6.11.2 I/O to GB Connections</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=I%2FO%20to%20GB%20Connections">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">I/O to GB Connections</span> section lists all the I/Os connected to the
            Global Resource/instance name of the macro.<figure class="- topic/fig fig fignone" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__FIG_BG3_KD1_QNB" data-ofbid="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__FIG_BG3_KD1_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-93. <span id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-2464147B-E072-4C2B-8720-CD7A1FF42DA4" class="fig--title">I/O to GB Connections
                    Section</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__IMAGE_CG3_KD1_QNB" src="GUID-652C733E-B9A3-411F-AA6B-F488A2E0A463-low.png"/>
            </figure></div>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__TABLE_AN2_GLK_34B" data-ofbid="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__TABLE_AN2_GLK_34B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-51. </span></span><span class="table--title" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-24AF045A-C06B-4118-85B0-563A1983516B">Columns in the I/O to GB
                Connections Section</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__TABLE_AN2_GLK_34B__entry__1">Column</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__TABLE_AN2_GLK_34B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__TABLE_AN2_GLK_34B__entry__1">I/O Function</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__TABLE_AN2_GLK_34B__entry__2">I/O connection details, such as the bank name, any hardwired GB or
                            hardwired CCC connections, and any dedicated SERDES/DDR connections. <ul class="- topic/ul ul" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__UL_X3P_ZBK_34B" data-ofbid="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__UL_X3P_ZBK_34B">
                                <li class="- topic/li li" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-04B572AC-5661-4BA1-B298-89E8260DD33A" data-ofbid="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-04B572AC-5661-4BA1-B298-89E8260DD33A">
                                    <p class="- topic/p p">For hardwired connections, the function name
                                        (DDRIO120PB2/MDDR_DQ_ECC1/GB12/CCC_NE1_CLKI2) contains the
                                        GB index (GB12 in the preceding example) that matches the GB
                                        index in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">To</span> column (GBL[12] in
                                        the preceding example).</p>
                                </li>
                                <li class="- topic/li li" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-C4E023A3-4645-4766-815F-36687881DCF5" data-ofbid="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-C4E023A3-4645-4766-815F-36687881DCF5">
                                    <p class="- topic/p p">For routed connections, the function name does not contain
                                        the proper GB index.</p>
                                </li>
                            </ul></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__TABLE_AN2_GLK_34B__entry__1">Net Type</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__TABLE_AN2_GLK_34B__entry__2">Routed or hardwired:<ul class="- topic/ul ul" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__UL_JCD_TBK_34B" data-ofbid="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__UL_JCD_TBK_34B">
                                <li class="- topic/li li" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-CF704E3B-2BDF-4723-9BFA-41CCD4E6A89E" data-ofbid="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-CF704E3B-2BDF-4723-9BFA-41CCD4E6A89E">Hardwired net
                                    types are dedicated wiring resources and have lower insertion
                                    delays. </li>
                                <li class="- topic/li li" id="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-07C88C6D-F7A5-490D-9352-2C1CC4AD2862" data-ofbid="GUID-FE13F386-8165-4172-8A76-218C1BF34D12__GUID-07C88C6D-F7A5-490D-9352-2C1CC4AD2862">Routed net types
                                    are implemented using fabric routing resources and the insertion
                                    delay (generally higher than hardwired nets) and vary from
                                    iteration to iteration.</li>
                            </ul></td>
                    </tr>
                </tbody></table></div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-0EE4C9C7-E69F-420A-99B4-19CEE5141D11__GUID-23260134-24D7-471D-8D5D-67A9270EC9AA" xml:lang="en-US" lang="en-US" id="GUID-0EE4C9C7-E69F-420A-99B4-19CEE5141D11"><h3 class="- topic/title title topictitle3" id="GUID-0EE4C9C7-E69F-420A-99B4-19CEE5141D11__GUID-23260134-24D7-471D-8D5D-67A9270EC9AA" style="display:inline-block">3.6.11.3 Fabric to GB Connections</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Fabric%20to%20GB%20Connections">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Fabric to GB Connections</span> section lists all the nets originating from
            the fabric to the Global Resources/Instance name of the macro. The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">From
                Location</span> column refers to the X-Y coordinates of the driver pin of the
            net. The nets are routed nets, not hardwired.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-22CB2AAA-D2AB-4FC9-B253-B6B59B0CD73D__GUID-0065657B-F581-471D-BDDE-BA24023F5ECE" xml:lang="en-US" lang="en-US" id="GUID-22CB2AAA-D2AB-4FC9-B253-B6B59B0CD73D"><h3 class="- topic/title title topictitle3" id="GUID-22CB2AAA-D2AB-4FC9-B253-B6B59B0CD73D__GUID-0065657B-F581-471D-BDDE-BA24023F5ECE" style="display:inline-block">3.6.11.4 CCC to GB Connections</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=CCC%20to%20GB%20Connections">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">CCC to GB Connections</span> section lists the nets originating from the
            Clock Conditioning Circuitry (CCC) outputs (GLx) to the Global Resources/instance name
            of the macro. To minimize clock skew, CCC clock outputs usually are hardwired dedicated
            connections to Global resources (GB).</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__GUID-3E20025E-374A-455A-A33C-E5341FC66FD6" xml:lang="en-US" lang="en-US" id="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916">
    <h3 class="- topic/title title topictitle3" id="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__GUID-3E20025E-374A-455A-A33C-E5341FC66FD6" style="display:inline-block">3.6.11.5 CCC Input Connections</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=CCC%20Input%20Connections">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">CCC Input Connections</span> section lists the nets from the I/O pins
            to the CCC inputs.</p>
        <p class="- topic/p p">Net type can be routed or hardwired. Hardwired net types are dedicated wiring resources
            and have lower insertion delays. Routed net types are implemented using fabric routing
            resources and the insertion delay (generally higher than that of hardwired nets), varies
            from iteration to iteration.</p>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__TABLE_Q4Y_4HK_34B" data-ofbid="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__TABLE_Q4Y_4HK_34B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-52. </span></span><span class="table--title" id="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__GUID-56A32CAF-588A-4D58-96F2-2BF95749C7EE">Columns in the CCC Input Connections Section</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__TABLE_Q4Y_4HK_34B__entry__1">Column</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__TABLE_Q4Y_4HK_34B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__TABLE_Q4Y_4HK_34B__entry__1">I/O Function</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__TABLE_Q4Y_4HK_34B__entry__2">I/O connection details, such as bank name, any hardwired GB or
                            hardwired CCC connections, and any dedicated SERDES/DDR connections. For
                            hardwired connections, the I/O function name contains the CCC location
                            (CCC_NE0 in the preceding figure).</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__TABLE_Q4Y_4HK_34B__entry__1">To (Pin Swapped for Back Annotation Only)</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916__TABLE_Q4Y_4HK_34B__entry__2">For hardwired connections, input pin of the CCC in the back annotated
                            netlist.</td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__GUID-5CE16D81-3D0C-4021-A45C-4753978E8246" xml:lang="en-US" lang="en-US" id="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D"><h3 class="- topic/title title topictitle3" id="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__GUID-5CE16D81-3D0C-4021-A45C-4753978E8246" style="display:inline-block">3.6.11.6 Local Clock Nets to RGB Connections</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Local%20Clock%20Nets%20to%20RGB%20Connections">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Local Clock Nets to RGB Connections</span> section lists the clock nets from
            the local clock nets to RGB (Row globals). RGBs are situated on the vertical stripes of
            the global network architecture inside the FPGA fabric. The global signals from the GBs
            are routed to the RGBs. Each RGB is independent and can be driven by fabric routing in
            addition to being driven by GBs. This facilitates using RGBs to drive regional clocks
            spanning a small fabric area, such as the clock network for SERDES.<figure class="- topic/fig fig fignone" id="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__FIG_CWB_K21_QNB" data-ofbid="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__FIG_CWB_K21_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-94. <span id="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__GUID-361F6017-6F87-47E1-9744-BFAA32877430" class="fig--title">Local Clock Nets to RGB
                    Connections Section</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__IMAGE_DWB_K21_QNB" src="GUID-5A56DAD1-6C11-4EA6-8E8D-DE71193D62CE-low.jpg" width="536"/>
            </figure></div>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B" data-ofbid="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-53. </span></span><span class="table--title" id="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__GUID-DBB6CCBA-4C01-4916-930B-05EC87F136AF">Columns in the Local Clock Nets to
                RGB Connections Sections</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__1">Column</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__1">From</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__2">Driver routed to different RGBs, each with different local
                            fanout.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__1">From Location</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__2"> X-Y coordinates of the driver of the net.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__1">Fanout</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__2">Total fanout of the net and the local fanout column gives the fanout
                            at the local RGB only.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__1">RGB Location</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__2">X-Y coordinates on the chip.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__1">RGB Fanout</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D__TABLE_B1V_KGK_34B__entry__2">Fanout at the local RGB.</td>
                    </tr>
                </tbody></table></div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__GUID-1DCDD6F7-A7EA-4854-B552-74B5B8453F6B" xml:lang="en-US" lang="en-US" id="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F"><h3 class="- topic/title title topictitle3" id="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__GUID-1DCDD6F7-A7EA-4854-B552-74B5B8453F6B" style="display:inline-block">3.6.11.7 Global Clock Nets to RGB Connections</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Global%20Clock%20Nets%20to%20RGB%20Connections">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Global Clock Nets to RGB Connections</span> section lists all nets
            from Globals (GBs) to Row Globals (RGBs).</p>
        <div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__FIG_UKP_QF1_QNB" data-ofbid="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__FIG_UKP_QF1_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-95. <span id="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__GUID-F6A0FF9F-9F56-43E0-BB2B-576946F6611E" class="fig--title">Global Clock Nets to RGB
                    Connections Section</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__IMAGE_VKP_QF1_QNB" src="GUID-070735B8-0683-4DF6-9817-85C5CB6CBA3C-low.jpg" width="534"/>
            </figure>
            <div class="table-container"><table class="- topic/table table frame-all" id="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B" data-ofbid="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-54. </span></span><span class="table--title" id="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__GUID-65AF8E4E-CE9A-48E1-9D5B-E7EED7CFD082">Columns in the Global Clock Nets to RGB Connections Section</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B__entry__1">Column</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B__entry__1">From</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B__entry__2">Hardwired to different RGBs each with different local
                                fanout.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B__entry__1">From Location</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B__entry__2">X-Y coordinates on the chip. The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Fanout</span>
                                column gives the total fanout of the net. </td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B__entry__1">Local Fanout</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F__TABLE_SL1_42K_34B__entry__2">Fanout local to RGB.</td>
                        </tr>
                    </tbody></table></div>
        </div>
    </div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-5723FE67-ED19-460E-A53A-1E4E311DAAF0" xml:lang="en-US" lang="en-US" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1"><h3 class="- topic/title title topictitle3" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-5723FE67-ED19-460E-A53A-1E4E311DAAF0" style="display:inline-block">3.6.11.8 Warnings (RTG4 only)</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Warnings%20%28RTG4%20only%29">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Warning section is available in RTG4 devices only. It gives warnings about clock or reset
            nets which are not radiation protected and recommends ways to protect the nets from
            radiation. Some warning examples are:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-46445872-09E1-40CC-B19F-4E3BF24F8F9C" data-ofbid="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-46445872-09E1-40CC-B19F-4E3BF24F8F9C">Clocks or reset nets that are routed are not
                radiation protected.</li>
            <li class="- topic/li li" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-5212FC22-1ABB-4A0D-AE0E-DAAC9FD53FC2" data-ofbid="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-5212FC22-1ABB-4A0D-AE0E-DAAC9FD53FC2">Hardwired connections from
                    <code class="+ topic/ph pr-d/codeph ph codeph">DDRIO</code> bank are not radiation protected.</li>
            <li class="- topic/li li" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-92B3B0B9-1FA0-4E0A-9BEA-8D013937AAEA" data-ofbid="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-92B3B0B9-1FA0-4E0A-9BEA-8D013937AAEA">For radiation protection, Microchip
                recommends using dedicated global clocks that come with built-in radiation
                    protection.<figure class="- topic/fig fig fignone" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-5BE93656-C203-4475-A497-A85AAA6AB0CE" data-ofbid="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-5BE93656-C203-4475-A497-A85AAA6AB0CE"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-96. <span id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-B1AE5B12-7A01-491F-9187-B6A454E9EB32" class="fig--title">Warning Example 1</span></span></figcaption>
                    
                    <img class="- topic/image image" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__IMAGE_VZM_51R_VNB" src="GUID-B639A8BC-17C4-4C0D-B9D0-563D44E46393-low.png"/>
                </figure></li>
            <li class="- topic/li li" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-8CA6B4D8-C63D-49BA-BF4E-A3CC513E0269" data-ofbid="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-8CA6B4D8-C63D-49BA-BF4E-A3CC513E0269">Local resets that are not driven by
                three separate logic cones are not radiation protected.<figure class="- topic/fig fig fignone" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-F36E1381-5DD7-4BFD-9314-92CA5BD60033" data-ofbid="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-F36E1381-5DD7-4BFD-9314-92CA5BD60033"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-97. <span id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-2AAC96BE-CF4B-45DE-93B9-C6925DE4FC3E" class="fig--title">Warning Example 2</span></span></figcaption>
                    
                    <img class="- topic/image image" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__IMAGE_HGJ_V1R_VNB" src="GUID-C35F0D8E-0266-4148-AD56-86083F7B770C-low.png"/>
                </figure></li>
            <li class="- topic/li li" id="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-D65F305D-67C0-4644-A089-CAC2FB03BB16" data-ofbid="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1__GUID-D65F305D-67C0-4644-A089-CAC2FB03BB16">For radiation protection, Microchip
                recommends that each of the three inputs of every <code class="+ topic/ph pr-d/codeph ph codeph">RGRESET</code> be driven
                by three separate logic cones replicating the paths from the source registers. See
                the descriptions of <code class="+ topic/ph pr-d/codeph ph codeph">RGRESET</code> macro in the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="http://coredocs.s3.amazonaws.com/Libero/2023_1/Tool/rtg4_mlg.pdf" target="_blank" rel="external noopener">Macro Library User Guide for RTG4</a>
      </span>.</li></ul></div></article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC__GUID-B7496FF3-ED24-4D79-81A5-4F1D304856ED" xml:lang="en-US" lang="en-US" id="GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC"><h2 class="- topic/title title topictitle2" id="GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC__GUID-B7496FF3-ED24-4D79-81A5-4F1D304856ED" style="display:inline-block">3.6.12 Verify Post Layout Implementation</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Verify%20Post%20Layout%20Implementation">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The following sections describe how to verify post-implementations of your design.</p></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1__GUID-4B721E97-4A8F-4CB1-837B-D2B1B21678BF" xml:lang="en-US" lang="en-US" id="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1"><h3 class="- topic/title title topictitle3" id="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1__GUID-4B721E97-4A8F-4CB1-837B-D2B1B21678BF" style="display:inline-block">3.6.12.1 Generate Back Annotated Files</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Generate%20Back%20Annotated%20Files">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The first step when verifying the post-layout implementation generates two files:<ul class="- topic/ul ul" id="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1__UL_YWZ_3L2_J4B" data-ofbid="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1__UL_YWZ_3L2_J4B">
                <li class="- topic/li li" id="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1__GUID-F554221A-BE18-4B32-8305-DFD8C6B2EDD1" data-ofbid="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1__GUID-F554221A-BE18-4B32-8305-DFD8C6B2EDD1"><code class="+ topic/ph pr-d/codeph ph codeph">*ba.sdf</code></li>
                <li class="- topic/li li" id="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1__GUID-38EF55C7-CCEF-4E67-9F6E-14C48D2E2FF8" data-ofbid="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1__GUID-38EF55C7-CCEF-4E67-9F6E-14C48D2E2FF8"><code class="+ topic/ph pr-d/codeph ph codeph">*ba.v</code>/<code class="+ topic/ph pr-d/codeph ph codeph">.vhd</code></li>
            </ul>The <code class="+ topic/ph pr-d/codeph ph codeph">*ba.sdf</code> file is a delay file in Standard Delay Format (SDF).
            It is used for back annotation to the simulator.</div>
        <p class="- topic/p p">The <code class="+ topic/ph pr-d/codeph ph codeph">*ba.v</code>/<code class="+ topic/ph pr-d/codeph ph codeph">.vhd</code> file is a post-layout flattened netlist
            used for back-annotated timing simulation. The file can contain low-level macros to
            improve design performance.</p><p class="- topic/p p">This step allows you to select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export Enhanced min delays for best case</span>.
            Checking this option exports your enhanced minimum delays to include the best-case
            timing results in your back annotated file.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-B45E6480-CA08-41D5-9FFD-A9E95CED6373" xml:lang="en-US" lang="en-US" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA"><h3 class="- topic/title title topictitle3" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-B45E6480-CA08-41D5-9FFD-A9E95CED6373" style="display:inline-block">3.6.12.2 Simulate - Opens ModelSim ME</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Simulate%20-%20Opens%20ModelSim%20ME">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The back-annotation functions are used to extract timing delays from your post layout data. These
            extracted delays are placed into a file for use by your CAE package’s timing simulator.
            The default simulator for Libero SoC is ModelSim ME. You can change your default
            simulator in your <a class="- topic/xref xref" href="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD.html#GUID-9DA61751-BCF9-4FF0-A938-F8CAD9AC8473">Tool Profile</a>.</p><p class="- topic/p p">To perform pre-layout simulation, in the Design Flow window, under <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Verify
                Pre-Synthesized design</span>, double-click
            <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span>.</p><p class="- topic/p p" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__TO_PERFORM_TIMING_SIMULATION_" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__TO_PERFORM_TIMING_SIMULATION_">To perform timing simulation:</p>
        <div class="- topic/p p">
            <ol class="- topic/ol ol" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-CBC58F23-9434-41B5-93D4-F1B5B5E1B0BD" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-CBC58F23-9434-41B5-93D4-F1B5B5E1B0BD">
                <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-720E822C-8069-42E8-98C8-FB89C6146CBC" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-720E822C-8069-42E8-98C8-FB89C6146CBC">Back-annotate your design and
                    create your testbench.</li>
                <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-28B1B4BD-B148-423C-8402-CA4CB816AF5A" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-28B1B4BD-B148-423C-8402-CA4CB816AF5A">Right-click
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span> in the Design Flow window
                        (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Implement Design &gt; Verify Post-Synthesis Implementation &gt;
                        Simulate</span>) and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Organize Input Files &gt;
                        Organize Simulation Files</span>.<ul class="- topic/ul ul" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__UL_QKP_M51_WNB" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__UL_QKP_M51_WNB">
                        <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-9FB49BA8-2FCF-4F77-81AF-D967D4ED5E64" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-9FB49BA8-2FCF-4F77-81AF-D967D4ED5E64">
                            <p class="- topic/p p">In the Organize Files for Source dialog box, all the stimulus files
                                in the current project appear in the Source Files in the Project
                                list box. Files already associated with the block appear in the
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source Files</span> list box.</p>
                        </li>
                        <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-F8E1098A-8EA8-4DAD-AFAC-F830E50FE30C" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-F8E1098A-8EA8-4DAD-AFAC-F830E50FE30C">
                            <p class="- topic/p p">In most cases, you will have one testbench associated with your
                                block. However, if you want simultaneous association of multiple
                                testbench files for one simulation session, as in the case of PCI
                                cores, add multiple files to the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source
                                    Files</span> list.</p>
                        </li>
                        <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-80A82201-7008-4087-8E01-B54B111DDA9E" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-80A82201-7008-4087-8E01-B54B111DDA9E">
                            <p class="- topic/p p">To add a testbench, select the testbench you want to associate with
                                the block in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Source Files</span> in the
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> list box and click <strong class="+ topic/ph hi-d/b ph b">Add </strong>to
                                add it to the Associated Source Files list.</p>
                        </li>
                        <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-D39AAD23-0EC4-4B41-B143-C271FFB2A937" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-D39AAD23-0EC4-4B41-B143-C271FFB2A937">
                            <p class="- topic/p p">To remove or change the files in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source
                                    Files</span> list box, select the files and click
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Remove</span>.</p>
                        </li>
                        <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-A2BD11EF-B3A3-4C9C-B0D8-40F953972BB1" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-A2BD11EF-B3A3-4C9C-B0D8-40F953972BB1">
                            <p class="- topic/p p">To arrange testbenches, use the up and down arrows to define the
                                order you want the testbenches compiled. The top-level entity must
                                be at the bottom of the list.</p>
                        </li>
                    </ul></li>
                <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-53C29A5D-ED83-4F6F-AF4A-D5C6026414EB" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-53C29A5D-ED83-4F6F-AF4A-D5C6026414EB">When you are satisfied with the
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Simulation Files</span> list, click
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>.</li>
                <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-CF7D5C97-C440-4440-B3AD-AE8661A3F197" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-CF7D5C97-C440-4440-B3AD-AE8661A3F197">To start ModelSim ME, right-click
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span> in the Design Hierarchy window and choose
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Open Interactively</span>. ModelSim starts and compiles the
                    appropriate source files. When the compilation completes, the simulator runs for
                    1 microsecond and the Wave window opens to display the simulation results.</li>
                <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-CCD83685-565E-4A02-877E-A3D941F06520" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-CCD83685-565E-4A02-877E-A3D941F06520">In the Wave window, scroll to
                    verify the logic works as intended. Use the cursor and zoom buttons to zoom in
                    and out and measure timing delays. If you did not create a testbench with
                    WaveFormer Pro, you might receive error messages with the <code class="+ topic/ph pr-d/codeph ph codeph">vsim</code>
                    command if the instance names of your testbench do not follow the same
                    conventions as WaveFormer Pro. Ignore the error message and type the correct
                        <code class="+ topic/ph pr-d/codeph ph codeph">vsim</code> command.</li>
                <li class="- topic/li li" id="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-266DBE8F-9682-441D-93A2-FCD015612595" data-ofbid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA__GUID-266DBE8F-9682-441D-93A2-FCD015612595">On completion, from the
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File</span> menu, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Quit</span>.</li>
            </ol>
        </div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-48C37A73-CE36-40A6-A608-46C8289F76B0" xml:lang="en-US" lang="en-US" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E"><h3 class="- topic/title title topictitle3" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-48C37A73-CE36-40A6-A608-46C8289F76B0" style="display:inline-block">3.6.12.3 Verify Timing</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Verify%20Timing">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">Using the Verify Timing Configuration dialog box, you can configure the Verify Timing tool to
            generate a timing constraint coverage report along with detailed static timing analysis
            and violation reports based on different combinations of process speed, operating
            voltage, and temperature. For multi-corner analysis, the following operation
            conditioning corners are considered:<ul class="- topic/ul ul" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__UL_XBB_GRJ_DVB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__UL_XBB_GRJ_DVB">
                <li class="- topic/li li" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-1445E69D-7108-4B47-9038-A5CF96956370" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-1445E69D-7108-4B47-9038-A5CF96956370">Max analysis at BEST and WORST
                    operating conditions</li>
                <li class="- topic/li li" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-5BCDDEDD-F7B4-42AA-B4A7-2AB713200D65" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-5BCDDEDD-F7B4-42AA-B4A7-2AB713200D65">Min analysis at BEST and WORST
                    operating conditions</li>
            </ul>Although the analysis is done for all corners, Multi Corner Timing Analysis reports
            show only two conditions. To cross-check this, run the command with the tool.</div>
        <p class="- topic/p p"> </p><p class="- topic/p p">The following figures show an example of the Verify Timing Configuration dialog box.</p><div class="- topic/p p"><figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-F05E5C61-FB9E-492A-B3D9-EA7E66CFD532" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-F05E5C61-FB9E-492A-B3D9-EA7E66CFD532"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-98. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-973F773A-A90D-4357-B0DE-522F64B2EA5A" class="fig--title">Verify Timing Configuration Dialog Box – Report Tab</span></span></figcaption><img class="- topic/image image" src="GUID-925E551F-322D-4F4F-8C41-FFB1DEC5EFB3-low.jpg"/></figure><figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-5E956C30-F3C3-4264-BABD-19A0CF5C9740" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-5E956C30-F3C3-4264-BABD-19A0CF5C9740"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-99. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-43A20222-87B1-45FA-AD46-4C173767F4C1" class="fig--title">Verify Timing Configuration Dialog Box – Report Settings Tab</span></span></figcaption><img class="- topic/image image" src="GUID-E180E61C-BABD-4338-959E-1731B0AE3908-low.jpg"/></figure></div><div class="- topic/p p">The reports can be generated in XML or text format. The following table lists the report
                settings.<div class="- topic/note note notype note_notype" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-88134209-C7C2-4291-BAC2-152FCFDD9BC7" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-88134209-C7C2-4291-BAC2-152FCFDD9BC7"><span class="note__title">Note:</span> If any options are
                left blank in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Report Settings</span> tab, a tooltip error icon
                appears as shown in the following figure.<div class="- topic/p p">
                    <figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-96BE2B5C-5F67-4A93-97DB-25761A984D19" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-96BE2B5C-5F67-4A93-97DB-25761A984D19"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-100. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-30605D94-58D3-499D-8277-9B680BA746C8" class="fig--title">Verify Timing
                            Configuration Dialog Box - Tooltip Error</span></span></figcaption>
                        
                        <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_MQL_S52_J4B" src="GUID-F72B2C65-43BE-4507-B481-129E2ACF4D07-low.png"/>
                    </figure>
                </div></div><div class="table-container"><table class="- topic/table table frame-all" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B" data-cols="3"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-55. </span></span><span class="table--title" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-D6ECB26C-219E-408A-A017-7E7D6F3D6874">Verify Timing Configuration
                    Dialog Box Settings</span></caption><colgroup><col style="width:33.33333333333333%"/><col style="width:33.33333333333333%"/><col style="width:33.33333333333333%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__1">Report</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__2">Setting</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__3">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__1" rowspan="3">Timing Report</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__2">Limit the number of reported paths per section</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__3">Number of reported paths under each section. <p class="- topic/p p">Range:
                                    1–20000</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__2">Limit the number of expanded paths per section </td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__3">Number of expanded paths under each section. <p class="- topic/p p">Range:
                                    1–20000</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__2">Limit the number of parallel paths per expanded path to</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__3">Number of parallel paths for each expanded path. <p class="- topic/p p">Range:
                                    1–20000</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__1" rowspan="4">Timing Violations Report</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__2">Limit the number of reported paths per section </td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__3">Number of reported paths under each section.<p class="- topic/p p">Range:
                                1–20000</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__2">Limit the number of expanded paths per section</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__3">Number of expanded paths under each section.<p class="- topic/p p">Range:
                                0–20000</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__2">Limit the number of parallel paths per expanded path to</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__3">Number of parallel paths for each expanded path.<p class="- topic/p p">Range:
                                    1–20000</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__2">Maximum Slack</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__3">Maximum slack threshold value in nanoseconds. Paths are filtered
                                based on the slack threshold value in Timing Violation
                                reports.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__1">Timing Report <p class="- topic/p p">Explorer</p></td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__2">Limit the max number of paths in Explorer</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__TABLE_RLM_LR2_J4B__entry__3">
                                <p class="- topic/p p">Number of input paths in Timing Report Explorer.</p>
                                <p class="- topic/p p">Range: 1–10000</p>
                                <p class="- topic/p p">Timing Report Explorer can also be opened from <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design
                                        Tab &gt; Timing Report Explorer</span>.</p>
                                <p class="- topic/p p">After generating a report, the Timing Report Explorer appears in
                                    Path View as shown in the following figure.</p>
                            </td>
                        </tr>
                    </tbody></table></div></div><div class="- topic/p p"><figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-BA7C6AF2-1C4E-4E36-9C9F-6C940FAE56CF" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-BA7C6AF2-1C4E-4E36-9C9F-6C940FAE56CF"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-101. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-23DBD2D9-4350-4688-A023-0598408656A1" class="fig--title">Timing Report Explorer - Path
                    View</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_ZNZ_WGR_TSB" src="GUID-2C17F217-9EDD-42D8-9F4F-22086B53CED0-low.png"/>
            </figure>In the preceding figure, click any path and select the UI control view from the
            settings drop-down list to display a detailed view similar to the one in the following
            figure.</div><div class="- topic/p p"><figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-887EE427-4B4B-4544-AFCA-81D83AB1190F" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-887EE427-4B4B-4544-AFCA-81D83AB1190F"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-102. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-07AE600B-6AA3-4A9E-8C40-E047C43660B9" class="fig--title">Timing Report Explorer -
                    Detailed View</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_PH1_CGW_TSB" src="GUID-83650357-4395-4500-8BD3-EDE9FDCA1DA7-low.png"/>
            </figure></div><p class="- topic/p p">Observe the following guidelines:</p><ul class="- topic/ul ul" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__UL_PKN_TMB_R4B" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__UL_PKN_TMB_R4B"><li class="- topic/li li" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-22858911-DC9D-4E90-829E-1C36449E3735" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-22858911-DC9D-4E90-829E-1C36449E3735">The following warning message appears if there
                are no paths for a selected filter: <p class="- topic/p p"><code class="+ topic/ph pr-d/codeph ph codeph">No paths were found to match your
                        filter. Choose another filter or try modifying your search
                        criteria.</code></p></li>
            <li class="- topic/li li" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-3C317735-3D07-4440-B005-5D7317C3898E" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-3C317735-3D07-4440-B005-5D7317C3898E">
                <p class="- topic/p p">Cross Probing between Timing Report Explorer and Chip Planner is supported for
                    nets and cells.</p>
            </li>
            <li class="- topic/li li" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-7C3FBC68-B0E9-47C9-8E22-06BDA6D71EA5" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-7C3FBC68-B0E9-47C9-8E22-06BDA6D71EA5">
                <div class="- topic/p p">Mousing over the Source/Destination clock combo boxes displays tooltips as shown
                    in the following figures:<figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_DN1_NNB_R4B" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_DN1_NNB_R4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-103. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-2DDA53A0-8230-4085-9A4F-EBFAB0263491" class="fig--title">Example of Source
                            Tooltip</span></span></figcaption>
                        
                        <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_OQZ_SHR_TSB" src="GUID-B34219B5-BC40-4057-9AB6-7CECE56E9003-low.png"/>
                    </figure><figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_M3M_RNB_R4B" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_M3M_RNB_R4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-104. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-C2E1FD2E-0159-4726-868A-4D7EB1F827C8" class="fig--title">Example of Destination
                            Tooltip</span></span></figcaption>
                        
                        <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_M1V_ZFW_TSB" src="GUID-34DDD2C0-E7FA-4FEE-AE99-F210EC65365E-low.png"/>
                    </figure></div>
            </li></ul>
        <p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Insights</span>: This option provides an insight into the graphical view
            of slack distribution across the selected filter, cell vs. net delays, and logic level
            distribution. </p>
        <section class="- topic/section section" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_KKJ_TZH_NVB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_KKJ_TZH_NVB"><h4 class="- topic/title title sectiontitle">Slack Distribution</h4>
            
        </section>
        <div class="- topic/p p">Click <span class="+ topic/ph ui-d/menucascade ph menucascade"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Insights</span><abbr title="and then"> &gt; </abbr><span class="+ topic/ph ui-d/uicontrol ph uicontrol"> Slack Distribution</span></span> to view the slack distribution. The following figure shows an example of
            positive slack distribution.<figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_XQZ_CKR_TSB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_XQZ_CKR_TSB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-105. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-F5EC9B5B-DEB7-4AB9-8C41-E3B345619438" class="fig--title">Positive Slack
                    Distribution</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_IML_4HX_KWB" src="GUID-301A1CE9-0BA7-428A-B88B-022AFCFA077C-low.png"/>
            </figure></div>
        <div class="- topic/p p">The following figure shows an example of negative slack distribution.<figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_K53_WKR_TSB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_K53_WKR_TSB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-106. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-C392ACD0-F0DD-4BCB-B78A-84B86240A83D" class="fig--title">Negative Slack
                    Distribution</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_XD1_P1Q_KWB" src="GUID-DB46BC6C-5789-4D24-89D7-911D65414223-low.png"/>
            </figure></div>
        <section class="- topic/section section" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_DJY_5ZH_NVB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_DJY_5ZH_NVB"><h4 class="- topic/title title sectiontitle">Cell vs Net Delays</h4>
            
        </section>
        <p class="- topic/p p">Click <span class="+ topic/ph ui-d/menucascade ph menucascade"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Insights</span><abbr title="and then"> &gt; </abbr><span class="+ topic/ph ui-d/uicontrol ph uicontrol"> Cell vs Net Delays</span></span> to view a delay breakdown of the top 100 paths in the form of a stacked
            bar chart, percentage chart, and pie chart. </p>
        <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Stacked Bar Chart</strong></p>
        <p class="- topic/p p">The stacked bar chart shows the net and cell delay for a path. Radio buttons at the top
            of the chart allows you to toggle between value and percentage (%) views. Buttons at the
            bottom of the chart allow you to select the number of paths from the path range:
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">NEG_Slack</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">10p</span>,
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">20p</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">50p</span>, and
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">100p</span> (default is <span class="+ topic/ph ui-d/uicontrol ph uicontrol">10p</span>). Hovering over
            the bar of a data chart displays a tooltip with From, To, Net Delay, and Cell Delay
            information.</p>
        <figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_ZPW_2B3_NVB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_ZPW_2B3_NVB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-107. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-35FDFDBF-E8D1-4B14-8030-1D5C166765D0" class="fig--title">Example of Stacked Bar Chart
                (Value View)</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_OYQ_33X_KWB" src="GUID-6A06C80D-2031-498F-A540-B651D28D7D7C-low.png"/>
        </figure>
        <div class="- topic/p p">Clicking a bar in the chart displays a pop-up chart with expanded path information,
            similar to the following.<figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_UDJ_4B3_NVB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_UDJ_4B3_NVB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-108. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-62E5318D-4F16-40E0-85FD-F9BFC43C4F5D" class="fig--title">Example of Expanded Path
                    Popup</span></span></figcaption>
                
            </figure></div>
        <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Percentage (%) View</strong></p>
        <p class="- topic/p p">Every stack bar in the percentage chart represents net and cell delay for a path in terms
            of percentage. Buttons at the bottom of the chart allow you to select the number of
            paths from the path range: <span class="+ topic/ph ui-d/uicontrol ph uicontrol">NEG_Slack</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">10p</span>,
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">20p</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">50p</span>, and
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">100p</span> (default is <span class="+ topic/ph ui-d/uicontrol ph uicontrol">10p</span>).</p>
        <figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-3B991B16-B93E-4BE4-8E65-4BF95611E60C" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-3B991B16-B93E-4BE4-8E65-4BF95611E60C"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-109. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-F70DDF6F-08C3-4297-A507-5C94305616EA" class="fig--title">Example of Stacked Bar Chart
                (Percentage View)</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_UWT_KC2_LWB" src="GUID-AF6BFB80-28E1-4587-BABA-F3F4C8484D08-low.png"/>
        </figure>
        <div class="- topic/p p">Clicking a bar in the chart displays a pop-up chart with expanded path information,
            similar to the following.<figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_F4M_1C3_NVB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_F4M_1C3_NVB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-110. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-75219FB0-D012-4EB9-AE7D-E6EC06A371AE" class="fig--title">Example of Expanded Path
                    Popup</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_FQS_H4X_KWB" src="GUID-1A3FEC7D-649E-4B92-B27B-F168A1B482B1-low.png"/>
            </figure></div>
        <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Pie Chart</strong></p>
        <p class="- topic/p p">The pie chart shows the sum of total net delay and cell delay for a selected path range.
            Buttons at the bottom of the chart allow you to select the number of paths from the path
            range: <span class="+ topic/ph ui-d/uicontrol ph uicontrol">NEG_Slack</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">10p</span>,
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">20p</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">50p</span>, and
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">100p</span> (default is <span class="+ topic/ph ui-d/uicontrol ph uicontrol">10p</span>).</p>
        <figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_LRH_JC3_NVB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_LRH_JC3_NVB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-111. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-618FEB9D-6D38-415B-A9ED-CC75FCDCAB95" class="fig--title">Example of Pie Chart</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_C1K_BJX_KWB" src="GUID-054E5070-40D1-46CD-88FE-739EF87BFE12-low.png"/>
        </figure>
        <section class="- topic/section section" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_AKJ_WZH_NVB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_AKJ_WZH_NVB"><h4 class="- topic/title title sectiontitle">Logic Level Distribution</h4>
            
        </section>
        <p class="- topic/p p">Click <span class="+ topic/ph ui-d/menucascade ph menucascade"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Insights</span><abbr title="and then"> &gt; </abbr><span class="+ topic/ph ui-d/uicontrol ph uicontrol"> Logic Level Distribution</span></span> to view a distribution chart that represents the number of paths having a
            logic count equal to the bar number. Hovering over a bar in the distribution chart
            displays a tooltip that shows the total number of path information. The following figure
            shows an example of logic level distribution.</p>
        <figure class="- topic/fig fig fignone" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_PNB_JVS_LVB" data-ofbid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__FIG_PNB_JVS_LVB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-112. <span id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__GUID-689230F9-CB01-4AB1-818B-1E2A8EB751E6" class="fig--title">Logic Level Distribution</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__IMAGE_S4X_ZGX_KWB" src="GUID-3FF0A8E5-63BC-40FB-9E2F-950EA43F7E7B-low.png"/>
        </figure></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-E407BFDD-E088-41C9-9FC8-42572A0AF369" xml:lang="en-US" lang="en-US" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C"><h3 class="- topic/title title topictitle3" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-E407BFDD-E088-41C9-9FC8-42572A0AF369" style="display:inline-block">3.6.12.4 Types of Timing Reports</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Types%20of%20Timing%20Reports">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">From the <strong class="+ topic/ph hi-d/b ph b">Design Flow &gt; Verify Timing</strong>, you can generate the following reports. The
            following reports organize timing information by clock domain. Four types of timing
            reports are available. To configure which reports to generate, use the Verify Timing
            Configuration dialog box (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Flow &gt; Verify Timing &gt; Configure
                Options</span>). <div class="table-container"><table class="- topic/table table frame-all" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-56. </span></span><span class="table--title" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-8FA2C2C8-95CE-4FEF-8189-542A52C62A22">Types of Timing
                    Reports</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B__entry__1">Report</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B__entry__1">Timing reports</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B__entry__2">
                                <p class="- topic/p p">The following reports can be generated:</p>
                                <ul class="- topic/ul ul" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__UL_XQX_RGF_J4B" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__UL_XQX_RGF_J4B">
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-FD7ECB73-1706-4F12-8394-C72F71A365C9" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-FD7ECB73-1706-4F12-8394-C72F71A365C9">Max Delay
                                        Static Timing Analysis report based on Slow process, Low
                                        Voltage, and High Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-36CD8882-A76C-48C8-B4A2-04B460BFED18" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-36CD8882-A76C-48C8-B4A2-04B460BFED18">Min Delay
                                        Static Timing Analysis report based on Fast process, High
                                        Voltage, and Low Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-AE4A8924-90E9-4C16-9DFC-600FD813A968" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-AE4A8924-90E9-4C16-9DFC-600FD813A968">Max Delay
                                        Static Timing Analysis report based on Fast process, High
                                        Voltage, and Low Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-7C347D15-A3A0-48A4-9074-70EF6E17B676" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-7C347D15-A3A0-48A4-9074-70EF6E17B676">Min Delay
                                        Static Timing Analysis report based on Slow process, Low
                                        Voltage, and High Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-4E6813C8-8CAA-4A81-B89E-CECCD10F391D" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-4E6813C8-8CAA-4A81-B89E-CECCD10F391D">Max Delay
                                        Static Timing Analysis report based on Slow process, Low
                                        Voltage, and Low Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-5158A550-853B-4B80-B7DC-CB76709D40A0" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-5158A550-853B-4B80-B7DC-CB76709D40A0">Min Delay
                                        Static Timing Analysis report based on Slow process, Low
                                        Voltage, and Low Temperature operating conditions.</li>
                                </ul>
                            </td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B__entry__1">Timing violations reports</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B__entry__2">
                                <p class="- topic/p p">Organizes timing information by clock domain. You can configure
                                    which reports to generate using the Verify Timing Configuration
                                    dialog box. The following reports can be generated:</p>
                                <ul class="- topic/ul ul" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__UL_M3P_WGF_J4B" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__UL_M3P_WGF_J4B">
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-7BC55B4C-949C-4B1C-B787-BFD9AFFEFF0E" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-7BC55B4C-949C-4B1C-B787-BFD9AFFEFF0E">Max Delay
                                        Analysis Timing Violation report based on Slow process, Low
                                        Voltage, and High Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-AA03E9AF-879D-46C3-B555-2CD343B90239" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-AA03E9AF-879D-46C3-B555-2CD343B90239">Min Delay
                                        Analysis Timing Violation report based on Fast process, High
                                        Voltage, and Low Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-BA4E6659-8A01-4C6A-A2FA-24053543EDC3" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-BA4E6659-8A01-4C6A-A2FA-24053543EDC3">Max Delay
                                        Analysis Timing Violation report based on Fast process, High
                                        Voltage, and Low Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-2FAEDCE4-DA14-425E-8E79-9748E8396051" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-2FAEDCE4-DA14-425E-8E79-9748E8396051">Min Delay
                                        Analysis Timing Violation report based on Slow process, Low
                                        Voltage, and High Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-D7CD53A0-496C-4520-8610-A1405F2CCF73" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-D7CD53A0-496C-4520-8610-A1405F2CCF73">Max Delay
                                        Analysis Timing Violation report based on Slow process, Low
                                        Voltage, and Low Temperature operating conditions.</li>
                                    <li class="- topic/li li" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-C96664F2-9E3D-4F73-A66B-4CEE3EE75481" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-C96664F2-9E3D-4F73-A66B-4CEE3EE75481">Min Delay
                                        Analysis Timing Violation report based on Slow process, Low
                                        Voltage, and Low Temperature operating conditions.</li>
                                </ul>
                            </td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B__entry__1">Constraints coverage report</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__TABLE_EP2_NGF_J4B__entry__2">Displays the overall coverage of the timing constraints set on
                                the current design.<p class="- topic/p p">&lt;root&gt;_timing_constraints_coverage.xml
                                    (generated by default)</p></td>
                        </tr>
                    </tbody></table></div><figure class="- topic/fig fig fignone" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__FIG_J3L_P31_QNB" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__FIG_J3L_P31_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-113. <span id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-1F6D9D18-8FB4-46D7-AFD8-106F46E6CBFA" class="fig--title">Reports Example</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__IMAGE_K3L_P31_QNB" src="GUID-E43345F5-7C9F-474A-BE68-29FB1030C003-low.jpg"/>
            </figure></div>
        <p class="- topic/p p">The following table describes the icons associated with reports.</p><div class="table-container"><table class="- topic/table table" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5" data-ofbid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-57. </span></span><span class="table--title" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-B7F241EC-4F75-459F-9D75-147EB25C2E20">Report Listing Icon Legend</span></caption><colgroup><col style="width:15%"/><col style="width:85%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5__entry__1">Icon</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5__entry__2">Definition</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody valign-top"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5__entry__1"><p class="- topic/p p"><img class="- topic/image image" src="GUID-1A0EFA64-831D-460B-8083-4EBDDCE38BD0-low.jpg" height="16" width="16" alt="???"/></p></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5__entry__2"><p class="- topic/p p">Timing requirements met for this report.</p></td></tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5__entry__1">
                            <p class="- topic/p p"><img class="- topic/image image" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__IMAGE_M3K_H31_QNB" src="GUID-93BAE077-AD2D-4A35-BFB4-5A3030BE4356-low.jpg" height="16" width="16" alt="???"/></p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5__entry__2">
                            <p class="- topic/p p">Timing requirements not met (violations) for this report.</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5__entry__1">
                            <p class="- topic/p p"><img class="- topic/image image" id="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__IMAGE_N3K_H31_QNB" src="GUID-B71481B5-58C6-4C8E-AA4F-FC5C5C68E6CF-low.png" height="16" width="14" alt="???"/></p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C__GUID-53A65DE1-5C0F-4756-B13E-737F5A3FE5A5__entry__2">
                            <p class="- topic/p p">Timing report is available but not selected/configured for
                                generation.</p>
                        </td>
                    </tr></tbody></table></div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-32017C28-8273-465F-997B-E1BC3C926D5A__GUID-F964F8B7-FB92-43F9-83FD-9F986A747D97" xml:lang="en-US" lang="en-US" id="GUID-32017C28-8273-465F-997B-E1BC3C926D5A"><h3 class="- topic/title title topictitle3" id="GUID-32017C28-8273-465F-997B-E1BC3C926D5A__GUID-F964F8B7-FB92-43F9-83FD-9F986A747D97" style="display:inline-block">3.6.12.5 SmartTime</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartTime">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">SmartTime is the Libero SoC gate-level static timing analysis tool. With SmartTime, you can
            perform complete timing analysis of your design to ensure that you meet all timing
            constraints and that your design operates at the desired speed, with the right amount of
            margin across all operating conditions.</p><p class="- topic/p p">For information about creating and editing timing constraints, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="http://coredocs.s3.amazonaws.com/Libero/2023_1/Tool/smarttime_ce_ug.pdf" target="_blank" rel="external noopener">Timing Constraints Editor User Guide</a>
      </span>.</p></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-FBF23974-2DC7-4E6D-9C56-93327E7075C2" xml:lang="en-US" lang="en-US" id="GUID-395A657A-5783-427E-89B8-76762B02CE79"><h4 class="- topic/title title topictitle4" id="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-FBF23974-2DC7-4E6D-9C56-93327E7075C2" style="display:inline-block">3.6.12.5.1 Static Timing Analysis (STA)</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Static%20Timing%20Analysis%20%28STA%29">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Static timing analysis (STA) identifies timing violations in your design and ensures it meets
            your timing requirements. You can communicate timing requirements and timing exceptions
            to the system by setting timing constraints. A static timing analysis tool then checks
            and reports setup and hold violations as well as violations on specific path
            requirements.</p><p class="- topic/p p">STA is well-suited for traditional synchronous designs. The main advantage of STA is that, unlike
            dynamic simulation, it does not require input vectors. It covers all possible paths in
            the design and does all the above with relatively low run-time requirements.</p><p class="- topic/p p">STA tools report all possible paths, including false paths. False paths are timing paths in the
            design that do not propagate a signal. Because STA tools do not automatically detect
            false paths in their algorithms, you need to identify false paths as false path
            constraints to the STA tool and exclude them from timing considerations to obtain a true
            and useful timing analysis.</p>
        <section class="- topic/section section" id="GUID-395A657A-5783-427E-89B8-76762B02CE79__SECTION_KK4_1NF_J4B" data-ofbid="GUID-395A657A-5783-427E-89B8-76762B02CE79__SECTION_KK4_1NF_J4B"><h5 class="- topic/title title sectiontitle">Timing Constraints</h5>
            
        </section><p class="- topic/p p" id="GUID-395A657A-5783-427E-89B8-76762B02CE79__TIMING_ANALYSIS" data-ofbid="GUID-395A657A-5783-427E-89B8-76762B02CE79__TIMING_ANALYSIS">SmartTime supports a range of timing constraints to provide useful analysis and efficient timing-driven layout.</p>
        <section class="- topic/section section" id="GUID-395A657A-5783-427E-89B8-76762B02CE79__SECTION_Q1J_BNF_J4B" data-ofbid="GUID-395A657A-5783-427E-89B8-76762B02CE79__SECTION_Q1J_BNF_J4B"><h5 class="- topic/title title sectiontitle">Timing Analysis</h5>SmartTime provides analysis
            types that allow you to:</section><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-0B594BA0-10B7-4688-AF31-F25C1DBC1E4E" data-ofbid="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-0B594BA0-10B7-4688-AF31-F25C1DBC1E4E">Find the minimum clock period/highest frequency
                that does not result in a timing violations</li><li class="- topic/li li" id="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-ADDCEE6B-E1AF-4B3E-832A-F3D45F0E10FD" data-ofbid="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-ADDCEE6B-E1AF-4B3E-832A-F3D45F0E10FD">Identify paths with timing violations</li>
            <li class="- topic/li li" id="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-8B00715A-49B2-4716-962E-558544AFCF08" data-ofbid="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-8B00715A-49B2-4716-962E-558544AFCF08">Analyze delays of paths that have no
                timing constraints</li>
            <li class="- topic/li li" id="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-C999ABB1-3B64-4128-BEA8-755485CC4C6A" data-ofbid="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-C999ABB1-3B64-4128-BEA8-755485CC4C6A">Perform inter-clock domain timing
                verification</li>
            <li class="- topic/li li" id="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-9401C435-789F-4BB4-B2F1-3B74253378D2" data-ofbid="GUID-395A657A-5783-427E-89B8-76762B02CE79__GUID-9401C435-789F-4BB4-B2F1-3B74253378D2">Perform maximum and minimum delay
                analysis for setup and hold checks</li></ul><p class="- topic/p p">To improve the accuracy of the results, SmartTime evaluates clock skew during timing analysis by
            computing individual clock insertion delays for each register.</p><p class="- topic/p p">SmartTime checks the timing requirements for violations, such as multicycle or false paths, while
            evaluating timing exceptions.</p></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-7A4C33E6-7325-46B3-8E4B-2DE30E721506__GUID-285DEA1C-26D3-4898-AB61-57E8927FE915" xml:lang="en-US" lang="en-US" id="GUID-7A4C33E6-7325-46B3-8E4B-2DE30E721506"><h4 class="- topic/title title topictitle4" id="GUID-7A4C33E6-7325-46B3-8E4B-2DE30E721506__GUID-285DEA1C-26D3-4898-AB61-57E8927FE915" style="display:inline-block">3.6.12.5.2 SmartTime and Place and Route</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartTime%20and%20Place%20and%20Route">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Timing constraints impact analysis the same way they affect place and route. As a result, adding
            and editing timing constraints in SmartTime is the best way to achieve optimum
            performance.</p></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-120B5703-93B1-4921-9AAE-FC706A52E0B3" xml:lang="en-US" lang="en-US" id="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94"><h4 class="- topic/title title topictitle4" id="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-120B5703-93B1-4921-9AAE-FC706A52E0B3" style="display:inline-block">3.6.12.5.3 SmartTime and Timing Reports</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartTime%20and%20Timing%20Reports">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The following report files can be generated from <span class="+ topic/ph ui-d/uicontrol ph uicontrol">SmartTime &gt; Tools &gt;
                Reports</span>:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-36F945DA-72CA-4ECA-93B6-A0390BF861EB" data-ofbid="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-36F945DA-72CA-4ECA-93B6-A0390BF861EB">Timing Report (for both Max and Min Delay Analysis)</li>
            <li class="- topic/li li" id="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-1B9E43CF-4BE1-4127-B0EB-DF2F364500D2" data-ofbid="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-1B9E43CF-4BE1-4127-B0EB-DF2F364500D2">Timing Violations Report (for both
                Max and Min Delay Analysis)</li>
            <li class="- topic/li li" id="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-FD42931B-55EC-40CC-9DE8-3812CAABE113" data-ofbid="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-FD42931B-55EC-40CC-9DE8-3812CAABE113">Bottleneck Report</li>
            <li class="- topic/li li" id="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-10216659-0042-4CD0-9376-13CE9679CF01" data-ofbid="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-10216659-0042-4CD0-9376-13CE9679CF01">Constraints Coverage Report</li>
            <li class="- topic/li li" id="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-F6001452-927A-4DAB-AA1F-09422381D88F" data-ofbid="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94__GUID-F6001452-927A-4DAB-AA1F-09422381D88F">Combinational Loop Report</li></ul></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C__GUID-D122D36C-2BA7-4357-AFA9-CF359130718E" xml:lang="en-US" lang="en-US" id="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C"><h4 class="- topic/title title topictitle4" id="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C__GUID-D122D36C-2BA7-4357-AFA9-CF359130718E" style="display:inline-block">3.6.12.5.4 SmartTime and Cross-Probing into Chip Planner</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartTime%20and%20Cross-Probing%20into%20Chip%20Planner">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">From SmartTime, you can select a design object and cross-probe the same design object in Chip Planner. Design objects that can be cross-probed from SmartTime to Chip Planner include:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C__GUID-51251065-0860-4A4F-AD2A-0B5DBE0A914F" data-ofbid="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C__GUID-51251065-0860-4A4F-AD2A-0B5DBE0A914F">Ports</li><li class="- topic/li li" id="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C__GUID-DF61D54C-21E5-4253-B8FE-0A90E1DB3729" data-ofbid="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C__GUID-DF61D54C-21E5-4253-B8FE-0A90E1DB3729">Macros</li><li class="- topic/li li" id="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C__GUID-909DE288-4158-4B5A-8385-075388F5A40C" data-ofbid="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C__GUID-909DE288-4158-4B5A-8385-075388F5A40C">Timing Paths</li></ul><p class="- topic/p p">For more information, see the <cite class="- topic/cite cite">SmartTime User’s Guide</cite> (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Libero SoC &gt;
                Help &gt; Reference Manual &gt; SmartTime User’s Guide</span>).</p></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-29F1B0F7-B18C-4B35-8CCD-517949D3E7B7" xml:lang="en-US" lang="en-US" id="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861"><h4 class="- topic/title title topictitle4" id="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-29F1B0F7-B18C-4B35-8CCD-517949D3E7B7" style="display:inline-block">3.6.12.5.5 SmartTime and Cross-Probing into Constraint Editor</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartTime%20and%20Cross-Probing%20into%20Constraint%20Editor">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">From SmartTime, you can cross-probe into the Constraint Editor. Select a Timing Path in
                                    SmartTime’s Analysis View and add one of the following Timing
                                    Exception Constraints:<ul class="- topic/ul ul" id="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__UL_VGH_PSF_J4B" data-ofbid="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__UL_VGH_PSF_J4B">
                                                <li class="- topic/li li" id="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-64A292CB-A1E3-45CA-8D04-4DC50AA3E82D" data-ofbid="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-64A292CB-A1E3-45CA-8D04-4DC50AA3E82D">False Path</li>
                                                <li class="- topic/li li" id="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-D3E60880-57C7-484B-96EB-46C7A27A1C24" data-ofbid="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-D3E60880-57C7-484B-96EB-46C7A27A1C24">Multicycle Path</li>
                                                <li class="- topic/li li" id="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-B37318E1-D7CD-430B-87B1-0B2C8D3F2514" data-ofbid="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-B37318E1-D7CD-430B-87B1-0B2C8D3F2514">Max Delay</li>
                                                <li class="- topic/li li" id="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-D23B72C6-B445-4756-841F-93A028C1ABC1" data-ofbid="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861__GUID-D23B72C6-B445-4756-841F-93A028C1ABC1">Min Delay</li>
                                    </ul></div>
                        <p class="- topic/p p">The Constraint Editor reflects the newly added timing exception
                                    constraint.</p><p class="- topic/p p">For more information, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="http://coredocs.s3.amazonaws.com/Libero/2023_1/Tool/smarttime_sta_ug.pdf" target="_blank" rel="external noopener">SmartTime Static Timing Analyzer User Guide</a>
      </span>.</p></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__GUID-B78318DE-72D0-4FA1-AFA7-3E6C6E1D3133" xml:lang="en-US" lang="en-US" id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4">
    <h3 class="- topic/title title topictitle3" id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__GUID-B78318DE-72D0-4FA1-AFA7-3E6C6E1D3133" style="display:inline-block">3.6.12.6 Verify Power</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Verify%20Power">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="- topic/p p">In the Design Flow window, right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Verify Power</span> to display the
            following menu options.<figure class="- topic/fig fig fignone" id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__FIG_DSY_X31_QNB" data-ofbid="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__FIG_DSY_X31_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-114. <span id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__GUID-071C8085-125F-4CB8-A8B2-A3AB595F3697" class="fig--title">Verify Power Right-Click
                    Menu</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__IMAGE_ESY_X31_QNB" src="GUID-4644070E-1C89-43ED-943A-2DCDD02EA5A9-low.jpg"/>
            </figure></div>
        <div class="- topic/p p">The following table describes the options.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B" data-ofbid="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-58. </span></span><span class="table--title" id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__GUID-1225D570-D15A-428D-A7E3-781E5D62F948">Verify Power Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__1">Option</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__1">Run</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__2">Runs the default power analysis and produces a power report. This
                                option is functionally equivalent to double-clicking.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__1">Clean and Run All</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__2">Functionally equivalent to the sequence of Clean and Run.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__1">Open Interactively</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__2">Displays the SmartPower for Libero SoC tool.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__1">Clean</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__2">Clears the history of any previous default power analysis,
                                including deletion of any reports. The flow task completion icon
                                    <img class="- topic/image image" id="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__IMAGE_NJP_JVG_J4B" src="GUID-CA497F1A-0628-4277-8E7F-E6AB65239DA0-low.jpg" height="21" width="23" alt="???"/> will
                                also be cleared.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__1">Configuration Options</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__2">If there are options to configure, a dialog box displays
                                technology-specific choices.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__1">View Report</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4__TABLE_N5H_NTF_J4B__entry__2">If a report is available, clicking this option adds the
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Report</span> tab to the Libero SoC GUI window
                                and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Power Report</span> will be selected.</td>
                        </tr>
                    </tbody></table></div></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__GUID-73B4C2AF-6667-4410-B5AB-04ABF6408B34" xml:lang="en-US" lang="en-US" id="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B">
    <h3 class="- topic/title title topictitle3" id="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__GUID-73B4C2AF-6667-4410-B5AB-04ABF6408B34" style="display:inline-block">3.6.12.7 Verify Power Sub-Commands</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Verify%20Power%20Sub-Commands">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="- topic/p p">The following table describes the Verify Power sub-commands.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB" data-ofbid="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-59. </span></span><span class="table--title" id="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__GUID-B9B1E85E-E45F-4559-A807-28A4EF18AE13">Verify Power
                    Sub-Commands</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__1">Sub-command</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__1">Run</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__2">Runs the default power analysis and produces a power report. This
                                sub-command is functionally equivalent to double-clicking Verify
                                Power.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__1">Clean and Run All</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__2">Functionally equivalent to clicking Clean and Run.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__1">Open Interactively</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__2">Starts the SmartPower for Libero SoC tool.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__1">Clean</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__2">Clears the history of any previous default power analysis,
                                including deletion of any reports, and clears the flow task
                                completion icon <img class="- topic/image image" id="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__IMAGE_PB5_XRQ_TPB" src="GUID-CA497F1A-0628-4277-8E7F-E6AB65239DA0-low.jpg" height="21" width="23" alt="???"/>.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__1">Configure Options</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__2">If there are options to configure, a dialog box appears with
                                technology-specific choices.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__1">View Report</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B__TABLE_SZV_PRQ_TPB__entry__2">Available if a report is available. Selecting this sub-command
                                adds the Report tab to the Libero SoC GUI and selects and displays
                                the Power Report.</td>
                        </tr>
                    </tbody></table></div></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-2DB91037-C3BC-4580-A29D-3E3360A71547__GUID-E6CCBCAE-DDFB-4B4B-AF89-7FD8B2BADF6A" xml:lang="en-US" lang="en-US" id="GUID-2DB91037-C3BC-4580-A29D-3E3360A71547"><h3 class="- topic/title title topictitle3" id="GUID-2DB91037-C3BC-4580-A29D-3E3360A71547__GUID-E6CCBCAE-DDFB-4B4B-AF89-7FD8B2BADF6A" style="display:inline-block">3.6.12.8 SmartPower</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartPower">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">SmartPower is the Microchip SoC state-of-the-art power analysis tool. SmartPower allows you to
            visualize power consumption and potential power consumption problems within your design
            globally and in-depth, so you can adjust to reduce power consumption.</p><p class="- topic/p p">SmartPower provides a detailed and accurate way to analyze designs for Microchip SoC FPGAs. From
      a top-level summary, you can analyze specific functions within the design, such as gates,
      nets, I/Os, memories, clock domains, blocks, and power supply rails.</p><p class="- topic/p p">You can analyze the hierarchy of block instances and specific instances within a hierarchy. Each
                                    analysis can be viewed in different ways to show the respective
                                    power consumption of the component pieces.</p><p class="- topic/p p">SmartPower allows you to analyze power by functional modes, such as Active, Flash*Freeze,
                                    Shutdown, Sleep, or Static, depending on the specific FPGA
                                    family used. You can also create custom modes created in the
                                    design. Custom modes can also be used for testing "what if"
                                    potential operating modes.</p><p class="- topic/p p">SmartPower allows you to create test scenario profiles. Using a profile, you can create sets of
                                    operational modes to understand the average power consumed by a
                                    combination of functional modes, such as a combination of
                                    Active, Sleep, and Flash*Freeze modes used over time in an
                                    application.</p><p class="- topic/p p">SmartPower generates detailed hierarchical reports of the power consumption of a design for easy
                                    evaluation. This allows you to find power consumption sources
                                    and take appropriate action to reduce power.</p><p class="- topic/p p">SmartPower supports the Value-Change Dump (VCD) file format, as specified in the IEEE 1364
                                    standard, generated by the simulation runs. Support for this
                                    format allows you to generate switching activity information
                                    from ModelSim or other simulators, and then use the switching
                                    activity-over-time results to evaluate average and peak power
                                    consumption for your design.</p><p class="- topic/p p">For more information, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="http://coredocs.s3.amazonaws.com/Libero/2023_1/Tool/smartpower_ug.pdf" target="_blank" rel="external noopener">SmartPower User Guide</a>
      </span>.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-1C456A15-C45C-4242-8B3C-DDF4B4497CD5__GUID-EF19932C-1EDD-4EFF-B2DC-E1F78AD75527" xml:lang="en-US" lang="en-US" id="GUID-1C456A15-C45C-4242-8B3C-DDF4B4497CD5"><h3 class="- topic/title title topictitle3" id="GUID-1C456A15-C45C-4242-8B3C-DDF4B4497CD5__GUID-EF19932C-1EDD-4EFF-B2DC-E1F78AD75527" style="display:inline-block">3.6.12.9 Simultaneous Switching Noise</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Simultaneous%20Switching%20Noise">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Simultaneous Switching Noise (SSN) is the Libero SoC voltage noise analysis tool. It provides a
            detailed analysis of the noise margin about each I/O pin in the design, based on the pin
            information and other active pins placed in the same I/O bank of the design. The tool
            computes the noise margin based on I/O standards, drive strength, and pin placement. The
            SSN Analyzer helps you achieve the desired voltage noise margin, resulting in improved
            signal integrity.</p><p class="- topic/p p">To open the SSN Analyzer, right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">SSN Analyzer</span> in the Design Flow
            window and select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Open Interactively</span>.</p></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A80A1557-A2A3-43D1-8285-66EFF1E68741" xml:lang="en-US" lang="en-US" id="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745">
    <h4 class="- topic/title title topictitle4" id="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A80A1557-A2A3-43D1-8285-66EFF1E68741" style="display:inline-block">3.6.12.9.1 Supported Dies and Packages</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Supported%20Dies%20and%20Packages">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">The following table shows supported dies and packages. Dies and packages for which
            characterization data is unavailable are not supported.</p>
        <div class="- topic/note note notype note_notype" id="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-22A534FA-B565-4683-8C09-7C241FC5F2E2" data-ofbid="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-22A534FA-B565-4683-8C09-7C241FC5F2E2"><span class="note__title">Note:</span>  In the following table, 1 ns pulse
            width is supported for MPF300XT/FCG1152 only.</div>
        <div class="table-container"><table class="- topic/table table" id="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB" data-ofbid="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB" data-cols="3"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-60. </span></span><span class="table--title" id="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-359EF766-EE1D-4406-A631-BB1FDFC0ABAC">Supported Dies and Packages</span></caption><colgroup><col style="width:31.645569620253163%"/><col style="width:36.392405063291136%"/><col style="width:31.962025316455694%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry align-center colsep-0 rowsep-0" id="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__1">
                            <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Family</strong></p>
                        </th>
                        <th class="- topic/entry entry align-center colsep-0 rowsep-0" id="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__2">
                            <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Die</strong></p>
                        </th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__3">
                            <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Package</strong></p>
                        </th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody valign-top">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__1">
                            <p class="- topic/p p">PolarFire</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__2">
                            <p class="- topic/p p">MPF300XT</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__3">
                            <p class="- topic/p p">FCG1152</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__1">—</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__2">
                            <p class="- topic/p p">MPF100T</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__3">
                            <p class="- topic/p p">FCG484</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__1">—</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__2">
                            <p class="- topic/p p">MPF200T</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__3">
                            <p class="- topic/p p">FCG484/FCG784 </p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__1">—</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__2">
                            <p class="- topic/p p">MPF300T</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__3">
                            <p class="- topic/p p">FCG484/FCG784 /FCG1152</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__1">—</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__2">
                            <p class="- topic/p p">MPF500T</p>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745__GUID-A937BE5B-D253-47B8-A590-D823F2CFF6CB__entry__3">
                            <p class="- topic/p p">FCG784/FCG1152</p>
                        </td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested3" aria-labelledby="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-702464C0-EB06-4500-9159-7C0EC97D8C05" xml:lang="en-US" lang="en-US" id="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD"><h4 class="- topic/title title topictitle4" id="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-702464C0-EB06-4500-9159-7C0EC97D8C05" style="display:inline-block">3.6.12.9.2 Supported I/O Standard</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Supported%20I%2FO%20Standard">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The SSN Analyzer supports the following I/O standards:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-11725332-6E70-4BA0-B03F-8EA59B7B59C4" data-ofbid="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-11725332-6E70-4BA0-B03F-8EA59B7B59C4">LVCMOS 3.3V</li><li class="- topic/li li" id="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-672D1117-EF78-490E-B809-7A9307ECD780" data-ofbid="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-672D1117-EF78-490E-B809-7A9307ECD780">LVCMOS 2.5V</li><li class="- topic/li li" id="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-BB8FB8F0-6610-482B-AF8C-A90C507A1888" data-ofbid="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-BB8FB8F0-6610-482B-AF8C-A90C507A1888">LVCMOS 1.8V</li><li class="- topic/li li" id="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-F0A405A4-ED9D-4D5C-9673-9E9C7C759BDA" data-ofbid="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-F0A405A4-ED9D-4D5C-9673-9E9C7C759BDA">LVCMOS 1.5V</li><li class="- topic/li li" id="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-BA820739-B1B7-4DD8-9F8D-2A87FB833CFE" data-ofbid="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-BA820739-B1B7-4DD8-9F8D-2A87FB833CFE">LVCMOS 1.2V</li><li class="- topic/li li" id="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-C1D27811-B8F6-4BC5-B949-3B4FEE8178F7" data-ofbid="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD__GUID-C1D27811-B8F6-4BC5-B949-3B4FEE8178F7">LVTTL</li></ul></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-B40FAD37-AAF2-4624-A418-53B0959C8BF7__GUID-2F5C8AAC-6E47-4D89-9CC7-BB2694AFDE78" xml:lang="en-US" lang="en-US" id="GUID-B40FAD37-AAF2-4624-A418-53B0959C8BF7"><h4 class="- topic/title title topictitle4" id="GUID-B40FAD37-AAF2-4624-A418-53B0959C8BF7__GUID-2F5C8AAC-6E47-4D89-9CC7-BB2694AFDE78" style="display:inline-block">3.6.12.9.3 Supported I/O Types</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Supported%20I%2FO%20Types">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The SSN Analyzer supports single-end I/Os only. Differential I/Os are not supported.</p></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26__GUID-F471C19F-7195-42D8-A746-21D62E04EDD3" xml:lang="en-US" lang="en-US" id="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26"><h4 class="- topic/title title topictitle4" id="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26__GUID-F471C19F-7195-42D8-A746-21D62E04EDD3" style="display:inline-block">3.6.12.9.4 SSN Analyzer Tabs</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SSN%20Analyzer%20Tabs">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The SSN Analyzer has three tabs:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26__GUID-0939770F-FC3E-43C0-A24E-1889C5846017" data-ofbid="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26__GUID-0939770F-FC3E-43C0-A24E-1889C5846017">Noise Report</li><li class="- topic/li li" id="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26__GUID-CE391B8C-661F-46B7-A373-A2DA7D598CFB" data-ofbid="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26__GUID-CE391B8C-661F-46B7-A373-A2DA7D598CFB">Excluded IOs</li>
            <li class="- topic/li li" id="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26__GUID-519F92E4-A42A-45B8-BEDE-8516037ECA21" data-ofbid="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26__GUID-519F92E4-A42A-45B8-BEDE-8516037ECA21">Summary</li></ul></div><article class="- topic/topic topic nested4" aria-labelledby="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-61F1B210-69B2-4491-B17F-D3702143482C" xml:lang="en-US" lang="en-US" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7">
    <h5 class="- topic/title title topictitle5" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-61F1B210-69B2-4491-B17F-D3702143482C" style="display:inline-block">3.6.12.9.4.1 Noise Report Tab</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Noise%20Report%20Tab">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Noise Report</span> tab displays by default when the SSN Analyzer
            opens. This tab lists all the design Output and Inout ports. Input I/Os are not
            supported. <figure class="- topic/fig fig fignone" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__FIG_BJW_QYG_QNB" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__FIG_BJW_QYG_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-115. <span id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-286056D7-CA0C-4BC8-A99C-457384F2EED2" class="fig--title">SSN Analyzer – Noise Report
                    Tab</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__IMAGE_CJW_QYG_QNB" src="GUID-FC9E72B4-26D6-4D63-B3C9-C7408FAC4218-low.png" width="550"/>
            </figure>The following table describes the columns in the tab.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-61. </span></span><span class="table--title" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-2D74B945-9470-4E79-B24A-F7C2142C4764">Columns in the Noise Report
                    Tab</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">Column</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">Bank Name/Pin Number</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">The bank number and package pin number of the port.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">Port Name</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">Name of the port.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">Instance name</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">Instance name of the port.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">I/O Standard</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">I/O standards supported by SSN Analyzer. Supported standards
                                    are:<ul class="- topic/ul ul" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_QL2_FKH_J4B" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_QL2_FKH_J4B">
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-0FE47AAA-89B9-4B03-8358-A55A97CC3672" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-0FE47AAA-89B9-4B03-8358-A55A97CC3672">LVCMOS
                                        3.3V</li>
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-DFD416D5-0028-47C9-BC4B-52C4E72FA1CD" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-DFD416D5-0028-47C9-BC4B-52C4E72FA1CD">LVCMOS
                                        2.5V</li>
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-89C3AA72-2CC2-42AE-9D89-C73502ECADA0" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-89C3AA72-2CC2-42AE-9D89-C73502ECADA0">LVCMOS
                                        1.8V</li>
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-BEBB96DC-7709-4AF6-BE14-6A9322BCCB28" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-BEBB96DC-7709-4AF6-BE14-6A9322BCCB28">LVCMOS
                                        1.5V</li>
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-DBF377A4-DCB7-49A4-B18B-B05059802DD8" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-DBF377A4-DCB7-49A4-B18B-B05059802DD8">LVCMOS
                                        1.2V</li>
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-D0D7E2A3-AA90-4EC9-A669-B15624104FEB" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-D0D7E2A3-AA90-4EC9-A669-B15624104FEB">LVTTL</li>
                                </ul></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">Drive Strength (mA) </td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">Drive Strength selections are available from 2 to 12.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">Static</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">Checked: I/O is considered neither as an Aggressor nor as a
                                Victim. It is excluded from SSN Analysis.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">Don’t Care</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">Checked: I/O is excluded from consideration as a Victim for Noise
                                Margin computation. This is considered as an Aggressor for Noise
                                Margin computation of other I/Os.<div class="- topic/note note notype note_notype" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-62877C0D-4AAB-436A-BF1C-88E0DA2DD20B" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-62877C0D-4AAB-436A-BF1C-88E0DA2DD20B"><span class="note__title">Note:</span> Static and Don’t
                                    Care are mutually exclusive.</div></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">Noise Margin (%) </td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">Noise margin number computed by the SSN Analyzer. A red negative
                                number indicates that it is outside the guideline of SSN
                                analysis.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__1">Within Guideline</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_FG3_ZJH_J4B__entry__2">Yes (Positive Noise Margin) or No (Negative Noise Margin). The
                                Yes (within guideline) or No (outside guideline) guideline is
                                different for different I/O standards:<ul class="- topic/ul ul" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_T2L_3LH_J4B" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_T2L_3LH_J4B">
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-2FD5AD61-E8EF-4828-97FC-38339A7E108A" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-2FD5AD61-E8EF-4828-97FC-38339A7E108A">LVTTL/LVCMOS
                                        (3.3 V): Yes (within guideline) is defined as follows:<ul class="- topic/ul ul" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_CRZ_2J1_QNB" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_CRZ_2J1_QNB">
                                            <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-54E39F45-45B9-4B04-9766-2933239B7256" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-54E39F45-45B9-4B04-9766-2933239B7256">A
                                                ground bounce voltage less than or equal to 1.25 V
                                                and a pulse width of less than or equal to 1
                                                ns.</li>
                                            <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-3C4920ED-A973-4970-A7A0-DBCB6ECEF15D" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-3C4920ED-A973-4970-A7A0-DBCB6ECEF15D">A
                                                  V<sub class="+ topic/ph hi-d/sub ph sub">DD</sub> dip voltage greater than or equal
                                                to VIHmin and a pulse width of less than or equal to
                                                1 ns.</li>
                                        </ul></li>
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-8BDC4901-5AC7-4595-B7F0-BA6C8E714A6E" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-8BDC4901-5AC7-4595-B7F0-BA6C8E714A6E">All other
                                        LVCMOS standards (2.5 V, 1.8 V, 1.5 V, 1.2 V): A Yes (within
                                        guideline) is defined as follows:<ul class="- topic/ul ul" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_N1C_3J1_QNB" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_N1C_3J1_QNB">
                                            <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-71824FC9-0DD7-4C2F-8D10-DABC40B25E39" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-71824FC9-0DD7-4C2F-8D10-DABC40B25E39">A
                                                ground bounce voltage less than or equal to VILmax
                                                for ground bounce and a pulse width of less than or
                                                equal to 1 ns.</li>
                                            <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-D9A5AC91-B000-4272-A051-2C9F2F7BEF36" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-D9A5AC91-B000-4272-A051-2C9F2F7BEF36">A
                                                  V<sub class="+ topic/ph hi-d/sub ph sub">DD</sub> dip voltage greater than or equal
                                                to VIHmin and a pulse width of less than or equal to
                                                1 ns.</li>
                                        </ul></li>
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-A28C2D1D-58AF-4273-A444-E1DCB009F526" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-A28C2D1D-58AF-4273-A444-E1DCB009F526">Noise margin
                                        violating the criteria for <strong class="+ topic/ph hi-d/b ph b">Yes</strong> is considered to fall
                                        outside the specified guidelines, and is reported as a
                                            <strong class="+ topic/ph hi-d/b ph b">No</strong>.</li>
                                </ul></td>
                        </tr>
                    </tbody></table></div></div>
        <p class="- topic/p p">The following table describes the menu items available when you right-click an I/O in the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Noise Report</span> tab. You can select multiple I/Os and then
            right-click to apply the menu items to all selected I/Os.</p>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-62. </span></span><span class="table--title" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-C860181B-09FE-4FD0-AF8B-B0D091F6E665">Noise Report Right-Click Menu</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Menu</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Show in IO Editor/Chip Planner</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Allows you to cross-probe or reconfigure the selected I/Os in I/O
                            Editor or Chip Planner.<div class="- topic/note note notype note_notype" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-41D5BF0E-22BD-4EA9-8C48-4751E7206E54" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-41D5BF0E-22BD-4EA9-8C48-4751E7206E54"><span class="note__title">Note:</span> This menu item is
                                active when the <strong class="+ topic/ph hi-d/b ph b">I/O Editor</strong> is open.</div></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Mark Selected Static</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Marks the selected I/Os as static (excluded from Noise
                            Analysis).</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Unmark Selected Static </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Unmarks the selected I/Os as static (included for Noise
                            Analysis).</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Mark Selected Don’t Care </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Marks the selected I/O as Don’t Care (not to be considered as
                            Victim).</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Unmark Selected Don’t Care </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Unmarks the selected I/Os as Don’t Care (to be considered as
                            Victim).</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Copy Selection </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Copies the selected I/Os to the Clipboard for pasting into other
                            applications.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Print Selection</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Copies the selected I/Os and sends to the printer.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Sort by Package Die Pad Number </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Sorts the pin number by the order of the I/O pad number. Use this
                            option to find a pin and its neighboring pins. All used pins are
                            arranged in order of geographical proximity.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Search and Filter</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">Filtering is available for Port Names. For example, if you enter the
                            search pattern “DATA*” in the Port Name field and click
                                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Search</span>, the list is populated with all I/O
                            names beginning with DATA. Names that do not begin with DATA are
                            excluded from the list. Filtering allows you to focus on I/Os in which
                            you are interested in SSN analysis.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Pulse Width</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">
                            <div class="- topic/p p">Settling time of the signal bounce. This is a threshold value that
                                the signal bounce must exceed before the signal bounce is recognized
                                for SSN calculation. Choices are:<ul class="- topic/ul ul" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_XS1_DNH_J4B" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_XS1_DNH_J4B">
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-16DDC7B1-3978-437E-A91C-5B8C71C7D241" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-16DDC7B1-3978-437E-A91C-5B8C71C7D241">0 ns: any
                                        signal bounce with a pulse width above 0 ns is recognized
                                        for SSN calculation.</li>
                                    <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-003D9331-FC3E-47F6-AFBB-27DB673E0C26" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-003D9331-FC3E-47F6-AFBB-27DB673E0C26">1 ns: only
                                        signal bounces with a pulse width at or above 1 ns are
                                        recognized for SSN calculation.</li>
                                </ul></div>
                            <p class="- topic/p p">Changing this selection discards changes made for the current pulse
                                width selection and triggers a re-analysis based on the new pulse
                                width.</p>
                            <div class="- topic/note note notype note_notype" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-9A1F6735-0464-4C45-8784-28A25D19EB7A" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-9A1F6735-0464-4C45-8784-28A25D19EB7A"><span class="note__title">Note:</span> 1 ns pulse width is
                                supported for the MPF300XT/FCG1152 die/package only.</div>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Run Analysis</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">
                            <p class="- topic/p p">Not active when SSN first opens. It is activated only when you have
                                made changes in the Noise Report. These changes might include one or
                                more of the following:</p>
                            <ul class="- topic/ul ul" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_ISM_HNH_J4B" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_ISM_HNH_J4B">
                                <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-4AD0D503-F745-4DB2-A791-B5D03E15CCBB" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-4AD0D503-F745-4DB2-A791-B5D03E15CCBB">Checking/unchecking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Don’t’ Care</span>
                                    check box for one or more I/Os.</li>
                                <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-932BFAA6-357F-4155-B221-328501F51F3D" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-932BFAA6-357F-4155-B221-328501F51F3D">Checking/unchecking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Static</span> check box
                                    for one or more I/Os.</li>
                            </ul>
                            <p class="- topic/p p">When you make your changes, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Run Analysis</span>
                                to enable SSN recompute the Noise Margin number.</p>
                        </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__1">Save Report</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__TABLE_XL3_JMH_J4B__entry__2">
                            <p class="- topic/p p">Click to save the Noise Report in one of the following formats:</p>
                            <ul class="- topic/ul ul" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_N4F_3NH_J4B" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__UL_N4F_3NH_J4B">
                                <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-38A91B5F-9806-4189-BED9-9B247A64369B" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-38A91B5F-9806-4189-BED9-9B247A64369B">Text: Text file
                                    with <code class="+ topic/ph pr-d/codeph ph codeph">*.txt</code> file extension.</li>
                                <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-EE3B766F-5ADA-414D-8CD1-4B03A675C63D" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-EE3B766F-5ADA-414D-8CD1-4B03A675C63D">CSV: Spreadsheet
                                    file with <code class="+ topic/ph pr-d/codeph ph codeph">*.csv</code> file extension.</li>
                                <li class="- topic/li li" id="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-233CEA06-A880-4968-9173-0E3CF58F14C7" data-ofbid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7__GUID-233CEA06-A880-4968-9173-0E3CF58F14C7">XML: XML file
                                    with <code class="+ topic/ph pr-d/codeph ph codeph">*.xml</code> file extension.</li>
                            </ul>
                        </td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested4" aria-labelledby="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-337D1C5F-253E-41C5-9770-DD1CA14D05E3" xml:lang="en-US" lang="en-US" id="GUID-6CA66C20-964A-447A-A990-926AC8246408"><h5 class="- topic/title title topictitle5" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-337D1C5F-253E-41C5-9770-DD1CA14D05E3" style="display:inline-block">3.6.12.9.4.2 Excluded I/Os Tab</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Excluded%20I%2FOs%20Tab">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Excluded I/O</span> tab shows all I/Os excluded from Noise Analysis. Excluded
            I/Os include:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-73E85DFC-4D4A-45F5-BCAC-8B09662BE9C7" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-73E85DFC-4D4A-45F5-BCAC-8B09662BE9C7">I/Os on unsupported I/O standards</li><li class="- topic/li li" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-71BD2567-5BBA-4510-A3AD-7E8C9C211007" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-71BD2567-5BBA-4510-A3AD-7E8C9C211007">I/Os marked as <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Static</span> in
                the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Noise Analysis</span> tab</li><li class="- topic/li li" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-83B1D16A-B94F-46B2-B7C1-2E9699C43E07" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-83B1D16A-B94F-46B2-B7C1-2E9699C43E07">JTAG I/Os for which noise analysis is
                irrelevant</li></ul>
        <figure class="- topic/fig fig fignone" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__FIG_IPN_NK1_QNB" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__FIG_IPN_NK1_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-116. <span id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-A5C05F02-4A03-496B-8769-DE4C92414557" class="fig--title">SSN Analyzer – Excluded I/Os Tab</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__IMAGE_JPN_NK1_QNB" src="GUID-392B8C56-D6D9-462F-BCD7-506426330B42-low.png" width="535"/>
        </figure><p class="- topic/p p">The following table describes the columns in the tab. </p>
        <div class="- topic/note note notype note_notype" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-6653ED38-A855-43D2-8F64-0502E0188F21" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-6653ED38-A855-43D2-8F64-0502E0188F21"><span class="note__title">Note:</span> You can right-click an I/O previously marked as static in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Excluded
                I/Os</span> list and select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Unmarked Selected Static</span> to
            include it in Noise Report Analysis.</div>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-63. </span></span><span class="table--title" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-A3A94F61-A1DC-46C3-9223-E56B2656BD88">Columns in the Excluded I/Os Tab</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__1">Options</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__1">Bank Name/Pin Number</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__2">Shows the bank number and package pin number of the port.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__1">Port Name</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__2">Shows the name of the port.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__1">Instance name</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__2">Shows the instance name of the port.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__1">I/O Standard</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__2">Shows the I/O standards supported by SSN Analyzer. Supported
                            standards are:<ul class="- topic/ul ul" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__UL_QL2_FKH_J4B" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__UL_QL2_FKH_J4B">
                                <li class="- topic/li li" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-0FE47AAA-89B9-4B03-8358-A55A97CC3672" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-0FE47AAA-89B9-4B03-8358-A55A97CC3672">LVCMOS 3.3V</li>
                                <li class="- topic/li li" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-DFD416D5-0028-47C9-BC4B-52C4E72FA1CD" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-DFD416D5-0028-47C9-BC4B-52C4E72FA1CD">LVCMOS 2.5V</li>
                                <li class="- topic/li li" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-89C3AA72-2CC2-42AE-9D89-C73502ECADA0" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-89C3AA72-2CC2-42AE-9D89-C73502ECADA0">LVCMOS 1.8V</li>
                                <li class="- topic/li li" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-BEBB96DC-7709-4AF6-BE14-6A9322BCCB28" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-BEBB96DC-7709-4AF6-BE14-6A9322BCCB28">LVCMOS 1.5V</li>
                                <li class="- topic/li li" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-DBF377A4-DCB7-49A4-B18B-B05059802DD8" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-DBF377A4-DCB7-49A4-B18B-B05059802DD8">LVCMOS 1.2V</li>
                                <li class="- topic/li li" id="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-D0D7E2A3-AA90-4EC9-A669-B15624104FEB" data-ofbid="GUID-6CA66C20-964A-447A-A990-926AC8246408__GUID-D0D7E2A3-AA90-4EC9-A669-B15624104FEB">LVTTL</li>
                            </ul></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__1">Comment</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6CA66C20-964A-447A-A990-926AC8246408__TABLE_DHM_M4H_J4B__entry__2">Reason for exclusion (for example, unsupported I/O Standards or
                            Marked as Static I/Os).</td>
                    </tr>
                </tbody></table></div></div></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-513B2C2E-3E8B-4F19-B68F-976249AB2D4B__GUID-DB5C9D8B-DAA2-47F4-99B1-FC9A31E5EEE5" xml:lang="en-US" lang="en-US" id="GUID-513B2C2E-3E8B-4F19-B68F-976249AB2D4B">
    <h5 class="- topic/title title topictitle5" id="GUID-513B2C2E-3E8B-4F19-B68F-976249AB2D4B__GUID-DB5C9D8B-DAA2-47F4-99B1-FC9A31E5EEE5" style="display:inline-block">3.6.12.9.4.3 Summary Tab</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Summary%20Tab">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Summary</span> tab summarizes the SSN Analyzer. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Save
                Summary</span> to save the summary in text, CSV, or XML format.<figure class="- topic/fig fig fignone" id="GUID-513B2C2E-3E8B-4F19-B68F-976249AB2D4B__FIG_VZT_CLD_QNB" data-ofbid="GUID-513B2C2E-3E8B-4F19-B68F-976249AB2D4B__FIG_VZT_CLD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-117. <span id="GUID-513B2C2E-3E8B-4F19-B68F-976249AB2D4B__GUID-FC9A9D07-66E2-4B6D-9A8B-FADA92FD4466" class="fig--title">SSN Analyzer - Summary
                    Tab</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-513B2C2E-3E8B-4F19-B68F-976249AB2D4B__IMAGE_WZT_CLD_QNB" src="GUID-AEDB50DF-077E-4E07-A5AF-7A7BFA74B587-low.png" width="545"/>
            </figure></div>
    </div>
</article></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-6819ED69-6A0B-4272-9B6C-4C3E2CA28A8B" xml:lang="en-US" lang="en-US" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605">
    <h4 class="- topic/title title topictitle4" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-6819ED69-6A0B-4272-9B6C-4C3E2CA28A8B" style="display:inline-block">3.6.12.9.5 SSN Noise Analyzer Reports Failure
        Procedure</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SSN%20Noise%20Analyzer%20Reports%20Failure%20Procedure">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">If the SSN Noise Analyzer reports poor noise margin or failure, perform the following
            procedure to improve the noise margin:</p>
        <ol class="- topic/ol ol" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-31EC0DB5-5DBA-46ED-B753-DEE1A0BFDC1B" data-ofbid="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-31EC0DB5-5DBA-46ED-B753-DEE1A0BFDC1B">
            <li class="- topic/li li" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-B0792B05-0911-4FEA-9442-B831ED504E10" data-ofbid="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-B0792B05-0911-4FEA-9442-B831ED504E10">Change the I/O standard to one that
                has a lower noise impact for the failing I/O Bank.</li>
            <li class="- topic/li li" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-85700DF7-8753-4B7E-8546-F064854EACA6" data-ofbid="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-85700DF7-8753-4B7E-8546-F064854EACA6">Select the lower Drive-Strength to reduce the noise. Open the I/O Advisor to see the
                power/timing impact of the specific I/O cell.</li>
            <li class="- topic/li li" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-7C069ADE-8E7F-4FC8-8AB9-1B1B697DCDE8" data-ofbid="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-7C069ADE-8E7F-4FC8-8AB9-1B1B697DCDE8">Rerun the SSN Analyzer to see if the
                noise margin of the I/O Cell improves. In this scenario, Place and Route information
                remains intact.</li>
            <li class="- topic/li li" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-3BEC2955-5F01-42C5-AE8E-DA25A08234DF" data-ofbid="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-3BEC2955-5F01-42C5-AE8E-DA25A08234DF">If the improvement is not significant, open the Pin Attributes Editor and change the
                placement of the pin within the I/O bank to a location farther away from the noisy
                pins.</li>
            <li class="- topic/li li" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-D915D914-9B91-45AF-AE8B-846EA394A9F7" data-ofbid="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-D915D914-9B91-45AF-AE8B-846EA394A9F7">Spread the failing pins across
                multiple I/O banks. This reduces the number of aggressive outputs on the power
                system of the I/O bank.</li>
            <li class="- topic/li li" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-9225CCB8-F51D-4355-BE93-0856A3E5CE52" data-ofbid="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-9225CCB8-F51D-4355-BE93-0856A3E5CE52">Rerun Place-and-Route and rerun SSN
                Analyzer to check the Noise Report.</li>
        </ol>
        <figure class="- topic/fig fig fignone" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__FIG_OBC_JMD_QNB" data-ofbid="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__FIG_OBC_JMD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-118. <span id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__GUID-10618E1C-66B1-4FE0-A8BD-A8CD0841CE60" class="fig--title">SSN Analyzer in the Design Flow</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605__IMAGE_PBC_JMD_QNB" src="GUID-2468DC46-9739-4ACA-821D-F0D8FB7C76F5-low.jpg" width="536"/>
        </figure>
    </div>
</article></article></article></article></article></main></div>
                        
                        
                        
                        
                        
                        
                    </div>
                    
                        <nav role="navigation" id="wh_topic_toc" aria-label="On this page" class="col-lg-2 d-none d-lg-block navbar d-print-none"> 
                            <div id="wh_topic_toc_content">
		                        
	                            <div class=" wh_topic_toc "><div class="wh_topic_label">On this page</div><ul><li class="topic-item"><a href="#GUID-8945D90E-E71B-44F7-A614-914D39C421CF" data-tocid="GUID-8945D90E-E71B-44F7-A614-914D39C421CF">3.6.1 Synthesize</a><ul><li class="topic-item"><a href="#GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC" data-tocid="GUID-D01A834B-CBFE-4EBF-9DBD-88159B0529EC">3.6.1.1 Synthesize Options</a><ul><li class="topic-item"><a href="#GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99" data-tocid="GUID-E9F73454-CA90-42EA-B7FC-0A3CBFBE2C99">3.6.1.1.1 Active Implementation</a></li><li class="topic-item"><a href="#GUID-ECD3387C-CFE1-4669-9378-54045568E815" data-tocid="GUID-ECD3387C-CFE1-4669-9378-54045568E815">3.6.1.1.2 Global Nets (Promotions and Demotions)</a></li><li class="topic-item"><a href="#GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163" data-tocid="GUID-E08FD988-0DC3-4D18-B7E5-F98A0ED7B163">3.6.1.1.3 Optimizations</a></li><li class="topic-item"><a href="#GUID-380E3696-C60D-41BB-B800-7E02C2D5982D" data-tocid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D">3.6.1.1.4 Additional Options for SynplifyPro Synthesis</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-047BC97C-A068-458E-ABA8-68FC9A235BDA" data-tocid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-047BC97C-A068-458E-ABA8-68FC9A235BDA">Recommended Synthesis Tcl Options
                (PolarFire)</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-AC439CD9-22FF-4762-9ADB-5875785B90F3" data-tocid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-AC439CD9-22FF-4762-9ADB-5875785B90F3">Entering Additional Options
                (PolarFire)</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-F5C6E894-BA44-4F26-9FA7-356295248A1C" data-tocid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__GUID-F5C6E894-BA44-4F26-9FA7-356295248A1C">Recommended Synthesis Tcl Options
                (SmartFusion 2, IGLOO 2, and RTG4)</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__SECTION_H25_MD4_TPB" data-tocid="GUID-380E3696-C60D-41BB-B800-7E02C2D5982D__SECTION_H25_MD4_TPB">Entering Additional Options
                (SmartFusion 2, IGLOO 2, and RTG4)</a></div></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-0DD03727-238A-4708-8E40-32A82FBE5524" data-tocid="GUID-0DD03727-238A-4708-8E40-32A82FBE5524">3.6.1.2 SynplifyPro ME</a></li><li class="topic-item"><a href="#GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB" data-tocid="GUID-88D0BDC8-A949-4317-BA84-096F9BADE5BB">3.6.1.3 Identifying Debug Designs</a></li></ul></li><li class="topic-item"><a href="#GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE" data-tocid="GUID-F1E7931A-5CCA-4DE6-BE33-9C638A7743BE">3.6.2 Verifying Post-Synthesized Designs</a><ul><li class="topic-item"><a href="#GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578" data-tocid="GUID-F68B4CD6-206D-4BE7-9F5B-EEC865869578">3.6.2.1 Generating Simulation Files</a></li><li class="topic-item"><a href="#GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89" data-tocid="GUID-6F217232-D5E1-4A64-85FD-CEC74D295D89">3.6.2.2 Verifying Post-Synthesis Implementations -
        Simulate</a></li></ul></li><li class="topic-item"><a href="#GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1" data-tocid="GUID-29CE35FA-C921-478D-BFBC-B50A06BD29B1">3.6.3 Compile Netlist</a></li><li class="topic-item"><a href="#GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824" data-tocid="GUID-C50C2533-A4D4-4BEC-8C9B-C4D0276C7824">3.6.4 Configure Flash*Freeze (SmartFusion 2 and
    IGLOO 2)</a><ul><li class="topic-item"><a href="#GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575" data-tocid="GUID-7D939A3C-D19A-4E3F-A562-A4D1CEA27575">3.6.4.1 uRAM/LSRAM State</a></li><li class="topic-item"><a href="#GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D" data-tocid="GUID-E8A4B54E-42E7-47CD-874E-D660BF714D3D">3.6.4.2 MSS Clock Source</a></li></ul></li><li class="topic-item"><a href="#GUID-A3378CFC-90A5-4503-9504-06038D1171E1" data-tocid="GUID-A3378CFC-90A5-4503-9504-06038D1171E1">3.6.5 Configure Register Lock Bits</a><ul><li class="topic-item"><a href="#GUID-14E91E7E-5528-426E-9918-D9FE3D69948B" data-tocid="GUID-14E91E7E-5528-426E-9918-D9FE3D69948B">3.6.5.1 Register Lock Bit Text File Template</a></li><li class="topic-item"><a href="#GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191" data-tocid="GUID-25EC4D3A-BBCA-4902-AED4-037693AE6191">3.6.5.2 Register Lock Bit File Syntax</a></li><li class="topic-item"><a href="#GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732" data-tocid="GUID-E5103876-33E6-48A8-AC6D-14A14B5EF732">3.6.5.3 Validating the Register Lock Bits
                                                Configuration File</a></li></ul></li><li class="topic-item"><a href="#GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C" data-tocid="GUID-070DCE5B-1206-49C8-9849-3F49F5D4654C">3.6.6 Constraint Flow in Implementation</a><ul><li class="topic-item"><a href="#GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16" data-tocid="GUID-C4E5067C-FA3F-4D2E-848A-52A363E90C16">3.6.6.1 Design State Invalidation</a></li><li class="topic-item"><a href="#GUID-73AEA91C-8987-4FFD-B361-70B00EF96218" data-tocid="GUID-73AEA91C-8987-4FFD-B361-70B00EF96218">3.6.6.2 Constraints and Design Invalidation</a></li><li class="topic-item"><a href="#GUID-9659780B-F381-45F6-B29E-F2A4321F90DF" data-tocid="GUID-9659780B-F381-45F6-B29E-F2A4321F90DF">3.6.6.3 Check Constraints</a></li><li class="topic-item"><a href="#GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC" data-tocid="GUID-3FD5CEFE-3643-41D1-A657-DA1B81EBA3DC">3.6.6.4 Design State and Constraints Check</a></li><li class="topic-item"><a href="#GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73" data-tocid="GUID-BF199DCC-1E50-4020-A013-586AF9CDFD73">3.6.6.5 Edit Constraints</a></li><li class="topic-item"><a href="#GUID-23FB630E-E5B8-44C3-B196-03A7175DE640" data-tocid="GUID-23FB630E-E5B8-44C3-B196-03A7175DE640">3.6.6.6 Constraint Type and Interactive
        Tool</a></li></ul></li><li class="topic-item"><a href="#GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59" data-tocid="GUID-F169FE38-FEAD-4352-A765-89B3CD46FF59">3.6.7 Place and Route</a><ul><li class="topic-item"><a href="#GUID-62533E96-F2EA-445D-96C2-DC146045845C" data-tocid="GUID-62533E96-F2EA-445D-96C2-DC146045845C">3.6.7.1 Place and Route Options</a></li></ul></li><li class="topic-item"><a href="#GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4" data-tocid="GUID-CDB6C783-B5FF-4C07-9F5E-DF6307489DD4">3.6.8 Multiple Pass Layout Configuration</a><ul><li class="topic-item"><a href="#GUID-9F67B7F4-9415-47B6-960C-E7AD4C12A57B" data-tocid="GUID-9F67B7F4-9415-47B6-960C-E7AD4C12A57B">3.6.8.1 Iteration Summary Report</a></li></ul></li><li class="topic-item"><a href="#GUID-119974C4-605C-4AC2-92B8-FA7F100532EB" data-tocid="GUID-119974C4-605C-4AC2-92B8-FA7F100532EB">3.6.9 Post Layout Editing of I/O Signal Integrity and Delay Parameters</a></li><li class="topic-item"><a href="#GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF" data-tocid="GUID-FA71CB49-66A4-42A7-9566-0AB0D5E313FF">3.6.10 Resource Usage</a><ul><li class="topic-item"><a href="#GUID-898A9796-15F2-4250-8C95-2365F01E8D51" data-tocid="GUID-898A9796-15F2-4250-8C95-2365F01E8D51">3.6.10.1 Overlapping of Resource Reporting</a></li></ul></li><li class="topic-item"><a href="#GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667" data-tocid="GUID-644C92F3-89D5-4746-89A0-2DE9E7E9A667">3.6.11 Global Net Report</a><ul><li class="topic-item"><a href="#GUID-CD63A328-DEE1-4F5A-BC1D-2AE588BCDF4C" data-tocid="GUID-CD63A328-DEE1-4F5A-BC1D-2AE588BCDF4C">3.6.11.1 Global Nets Information</a></li><li class="topic-item"><a href="#GUID-FE13F386-8165-4172-8A76-218C1BF34D12" data-tocid="GUID-FE13F386-8165-4172-8A76-218C1BF34D12">3.6.11.2 I/O to GB Connections</a></li><li class="topic-item"><a href="#GUID-0EE4C9C7-E69F-420A-99B4-19CEE5141D11" data-tocid="GUID-0EE4C9C7-E69F-420A-99B4-19CEE5141D11">3.6.11.3 Fabric to GB Connections</a></li><li class="topic-item"><a href="#GUID-22CB2AAA-D2AB-4FC9-B253-B6B59B0CD73D" data-tocid="GUID-22CB2AAA-D2AB-4FC9-B253-B6B59B0CD73D">3.6.11.4 CCC to GB Connections</a></li><li class="topic-item"><a href="#GUID-322D1AA5-A033-4394-B3E9-F59D213B5916" data-tocid="GUID-322D1AA5-A033-4394-B3E9-F59D213B5916">3.6.11.5 CCC Input Connections</a></li><li class="topic-item"><a href="#GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D" data-tocid="GUID-D07419C4-EDBB-443B-BB9F-D85334D6A42D">3.6.11.6 Local Clock Nets to RGB Connections</a></li><li class="topic-item"><a href="#GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F" data-tocid="GUID-38207E32-5118-4B3A-8F53-D973DF37CA3F">3.6.11.7 Global Clock Nets to RGB Connections</a></li><li class="topic-item"><a href="#GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1" data-tocid="GUID-DDD43D60-71E4-45C0-A946-4B562CE978A1">3.6.11.8 Warnings (RTG4 only)</a></li></ul></li><li class="topic-item"><a href="#GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC" data-tocid="GUID-EED4550E-D263-4F7F-AB87-B397EBFC66EC">3.6.12 Verify Post Layout Implementation</a><ul><li class="topic-item"><a href="#GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1" data-tocid="GUID-5AE44F8C-4E54-4892-BAAD-CAFEF91D18C1">3.6.12.1 Generate Back Annotated Files</a></li><li class="topic-item"><a href="#GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA" data-tocid="GUID-1BB2F27A-EAE7-467D-BA23-7C88E0E88DCA">3.6.12.2 Simulate - Opens ModelSim ME</a></li><li class="topic-item"><a href="#GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E" data-tocid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E">3.6.12.3 Verify Timing</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_KKJ_TZH_NVB" data-tocid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_KKJ_TZH_NVB">Slack Distribution</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_DJY_5ZH_NVB" data-tocid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_DJY_5ZH_NVB">Cell vs Net Delays</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_AKJ_WZH_NVB" data-tocid="GUID-19222D8D-3C05-43D7-96A5-F15A7C42BF7E__SECTION_AKJ_WZH_NVB">Logic Level Distribution</a></div></li></ul></li><li class="topic-item"><a href="#GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C" data-tocid="GUID-3377CDD4-7102-4AF1-B72B-4480952FB88C">3.6.12.4 Types of Timing Reports</a></li><li class="topic-item"><a href="#GUID-32017C28-8273-465F-997B-E1BC3C926D5A" data-tocid="GUID-32017C28-8273-465F-997B-E1BC3C926D5A">3.6.12.5 SmartTime</a><ul><li class="topic-item"><a href="#GUID-395A657A-5783-427E-89B8-76762B02CE79" data-tocid="GUID-395A657A-5783-427E-89B8-76762B02CE79">3.6.12.5.1 Static Timing Analysis (STA)</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-395A657A-5783-427E-89B8-76762B02CE79__SECTION_KK4_1NF_J4B" data-tocid="GUID-395A657A-5783-427E-89B8-76762B02CE79__SECTION_KK4_1NF_J4B">Timing Constraints</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-395A657A-5783-427E-89B8-76762B02CE79__SECTION_Q1J_BNF_J4B" data-tocid="GUID-395A657A-5783-427E-89B8-76762B02CE79__SECTION_Q1J_BNF_J4B">Timing Analysis</a></div></li></ul></li><li class="topic-item"><a href="#GUID-7A4C33E6-7325-46B3-8E4B-2DE30E721506" data-tocid="GUID-7A4C33E6-7325-46B3-8E4B-2DE30E721506">3.6.12.5.2 SmartTime and Place and Route</a></li><li class="topic-item"><a href="#GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94" data-tocid="GUID-80D05FB6-332B-4C8A-B439-69B803FF6E94">3.6.12.5.3 SmartTime and Timing Reports</a></li><li class="topic-item"><a href="#GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C" data-tocid="GUID-B997F93B-8EA6-4D15-8F84-A5C4C5E6F23C">3.6.12.5.4 SmartTime and Cross-Probing into Chip Planner</a></li><li class="topic-item"><a href="#GUID-5B6675D9-29E2-47D5-981D-952D36FAF861" data-tocid="GUID-5B6675D9-29E2-47D5-981D-952D36FAF861">3.6.12.5.5 SmartTime and Cross-Probing into Constraint Editor</a></li></ul></li><li class="topic-item"><a href="#GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4" data-tocid="GUID-A565047B-A154-42D8-BF8B-D4B665CFD2D4">3.6.12.6 Verify Power</a></li><li class="topic-item"><a href="#GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B" data-tocid="GUID-6B256071-AFF1-427B-AF2E-0DF20B1A407B">3.6.12.7 Verify Power Sub-Commands</a></li><li class="topic-item"><a href="#GUID-2DB91037-C3BC-4580-A29D-3E3360A71547" data-tocid="GUID-2DB91037-C3BC-4580-A29D-3E3360A71547">3.6.12.8 SmartPower</a></li><li class="topic-item"><a href="#GUID-1C456A15-C45C-4242-8B3C-DDF4B4497CD5" data-tocid="GUID-1C456A15-C45C-4242-8B3C-DDF4B4497CD5">3.6.12.9 Simultaneous Switching Noise</a><ul><li class="topic-item"><a href="#GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745" data-tocid="GUID-BAF60861-CDCB-433B-8EA7-E1CCCFF2A745">3.6.12.9.1 Supported Dies and Packages</a></li><li class="topic-item"><a href="#GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD" data-tocid="GUID-D7EDB2B3-3DD3-4853-93B7-38F6A6DA6AFD">3.6.12.9.2 Supported I/O Standard</a></li><li class="topic-item"><a href="#GUID-B40FAD37-AAF2-4624-A418-53B0959C8BF7" data-tocid="GUID-B40FAD37-AAF2-4624-A418-53B0959C8BF7">3.6.12.9.3 Supported I/O Types</a></li><li class="topic-item"><a href="#GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26" data-tocid="GUID-648E04A5-265E-40DB-924E-34B7A7AD9E26">3.6.12.9.4 SSN Analyzer Tabs</a><ul><li class="topic-item"><a href="#GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7" data-tocid="GUID-96CCB6CC-8B2B-4979-8FB6-D2C328A8ABB7">3.6.12.9.4.1 Noise Report Tab</a></li><li class="topic-item"><a href="#GUID-6CA66C20-964A-447A-A990-926AC8246408" data-tocid="GUID-6CA66C20-964A-447A-A990-926AC8246408">3.6.12.9.4.2 Excluded I/Os Tab</a></li><li class="topic-item"><a href="#GUID-513B2C2E-3E8B-4F19-B68F-976249AB2D4B" data-tocid="GUID-513B2C2E-3E8B-4F19-B68F-976249AB2D4B">3.6.12.9.4.3 Summary Tab</a></li></ul></li><li class="topic-item"><a href="#GUID-B7719C61-E73A-4E14-BE65-37C422FBF605" data-tocid="GUID-B7719C61-E73A-4E14-BE65-37C422FBF605">3.6.12.9.5 SSN Noise Analyzer Reports Failure
        Procedure</a></li></ul></li></ul></li></ul></div>
	                        	
                        	</div>
                        </nav>
                    
                </div>
            </div>
            
            
            
        </div> 
        <footer class="navbar navbar-default wh_footer">
  <div class=" footer-container mx-auto ">
    <div class="footer">
  <div class="mchp-wh-footer">
    <div class="mchp-footer">
      <div class="mchp-footer-tier1">
        <div class="spacer"></div>
        <div class="mchp-footer-container">
          <div class="mchp-footer-links mchp-social-media-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.facebook.com/pages/Microchip-Technology-Inc/20320981741" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Facebook" src="oxygen-webhelp/template/resources/images/201016-corp-facebook.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.linkedin.com/company/microchip-technology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip LinkedIn" src="oxygen-webhelp/template/resources/images/201016-corp-linkedin.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://twitter.com/MicrochipTech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Twitter" src="oxygen-webhelp/template/resources/images/201016-corp-twitter.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.youtube.com/user/MicrochipTechnology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip YouTube" src="oxygen-webhelp/template/resources/images/201016-corp-youtube.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.instagram.com/microchiptechnologyinc/" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Instagram" src="oxygen-webhelp/template/resources/images/201016-corp-instagram.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.weibo.com/microchiptech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Weibo" src="oxygen-webhelp/template/resources/images/201016-corp-weibo.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.microchip.com/en-us/about/blog" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Blog" src="oxygen-webhelp/template/resources/images/201016-corp-blog.png"/>
                </a>
              </div>
            </div>
          </div>
          <div class="mchp-footer-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://www.microchip.com/about-us/contact-us" class="mchp-link__link">Contact</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information" class="mchp-link__link">Legal</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/privacy-policy" class="mchp-link__link">Privacy Policy</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/microchip-cookie-statement" class="mchp-link__link">Cookies</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://careers.microchip.com/" class="mchp-link__link">Careers</a>
                  <span class="mchp-link__separator"></span>
                </div>
              </div>
            </div>
          </div>
          <div class="mchp-footer-newsletter">
            <div class="cmp-text">
              <p>Stay on the leading edge with our blog</p>
            </div>
            <div class="mchp-button-wrapper">
              <a role="button" href="https://www.microchip.com/en-us/about/blog" class="mchp-button mchp-button-regular solid">
                <span class="mchp-button__span">MicroSolutions</span>
              </a>
            </div>
          </div>
        </div>
        <div class="graphic">
          <img src="oxygen-webhelp/template/resources/images/footer-graphic.png"/>
        </div>
      </div>
      <div class="mchp-footer-tier2">
        <p class="mchp-copyright">© Copyright 1998-2022 Microchip Technology Inc. All rights reserved.</p>
      </div>
    </div>
  </div>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async="true" src="https://www.googletagmanager.com/gtag/js?id=UA-2724382-19"></script>
  <script>
    window.dataLayer = window.dataLayer || [];  
    function gtag(){dataLayer.push(arguments);}  
    gtag('js', new Date());   
    gtag('config', 'UA-2724382-19');
  </script>
</div>
  </div>
</footer>
        
        <div id="go2top" class="d-print-none">
            <span class="oxy-icon oxy-icon-up"></span>
        </div>
        
        <div id="modal_img_large" class="modal">
            <span class="close oxy-icon oxy-icon-remove"></span>
            <div id="modal_img_container"></div>
            <div id="caption"></div>
        </div>
        
        
        
    </body>
</html>