/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [5:0] _02_;
  wire [10:0] _03_;
  wire [5:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_2z[0] | celloutsig_1_0z[5]);
  assign celloutsig_0_33z = ~((celloutsig_0_6z[6] | celloutsig_0_9z[2]) & (in_data[94] | celloutsig_0_10z));
  assign celloutsig_0_7z = ~((celloutsig_0_6z[7] | celloutsig_0_3z[0]) & (celloutsig_0_4z | celloutsig_0_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_3z[9] | celloutsig_0_12z) & (celloutsig_0_6z[0] | celloutsig_0_0z));
  assign celloutsig_0_25z = ~((celloutsig_0_14z | celloutsig_0_18z) & (celloutsig_0_8z[5] | celloutsig_0_6z[3]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[79] | _00_));
  assign celloutsig_0_59z = celloutsig_0_3z[4] | celloutsig_0_2z;
  assign celloutsig_1_8z = celloutsig_1_4z[1] | celloutsig_1_2z[4];
  assign celloutsig_0_20z = celloutsig_0_19z[5] | celloutsig_0_0z;
  assign celloutsig_0_8z = celloutsig_0_3z[14:6] + celloutsig_0_3z[14:6];
  reg [5:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_35z, celloutsig_0_59z };
  assign out_data[5:0] = _15_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 6'h00;
    else _02_ <= in_data[107:102];
  reg [5:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _17_ <= 6'h00;
    else _17_ <= in_data[8:3];
  assign { _04_[5], _00_, _04_[3:0] } = _17_;
  reg [10:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 11'h000;
    else _18_ <= { in_data[67:65], celloutsig_0_6z };
  assign { _03_[10:6], _01_, _03_[4:0] } = _18_;
  assign celloutsig_1_15z = { in_data[158:140], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_7z, _02_ } === { in_data[144:129], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z } === in_data[79:69];
  assign celloutsig_0_64z = { celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_20z } >= { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_26z };
  assign celloutsig_0_0z = in_data[57:53] > in_data[82:78];
  assign celloutsig_0_4z = { _04_[5], _00_, _04_[3:1], _04_[5], _00_, _04_[3:0] } > celloutsig_0_3z[15:5];
  assign celloutsig_1_6z = { _02_[2:0], celloutsig_1_3z, celloutsig_1_2z } > { in_data[134:128], celloutsig_1_0z };
  assign celloutsig_1_9z = _02_[4:2] > celloutsig_1_0z[3:1];
  assign celloutsig_0_18z = celloutsig_0_3z[8:4] > in_data[41:37];
  assign celloutsig_0_5z = { celloutsig_0_3z[3:2], celloutsig_0_4z } <= { celloutsig_0_3z[11:10], celloutsig_0_0z };
  assign celloutsig_1_12z = { in_data[100:99], celloutsig_1_9z, celloutsig_1_9z } <= celloutsig_1_0z[3:0];
  assign celloutsig_0_12z = ! { celloutsig_0_6z[3], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_0z } < { celloutsig_0_3z[5:1], celloutsig_0_9z[2], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_7z = in_data[130] & ~(celloutsig_1_6z);
  assign celloutsig_0_35z = { celloutsig_0_8z[4:1], celloutsig_0_33z } % { 1'h1, _03_[0], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_3z = _02_[3:1] % { 1'h1, in_data[150:149] };
  assign celloutsig_1_18z = ^ { celloutsig_1_4z[0], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_6z = { _00_, celloutsig_0_4z, _04_[5], _00_, _04_[3:0] } << { in_data[27:26], _04_[5], _00_, _04_[3:0] };
  assign celloutsig_0_9z = { _04_[3:2], celloutsig_0_7z } <<< { celloutsig_0_6z[1:0], celloutsig_0_5z };
  assign celloutsig_1_4z = celloutsig_1_0z[6:2] - in_data[115:111];
  assign celloutsig_0_26z = { in_data[10:8], celloutsig_0_17z } - _03_[10:7];
  assign celloutsig_0_3z = in_data[42:25] ~^ { in_data[20:10], celloutsig_0_2z, _04_[5], _00_, _04_[3:0] };
  assign celloutsig_1_2z = { _02_[0], celloutsig_1_0z } ~^ in_data[105:98];
  assign celloutsig_1_16z = { _02_[3:2], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_5z } ~^ { celloutsig_1_0z[6:1], celloutsig_1_8z };
  assign celloutsig_0_15z = { celloutsig_0_3z[11:1], celloutsig_0_4z } ~^ in_data[13:2];
  assign celloutsig_1_0z = in_data[170:164] ^ in_data[127:121];
  assign celloutsig_1_10z = _02_ ^ { celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_10z[2:0] ^ { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_14z = celloutsig_1_2z[6:0] ^ { celloutsig_1_3z[2], celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_15z } ^ { in_data[164:146], celloutsig_1_16z };
  assign celloutsig_0_19z[6:1] = { celloutsig_0_8z[5:1], celloutsig_0_4z } ^ { celloutsig_0_15z[2], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z[2] };
  assign _03_[5] = _01_;
  assign _04_[4] = _00_;
  assign celloutsig_0_19z[0] = 1'h0;
  assign { out_data[128], out_data[121:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z };
endmodule
