LIBRARY IEEE;
use IEEE.std_logic_1164.all;

entity Adder is
port(
	A : in std_logic_vector(3 downto 0);
	B : in std_logic_vector(3 downto 0);
	CYi : in std_logic;
	S : out std_logic_vector(3 downto 0);
	C4: out std_logic
);
end Adder;

architecture Adder of Adder is

component FullAdder port(
	A : in std_logic;
	B : in std_logic;
	CYi : in std_logic;
	R : out std_logic;
	CyOut: out std_logic
);
end component;

signal term: std_logic_vector(2 downto 0);

begin 

FullAdder0: FullAdder port map(
	A => A(0),
	B => B(0),
	CYi => CYi,
	R => S(0),
	CyOut => term(0)
);

FullAdder1: FullAdder port map(
	A=> A(1),
	B=> B(1),
	CYi=> term(0),
	R=> S(1),
	CyOut=> term(1)
);

FullAdder2: FullAdder port map(
	A=> A(2),
	B=> B(2),
	CYi=> term(1),
	R=> S(2),
	CyOut=> term(2)
);

FullAdder3: FullAdder port map(
	A=> A(3),
	B=> B(3),
	CYi=> term(2),
	R=> S(3),
	CyOut=> C4
);
end Adder;