/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x60)
#define image_0_initialization_task        (0x60)
#define image_0_start_task_update_fifo_us_read_1st_wakeup_request        (0xd28)
#define image_0_update_fifo_us_read_1st_wakeup_request        (0xd28)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x2420)
#define image_0_ghost_reporting_1st_wakeup_request        (0x2420)
#define image_0_start_task_us_tx_task_1st_wakeup_request        (0x7e0)
#define image_0_us_tx_task_1st_wakeup_request        (0x7e0)
#define image_0_us_tx_task_wakeup_request        (0x7e0)
#define image_0_start_task_epon_update_fifo_read_1st_wakeup_request        (0xfb0)
#define image_0_epon_update_fifo_read_1st_wakeup_request        (0xfb0)
#define image_0_start_task_epon_tx_task_wakeup_request        (0x27e8)
#define image_0_epon_tx_task_wakeup_request        (0x27e8)
#define image_0_start_task_budget_allocator_us_1st_wakeup_request        (0x1000)
#define image_0_budget_allocator_us_1st_wakeup_request        (0x1000)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_debug_routine        (0x88)
#define image_0_start_task_gpon_control_wakeup_request        (0x608)
#define image_0_gpon_control_wakeup_request        (0x608)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x1820)
#define image_0_ds_tx_task_wakeup_request        (0x1820)
#define image_0_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1ee0)
#define image_0_ovl_budget_allocator_1st_wakeup_request        (0x1ee0)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x2298)
#define image_0_flush_task_1st_wakeup_request        (0x2298)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1598)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1598)
#define image_0_start_task_budget_allocator_ds_1st_wakeup_request        (0x1a58)
#define image_0_budget_allocator_ds_1st_wakeup_request        (0x1a58)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x28e0)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x28e0)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x2960)
#define image_0_service_queues_tx_task_wakeup_request        (0x2960)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x2b88)
#define image_0_budget_allocator_1st_wakeup_request        (0x2b88)
#define image_0_debug_routine_handler        (0xc)
#define image_0_scheduling_update_status        (0xb58)
#define image_0_scheduling_action_not_valid        (0xc38)
#define image_0_basic_scheduler_update_dwrr        (0x1570)
#define image_0_ds_tx_scheduling_update_status        (0x1998)
#define image_0_ds_tx_scheduling_action_not_valid        (0x1a00)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0x1e98)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0x1ea8)
#define image_0_complex_scheduler_update_dwrr_queues        (0x1eb8)
#define image_0_basic_rate_limiter_complex_scheduler        (0x1f98)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x1fc8)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x1ff8)
#define image_0_basic_rate_limiter_queue_with_bs        (0x2050)
#define image_0_ovl_rate_limiter        (0x2088)
#define image_0_complex_rate_limiter_queue_sir        (0x20a0)
#define image_0_complex_rate_limiter_queue_pir        (0x20e0)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0x2120)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0x2160)
#define image_0_scheduling_service_queues_update_status        (0x2a88)
#define image_0_scheduling_service_queues_action_not_valid        (0x2b60)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0xda8)
#define image_1_processing_wakeup_request        (0xda8)
#define image_1_start_task_debug_routine        (0x4e18)
#define image_1_debug_routine        (0x4e18)
#define image_1_start_task_cpu_rx_wakeup_request        (0x5d58)
#define image_1_cpu_rx_wakeup_request        (0x5d58)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x6440)
#define image_1_cpu_recycle_wakeup_request        (0x6440)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x6938)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x6938)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6590)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6590)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x4f90)
#define image_1_cpu_rx_copy_wakeup_request        (0x4f90)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x69e8)
#define image_1_spdsvc_gen_wakeup_request        (0x69e8)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x7aa0)
#define image_1_common_reprocessing_wakeup_request        (0x7aa0)
#define image_1_c_cpu_rx_task        (0x6068)
#define image_1_start_task_c_cpu_rx_wakeup_request        (0x6068)
#define image_1_c_cpu_rx_wakeup_request        (0x6068)
#define image_1_debug_routine_handler        (0xc)
#define image_1_action_exception        (0x40)
#define image_1_processing_header_update_length_calc        (0x29b4)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2a80)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2a88)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2a90)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2aa8)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2ab4)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2ac0)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2ae0)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2aec)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2b10)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2b20)
#define image_1_tcam_cmd_ic_submit        (0x3b30)
#define image_1_tcam_cmd_outer_tpid        (0x3b78)
#define image_1_tcam_cmd_inner_tpid        (0x3b90)
#define image_1_tcam_cmd_ethertype        (0x3ba8)
#define image_1_tcam_cmd_outer_vid        (0x3bc0)
#define image_1_tcam_cmd_inner_vid        (0x3bd8)
#define image_1_tcam_cmd_outer_pbit        (0x3bf0)
#define image_1_tcam_cmd_inner_pbit        (0x3c08)
#define image_1_tcam_cmd_vlan_num        (0x3c20)
#define image_1_tcam_cmd_ip_protocol        (0x3c38)
#define image_1_tcam_cmd_l3_protocol        (0x3c50)
#define image_1_tcam_cmd_tos        (0x3c68)
#define image_1_tcam_cmd_network_layer        (0x3c80)
#define image_1_tcam_cmd_ingress_port        (0x3ca0)
#define image_1_tcam_cmd_gem_flow        (0x3cb8)
#define image_1_tcam_cmd_ipv6_label        (0x3cd0)
#define image_1_tcam_cmd_src_ip        (0x3d00)
#define image_1_tcam_cmd_src_ipv6_masked        (0x3d50)
#define image_1_tcam_cmd_dst_ip        (0x3d88)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x3dd8)
#define image_1_tcam_cmd_src_port        (0x3e10)
#define image_1_tcam_cmd_dst_port        (0x3e28)
#define image_1_tcam_cmd_src_mac        (0x3e40)
#define image_1_tcam_cmd_dst_mac        (0x3e70)
#define image_1_tcam_cmd_generic_l2        (0x3ea0)
#define image_1_tcam_cmd_generic_l3        (0x3ed8)
#define image_1_tcam_cmd_generic_l4        (0x3f10)
#define image_1_gpe_cmd_replace_16        (0x44a8)
#define image_1_gpe_cmd_replace_32        (0x44b0)
#define image_1_gpe_cmd_replace_bits_16        (0x44c8)
#define image_1_gpe_cmd_copy_bits_16        (0x44e8)
#define image_1_gpe_cmd_skip_if        (0x4518)
#define image_1_gpe_vlan_action_cmd_drop        (0x4538)
#define image_1_gpe_vlan_action_cmd_dscp        (0x4540)
#define image_1_gpe_vlan_action_cmd_mac_hdr_copy        (0x4590)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0xf20)
#define image_2_processing_wakeup_request        (0xf20)
#define image_2_start_task_cpu_tx_wakeup_request        (0x4f98)
#define image_2_cpu_tx_wakeup_request        (0x4f98)
#define image_2_cpu_tx_read_ring_indices        (0x4f98)
#define image_2_start_task_debug_routine        (0x40)
#define image_2_debug_routine        (0x40)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x5500)
#define image_2_cpu_recycle_wakeup_request        (0x5500)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5948)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5948)
#define image_2_start_task_dhd_tx_post_wakeup_request        (0x5e00)
#define image_2_dhd_tx_post_wakeup_request        (0x5e00)
#define image_2_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x5db0)
#define image_2_dhd_tx_post_update_fifo_wakeup_request        (0x5db0)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x7200)
#define image_2_dhd_tx_complete_wakeup_request        (0x7200)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x7518)
#define image_2_dhd_rx_complete_wakeup_request        (0x7518)
#define image_2_start_task_dhd_timer_1st_wakeup_request        (0x59b0)
#define image_2_dhd_timer_1st_wakeup_request        (0x59b0)
#define image_2_start_task_dhd_mcast_wakeup_request        (0x69d8)
#define image_2_dhd_mcast_wakeup_request        (0x69d8)
#define image_2_start_task_timer_common_task_wakeup_request        (0x70a0)
#define image_2_timer_common_task_wakeup_request        (0x70a0)
#define image_2_debug_routine_handler        (0xc)
#define image_2_action_exception        (0x1b8)
#define image_2_processing_header_update_length_calc        (0x2b2c)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2bf8)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2c00)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2c08)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2c20)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2c2c)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2c38)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2c58)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2c64)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2c88)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2c98)
#define image_2_tcam_cmd_ic_submit        (0x3ca8)
#define image_2_tcam_cmd_outer_tpid        (0x3cf0)
#define image_2_tcam_cmd_inner_tpid        (0x3d08)
#define image_2_tcam_cmd_ethertype        (0x3d20)
#define image_2_tcam_cmd_outer_vid        (0x3d38)
#define image_2_tcam_cmd_inner_vid        (0x3d50)
#define image_2_tcam_cmd_outer_pbit        (0x3d68)
#define image_2_tcam_cmd_inner_pbit        (0x3d80)
#define image_2_tcam_cmd_vlan_num        (0x3d98)
#define image_2_tcam_cmd_ip_protocol        (0x3db0)
#define image_2_tcam_cmd_l3_protocol        (0x3dc8)
#define image_2_tcam_cmd_tos        (0x3de0)
#define image_2_tcam_cmd_network_layer        (0x3df8)
#define image_2_tcam_cmd_ingress_port        (0x3e18)
#define image_2_tcam_cmd_gem_flow        (0x3e30)
#define image_2_tcam_cmd_ipv6_label        (0x3e48)
#define image_2_tcam_cmd_src_ip        (0x3e78)
#define image_2_tcam_cmd_src_ipv6_masked        (0x3ec8)
#define image_2_tcam_cmd_dst_ip        (0x3f00)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x3f50)
#define image_2_tcam_cmd_src_port        (0x3f88)
#define image_2_tcam_cmd_dst_port        (0x3fa0)
#define image_2_tcam_cmd_src_mac        (0x3fb8)
#define image_2_tcam_cmd_dst_mac        (0x3fe8)
#define image_2_tcam_cmd_generic_l2        (0x4018)
#define image_2_tcam_cmd_generic_l3        (0x4050)
#define image_2_tcam_cmd_generic_l4        (0x4088)
#define image_2_gpe_cmd_replace_16        (0x4628)
#define image_2_gpe_cmd_replace_32        (0x4630)
#define image_2_gpe_cmd_replace_bits_16        (0x4648)
#define image_2_gpe_cmd_copy_bits_16        (0x4668)
#define image_2_gpe_cmd_skip_if        (0x4698)
#define image_2_gpe_vlan_action_cmd_drop        (0x46b8)
#define image_2_gpe_vlan_action_cmd_dscp        (0x46c0)
#define image_2_gpe_vlan_action_cmd_mac_hdr_copy        (0x4710)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d88, 0x3f00}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3dd8, 0x3f50}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e70, 0x3fe8}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e28, 0x3fa0}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ba8, 0x3d20}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cb8, 0x3e30}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ea0, 0x4018}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ed8, 0x4050}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f10, 0x4088}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b30, 0x3ca8}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ca0, 0x3e18}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c08, 0x3d80}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b90, 0x3d08}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bd8, 0x3d50}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c38, 0x3db0}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cd0, 0x3e48}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c50, 0x3dc8}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c80, 0x3df8}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bf0, 0x3d68}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b78, 0x3cf0}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bc0, 0x3d38}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d00, 0x3e78}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d50, 0x3ec8}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e40, 0x3fb8}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e10, 0x3f88}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c68, 0x3de0}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c20, 0x3d98}

#endif

