// Seed: 568520777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always #1 $unsigned(5);
  ;
  logic id_9;
endmodule
module module_1 #(
    parameter id_6 = 32'd2
) (
    inout tri1 id_0,
    output logic id_1,
    output uwire id_2[1 : id_6],
    output supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 _id_6
);
  initial id_1 <= id_0;
  always assign id_0 = -1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  parameter id_9 = -1;
endmodule
