Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys.qsys --block-symbol-file --output-directory=/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys --family="MAX 10" --part=10M50SAE144C8G
Progress: Loading hw_test/sdram_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding mt48lc4m16a2_0 [mt48lc4m16a2 1.0]
Progress: Parameterizing module mt48lc4m16a2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys.qsys --synthesis=VERILOG --output-directory=/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis --family="MAX 10" --part=10M50SAE144C8G
Progress: Loading hw_test/sdram_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding mt48lc4m16a2_0 [mt48lc4m16a2 1.0]
Progress: Parameterizing module mt48lc4m16a2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram_qsys: Generating sdram_qsys "sdram_qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave mt48lc4m16a2_0.avalon_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: mm_bridge_0: "sdram_qsys" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: mt48lc4m16a2_0: "sdram_qsys" instantiated mt48lc4m16a2 "mt48lc4m16a2_0"
Info: mm_interconnect_0: "sdram_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "sdram_qsys" instantiated altera_reset_controller "rst_controller"
Info: mm_bridge_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: mt48lc4m16a2_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mt48lc4m16a2_0_avalon_slave_translator"
Info: sdram_qsys: Done "sdram_qsys" with 7 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
