Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 02:27:38 PDT 2021
Options: 
Date:    Fri Nov 03 10:08:41 2023
Host:    cad2 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (2cores*2cpus*1physical cpu*Intel(R) Pentium(R) CPU G3250 @ 3.20GHz 3072KB) (7902492KB)
PID:     5443
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (14 seconds elapsed).

WARNING: This version of the tool is 920 days old.
@genus:root: 1> read_libs saed90nm_typ.lib

Threads Configured:2
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1' (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib, Line 43702)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2' (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib, Line 44073)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 87881 is defined after at least one cell definition. The attribute will be ignored. (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 87882 is defined after at least one cell definition. The attribute will be ignored. (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 87883 is defined after at least one cell definition. The attribute will be ignored. (File /home/cmos/Desktop/AHP/DSD_FINAL/saed90nm_typ.lib)

  Message Summary for Library saed90nm_typ.lib:
  *********************************************
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 20
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 12
  *********************************************
 
Warning : Ignoring unsupported lu_table_template. [LBR-403]
        : Ignoring lu_table_template index type (input_voltage).
        : LBR-403 is issued when an unsupported lu_table_template is encountered by GENUS.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'saed90nm_typ.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLH2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLH2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLLHL2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLLHL2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HEADX32' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2'.  Ignoring the test_cell.
@genus:root: 2> read_hdl -sv top.v controller.v maindec.v regfile.v aludec.v datapath.v mux3.v mux2.v adder.v flopr.v extend.v alu.v riscvsingle.v dmem.v imem.v
 initial
       |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file 'imem.v' on line 4, column 8.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@genus:root: 3> elaborate
  Library has 122 usable logic and 54 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'top' from file 'top.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'extend' in file 'extend.v' on line 5.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'alu' in file 'alu.v' on line 11.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[0]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[1]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[2]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[3]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[4]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[5]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[6]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[7]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[8]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[9]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[10]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[11]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[12]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[13]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[14]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[15]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[16]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[17]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[18]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'RAM[19]' in module 'imem' in file 'imem.v' on line 7, column 7, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][0]' in module 'regfile'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][1]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][2]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][3]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][4]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][5]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][6]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][7]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][8]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][9]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][10]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][11]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][12]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][13]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][14]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][15]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][16]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][17]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][18]' in module 'regfile'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'registers[31][19]' in module 'regfile'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
design:top
@genus:root: 4> read_sdc constraints_top.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The 'set_input_delay' command on line '27' in the SDC file 'constraints_top.sdc' is not supported on ports which have a clock already defined 'port:top/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     10 , failed      0 (runtime  0.00)
 "get_ports"                - successful      6 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      3 , failed      0 (runtime  0.00)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@genus:root: 5> syn_generic
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[0]' in module 'imem'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[1]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[2]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[3]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[4]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[5]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[6]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[7]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[8]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[9]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[10]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[11]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[12]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[13]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[14]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[15]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[16]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[17]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[18]' in module 'imem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'RAM[19]' in module 'imem'.
##Generic Timing Info for library domain: _default_ typical gate delay: 47.4 ps std_slew: 18.4 ps std_load: 3.6 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.011s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 2, runtime: 0.025s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Rejected mux_registers[rs1_addr]_17_14 : has multidriven pins.

Rejected mux_registers[rs2_addr]_18_14 : has multidriven pins.

Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.004s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.471s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.027s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.006s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.003s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.019s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 3
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'top':
          sop(1) live_trim(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4_0_c6 in top':
	  (rvsingle_dp_alu_sub_13_34, rvsingle_dp_alu_add_12_34)

CDN_DP_region_4_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_4_0_c0 in top: area: 65965363200 ,dp = 11 mux = 9 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139955655115648 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 20
 skipped
CDN_DP_region_4_0_c1 in top: area: 54702489600 ,dp = 8 mux = 9 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  nan   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c2 in top: area: 54702489600 ,dp = 8 mux = 9 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  2.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c3 in top: area: 54702489600 ,dp = 8 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c4 in top: area: 54702489600 ,dp = 8 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c5 in top: area: 54702489600 ,dp = 8 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c6 in top: area: 52183296000 ,dp = 7 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_4_0_c6 in top: area: 52183296000 ,dp = 7 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 52183296000.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_4_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      65965363200        54702489600        54702489600        54702489600        54702489600        54702489600        52183296000        65909606400  
##>            WNS        +18402.90          +18245.30          +18245.30          +18245.30          +18245.30          +18245.30          +18412.30          +18314.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  1                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_4_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            65965363200 (      )    107392585.30 (        )             0 (        )              
##> datapath_rewrite_one_def       START            65965363200 ( +0.00)    107392585.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            65965363200 ( +0.00)    107392585.30 (   +0.00)             0 (       0)              
##>                                  END            55584460800 (-15.74)    107392589.20 (   +3.90)             0 (       0)           0  
##>  fast_cse_elim                 START            55584460800 ( +0.00)    107392589.20 (   +0.00)             0 (       0)              
##>                                  END            55584460800 ( +0.00)    107392589.20 (   +0.00)             0 (       0)           0  
##>                                  END            55584460800 (-15.74)    107392589.20 (   +3.90)             0 (       0)           0  
##> dpopt_share_one_def            START            55584460800 ( +0.00)    107392589.20 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( -6.10)    107392594.70 (   +5.50)             0 (       0)           0  
##> csa_opto                       START            52193433600 ( +0.00)    214748364.70 (+107355770.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            52193433600 (-20.88)    214748364.70 (+107355779.40)             0 (       0)           0  
##>canonicalize_by_names           START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            52193433600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52183296000 ( -0.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            52183296000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52183296000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            52183296000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52183296000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            52183296000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            52183296000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            52183296000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            52183296000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            52183296000 ( +0.00)    18412.30 (-214729952.40)             0 (       0)              
##>                                  END            52183296000 ( +0.00)    18412.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_4_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_4_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'top'.
Number of big hc bmuxes after = 2
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][0]2083'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][1]2084'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][2]2085'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][3]2086'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][4]2087'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][5]2088'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][6]2089'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][7]2090'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][8]2091'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][9]2092'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][10]2093'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][11]2094'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][12]2095'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][13]2096'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][14]2097'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][15]2098'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][16]2099'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][17]2100'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][18]2101'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][19]2102'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 992 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.292s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                    Message Text                                                      |
------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    3 |Processing multi-dimensional arrays.                                                                                  |
| CDFG-361    |Info    |    1 |Signal is not referenced within the process or block, but is in the sensitivity list.                                 |
|             |        |      |Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are   |
|             |        |      | not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the      |
|             |        |      | process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for |
|             |        |      | VHDL designs.                                                                                                        |
| CDFG-365    |Info    |    1 |Clock signal is not used as a clock in this process or block.                                                         |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                 |
| CDFG-738    |Info    |    8 |Common subexpression eliminated.                                                                                      |
| CDFG-739    |Info    |    8 |Common subexpression kept.                                                                                            |
| CDFG2G-616  |Info    |   41 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                      |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)             |
|             |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI)    |
|             |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI)                                                                        |
|             |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                |
| CDFG2G-622  |Warning | 1024 |Signal or variable has multiple drivers.                                                                              |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                    |
| CWD-19      |Info    |   27 |An implementation was inferred.                                                                                       |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                            |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                       |
| DPOPT-3     |Info    |    1 |Implementing datapath configurations.                                                                                 |
| DPOPT-4     |Info    |    1 |Done implementing datapath configurations.                                                                            |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                         |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                   |
| ELAB-2      |Info    |   14 |Elaborating Subdesign.                                                                                                |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                              |
| ELABUTL-125 |Warning |   64 |Undriven signal detected.                                                                                             |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic    |
|             |        |      | command.                                                                                                             |
| ELABUTL-130 |Info    |   64 |Undriven signal detected.                                                                                             |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                          |
| GLO-14      |Info    | 1024 |Replacing a latch with a logic constant 0.                                                                            |
|             |        |      |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                      |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                   |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical       |
|             |        |      | instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the      |
|             |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to     |
|             |        |      | false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign         |
|             |        |      | attribute to 'false' or 'preserve' instance attribute to 'true'.                                                     |
| GLO-51      |Info    |   12 |Hierarchical instance automatically ungrouped.                                                                        |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent     |
|             |        |      | this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with    |
|             |        |      | setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                               |
| LBR-9       |Warning |   46 |Library cell has no output pins defined.                                                                              |
|             |        |      |Add the missing output pin(s)                                                                                         |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means    |
|             |        |      | that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as         |
|             |        |      | unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for   |
|             |        |      | mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on |
|             |        |      | the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins  |
|             |        |      | and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)  |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                   |
| LBR-40      |Info    |   12 |An unsupported construct was detected in this library.                                                                |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.     |
| LBR-64      |Warning |    2 |Malformed test_cell.                                                                                                  |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between    |
|             |        |      | the two may exist.                                                                                                   |
| LBR-155     |Info    |    4 |Mismatch in unateness between 'timing_sense' attribute and the function.                                              |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                       |
| LBR-403     |Warning |    1 |Ignoring unsupported lu_table_template.                                                                               |
|             |        |      |LBR-403 is issued when an unsupported lu_table_template is encountered by GENUS.                                      |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                  |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source      |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).          |
| LBR-511     |Warning |    3 |An attribute is used before it is defined.                                                                            |
| LBR-518     |Info    |   20 |Missing a function attribute in the output pin definition.                                                            |
| LBR-525     |Warning |    2 |Missing clock pin in the sequential cell.                                                                             |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin.       |
|             |        |      | Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on'         |
|             |        |      | attribute.                                                                                                           |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                          |
| RTLOPT-30   |Info    |    1 |Accepted resource sharing opportunity.                                                                                |
| SDC-201     |Warning |    1 |Unsupported SDC command option.                                                                                       |
|             |        |      |The current version does not support this SDC command option.  However, future versions may be enhanced to support    |
|             |        |      | this option.                                                                                                         |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                         |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                             |
| VLOGPT-37   |Warning |    1 |Ignoring unsynthesizable construct.                                                                                   |
|             |        |      |For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
     |
|             |        |      | - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system    |
|             |        |      | task enable
    - reg declaration with initial value
    - specify block.                                            |
------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 122 combo usable cells and 54 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'rvsingle_dp_pcreg/q_reg[1]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'rvsingle_dp_pcreg/q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvsingle_dp_pcreg/q_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvsingle_dp_pcreg/q_reg[1]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 8 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 672 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1377 sequential instances.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'rvsingle_c_ad_ALUControl_reg[0]'.
        : This optimization replaces a latch with a feedthrough.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'rvsingle_c_md_ALUOp_reg[0]'.
        : The value used to replace the latch can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'rvsingle_c_md_ALUSrc_reg'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'rvsingle_dp_rf_registers_reg[0][19]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 62 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                                       Message Text                                                        |
------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info    |    2 |A datapath component has been ungrouped.                                                                                   |
| GLO-12 |Info    |    2 |Replacing a flip-flop with a logic constant 0.                                                                             |
|        |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq'   |
|        |        |      | instance attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential   |
|        |        |      | -deleted' (on Reason 'constant0').                                                                                        |
| GLO-16 |Info    |    1 |Deleting a transparent latch.                                                                                              |
|        |        |      |This optimization replaces a latch with a feedthrough.                                                                     |
| GLO-17 |Info    |    2 |Replacing a blocking latch with a logic constant 0.                                                                        |
|        |        |      |The value used to replace the latch can be set by the root attribute 'optimize_seq_x_to'.                                  |
| GLO-21 |Info    |   32 |Replacing a blocking flip-flop with a logic constant 0.                                                                    |
|        |        |      |The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.                                   |
| GLO-34 |Info    |    6 |Deleting instances not driving any primary outputs.                                                                        |
|        |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance   |
|        |        |      | does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the                    |
|        |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to |
|        |        |      | see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false'  |
|        |        |      | or 'preserve' instance attribute to 'true'.                                                                               |
| GLO-42 |Info    |    9 |Equivalent sequential instances have been merged.                                                                          |
|        |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to |
|        |        |      | 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                                                        |
| GLO-45 |Info    |    2 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                  |
|        |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute      |
|        |        |      | 'optimize_constant_feedback_seq' controls this optimization.                                                              |
| GLO-51 |Info    |    6 |Hierarchical instance automatically ungrouped.                                                                             |
|        |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this     |
|        |        |      | ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the  |
|        |        |      | attribute 'ungroup_ok' of instances or modules to 'false'.                                                                |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.                                                                     |
|        |        |      |The requested number of cpus are not available on machine.                                                                 |
------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 42, CPU_Time 41.539522
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) | 100.0(100.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) | 100.0(100.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      7203    228638       343
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -         0         0       678
##>G:Misc                              42
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       42
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'top' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@genus:root: 6> syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 47.4 ps std_slew: 18.4 ps std_load: 3.6 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 122 combo usable cells and 54 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) | 100.0( 84.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:08) |   0.0( 16.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) | 100.0( 84.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:08) |   0.0( 16.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 122 combo usable cells and 54 sequential usable cells
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
Multi-threaded Technology Mapping (2 threads, 2 of 2 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                    0        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                   0        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time 0.9984490000000008
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) |  97.7( 84.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:08) |   0.0( 16.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:03:15) |  00:00:00(00:00:00) |   2.3(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/top/fv_map.fv.json' for netlist 'fv/top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) |  95.4( 82.4) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:08) |   0.0( 15.7) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:03:15) |  00:00:00(00:00:00) |   2.3(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:01(00:00:01) |   2.3(  2.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0002879999999976235
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) |  95.4( 82.4) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:08) |   0.0( 15.7) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:03:15) |  00:00:00(00:00:00) |   2.3(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:01(00:00:01) |   2.3(  2.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:top ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) |  95.4( 82.4) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:08) |   0.0( 15.7) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:03:15) |  00:00:00(00:00:00) |   2.3(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:01(00:00:01) |   2.3(  2.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                     0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                    0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                      0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0002879999999976235
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) |  95.4( 82.4) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:08) |   0.0( 15.7) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:03:15) |  00:00:00(00:00:00) |   2.3(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:01(00:00:01) |   2.3(  2.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:13 (Nov03) |  343.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:41(00:00:42) |  95.4( 82.4) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:11:55 (Nov03) |  678.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:08) |   0.0( 15.7) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:03:15) |  00:00:00(00:00:00) |   2.3(  0.0) |   10:12:03 (Nov03) |  622.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:01(00:00:01) |   2.3(  2.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:12:04 (Nov03) |  622.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -         0         0       622
##>M:Pre Cleanup                        0         -         -         0         0       622
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -         0         0       622
##>M:Const Prop                         0         -         0         0         0       622
##>M:Cleanup                            0         -         0         0         0       622
##>M:MBCI                               0         -         -         0         0       622
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@genus:root: 7> syn_opt -incremental
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                     0        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                    0        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                     0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                    0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                      0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                      0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                     0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         0  (        0 /        0 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                    0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                      0        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                  Message Text                                   |
----------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info |    1 |Wrote formal verification information.                                           |
| CFM-212 |Info |    1 |Forcing flat compare.                                                            |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info |    4 |Resetting power analysis results.                                                |
|         |     |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                        |
----------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt_incr
@genus:root: 8> write_hdl> topid_netlist.v
Normal exit.