{
  "module_name": "isar.h",
  "hash_id": "f43807847830235eb75347f47fe93c0a84bec2dc78cd237cb6ef91b64caa47f8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/isdn/hardware/mISDN/isar.h",
  "human_readable_source": " \n \n\n#include \"iohelper.h\"\n\nstruct isar_hw;\n\nstruct isar_ch {\n\tstruct bchannel\t\tbch;\n\tstruct isar_hw\t\t*is;\n\tstruct timer_list\tftimer;\n\tu8\t\t\tnr;\n\tu8\t\t\tdpath;\n\tu8\t\t\tmml;\n\tu8\t\t\tstate;\n\tu8\t\t\tcmd;\n\tu8\t\t\tmod;\n\tu8\t\t\tnewcmd;\n\tu8\t\t\tnewmod;\n\tu8\t\t\ttry_mod;\n\tu8\t\t\tconmsg[16];\n};\n\nstruct isar_hw {\n\tstruct\tisar_ch\tch[2];\n\tvoid\t\t*hw;\n\tspinlock_t\t*hwlock;\t \n\tchar\t\t*name;\n\tstruct module\t*owner;\n\tread_reg_func\t*read_reg;\n\twrite_reg_func\t*write_reg;\n\tfifo_func\t*read_fifo;\n\tfifo_func\t*write_fifo;\n\tint\t\t(*ctrl)(void *, u32, u_long);\n\tvoid\t\t(*release)(struct isar_hw *);\n\tint\t\t(*init)(struct isar_hw *);\n\tint\t\t(*open)(struct isar_hw *, struct channel_req *);\n\tint\t\t(*firmware)(struct isar_hw *, const u8 *, int);\n\tunsigned long\tFlags;\n\tint\t\tversion;\n\tu8\t\tbstat;\n\tu8\t\tiis;\n\tu8\t\tcmsb;\n\tu8\t\tclsb;\n\tu8\t\tbuf[256];\n\tu8\t\tlog[256];\n};\n\n#define ISAR_IRQMSK\t0x04\n#define ISAR_IRQSTA\t0x04\n#define ISAR_IRQBIT\t0x75\n#define ISAR_CTRL_H\t0x61\n#define ISAR_CTRL_L\t0x60\n#define ISAR_IIS\t0x58\n#define ISAR_IIA\t0x58\n#define ISAR_HIS\t0x50\n#define ISAR_HIA\t0x50\n#define ISAR_MBOX\t0x4c\n#define ISAR_WADR\t0x4a\n#define ISAR_RADR\t0x48\n\n#define ISAR_HIS_VNR\t\t0x14\n#define ISAR_HIS_DKEY\t\t0x02\n#define ISAR_HIS_FIRM\t\t0x1e\n#define ISAR_HIS_STDSP\t\t0x08\n#define ISAR_HIS_DIAG\t\t0x05\n#define ISAR_HIS_P0CFG\t\t0x3c\n#define ISAR_HIS_P12CFG\t\t0x24\n#define ISAR_HIS_SARTCFG\t0x25\n#define ISAR_HIS_PUMPCFG\t0x26\n#define ISAR_HIS_PUMPCTRL\t0x2a\n#define ISAR_HIS_IOM2CFG\t0x27\n#define ISAR_HIS_IOM2REQ\t0x07\n#define ISAR_HIS_IOM2CTRL\t0x2b\n#define ISAR_HIS_BSTREQ\t\t0x0c\n#define ISAR_HIS_PSTREQ\t\t0x0e\n#define ISAR_HIS_SDATA\t\t0x20\n#define ISAR_HIS_DPS1\t\t0x40\n#define ISAR_HIS_DPS2\t\t0x80\n#define SET_DPS(x)\t\t((x << 6) & 0xc0)\n\n#define ISAR_IIS_MSCMSD\t\t0x3f\n#define ISAR_IIS_VNR\t\t0x15\n#define ISAR_IIS_DKEY\t\t0x03\n#define ISAR_IIS_FIRM\t\t0x1f\n#define ISAR_IIS_STDSP\t\t0x09\n#define ISAR_IIS_DIAG\t\t0x25\n#define ISAR_IIS_GSTEV\t\t0x00\n#define ISAR_IIS_BSTEV\t\t0x28\n#define ISAR_IIS_BSTRSP\t\t0x2c\n#define ISAR_IIS_PSTRSP\t\t0x2e\n#define ISAR_IIS_PSTEV\t\t0x2a\n#define ISAR_IIS_IOM2RSP\t0x27\n#define ISAR_IIS_RDATA\t\t0x20\n#define ISAR_IIS_INVMSG\t\t0x3f\n\n#define ISAR_CTRL_SWVER\t0x10\n#define ISAR_CTRL_STST\t0x40\n\n#define ISAR_MSG_HWVER\t0x20\n\n#define ISAR_DP1_USE\t1\n#define ISAR_DP2_USE\t2\n#define ISAR_RATE_REQ\t3\n\n#define PMOD_DISABLE\t0\n#define PMOD_FAX\t1\n#define PMOD_DATAMODEM\t2\n#define PMOD_HALFDUPLEX\t3\n#define PMOD_V110\t4\n#define PMOD_DTMF\t5\n#define PMOD_DTMF_TRANS\t6\n#define PMOD_BYPASS\t7\n\n#define PCTRL_ORIG\t0x80\n#define PV32P2_V23R\t0x40\n#define PV32P2_V22A\t0x20\n#define PV32P2_V22B\t0x10\n#define PV32P2_V22C\t0x08\n#define PV32P2_V21\t0x02\n#define PV32P2_BEL\t0x01\n\n \n#define PV32P3_AMOD\t0x80\n#define PV32P3_V32B\t0x02\n#define PV32P3_V23B\t0x01\n#define PV32P4_48\t0x11\n#define PV32P5_48\t0x05\n#define PV32P4_UT48\t0x11\n#define PV32P5_UT48\t0x0d\n#define PV32P4_96\t0x11\n#define PV32P5_96\t0x03\n#define PV32P4_UT96\t0x11\n#define PV32P5_UT96\t0x0f\n#define PV32P4_B96\t0x91\n#define PV32P5_B96\t0x0b\n#define PV32P4_UTB96\t0xd1\n#define PV32P5_UTB96\t0x0f\n#define PV32P4_120\t0xb1\n#define PV32P5_120\t0x09\n#define PV32P4_UT120\t0xf1\n#define PV32P5_UT120\t0x0f\n#define PV32P4_144\t0x99\n#define PV32P5_144\t0x09\n#define PV32P4_UT144\t0xf9\n#define PV32P5_UT144\t0x0f\n#define PV32P6_CTN\t0x01\n#define PV32P6_ATN\t0x02\n\n#define PFAXP2_CTN\t0x01\n#define PFAXP2_ATN\t0x04\n\n#define PSEV_10MS_TIMER\t0x02\n#define PSEV_CON_ON\t0x18\n#define PSEV_CON_OFF\t0x19\n#define PSEV_V24_OFF\t0x20\n#define PSEV_CTS_ON\t0x21\n#define PSEV_CTS_OFF\t0x22\n#define PSEV_DCD_ON\t0x23\n#define PSEV_DCD_OFF\t0x24\n#define PSEV_DSR_ON\t0x25\n#define PSEV_DSR_OFF\t0x26\n#define PSEV_REM_RET\t0xcc\n#define PSEV_REM_REN\t0xcd\n#define PSEV_GSTN_CLR\t0xd4\n\n#define PSEV_RSP_READY\t0xbc\n#define PSEV_LINE_TX_H\t0xb3\n#define PSEV_LINE_TX_B\t0xb2\n#define PSEV_LINE_RX_H\t0xb1\n#define PSEV_LINE_RX_B\t0xb0\n#define PSEV_RSP_CONN\t0xb5\n#define PSEV_RSP_DISC\t0xb7\n#define PSEV_RSP_FCERR\t0xb9\n#define PSEV_RSP_SILDET\t0xbe\n#define PSEV_RSP_SILOFF\t0xab\n#define PSEV_FLAGS_DET\t0xba\n\n#define PCTRL_CMD_TDTMF\t0x5a\n\n#define PCTRL_CMD_FTH\t0xa7\n#define PCTRL_CMD_FRH\t0xa5\n#define PCTRL_CMD_FTM\t0xa8\n#define PCTRL_CMD_FRM\t0xa6\n#define PCTRL_CMD_SILON\t0xac\n#define PCTRL_CMD_CONT\t0xa2\n#define PCTRL_CMD_ESC\t0xa4\n#define PCTRL_CMD_SILOFF 0xab\n#define PCTRL_CMD_HALT\t0xa9\n\n#define PCTRL_LOC_RET\t0xcf\n#define PCTRL_LOC_REN\t0xce\n\n#define SMODE_DISABLE\t0\n#define SMODE_V14\t2\n#define SMODE_HDLC\t3\n#define SMODE_BINARY\t4\n#define SMODE_FSK_V14\t5\n\n#define SCTRL_HDMC_BOTH\t0x00\n#define SCTRL_HDMC_DTX\t0x80\n#define SCTRL_HDMC_DRX\t0x40\n#define S_P1_OVSP\t0x40\n#define S_P1_SNP\t0x20\n#define S_P1_EOP\t0x10\n#define S_P1_EDP\t0x08\n#define S_P1_NSB\t0x04\n#define S_P1_CHS_8\t0x03\n#define S_P1_CHS_7\t0x02\n#define S_P1_CHS_6\t0x01\n#define S_P1_CHS_5\t0x00\n\n#define S_P2_BFT_DEF\t0x10\n\n#define IOM_CTRL_ENA\t0x80\n#define IOM_CTRL_NOPCM\t0x00\n#define IOM_CTRL_ALAW\t0x02\n#define IOM_CTRL_ULAW\t0x04\n#define IOM_CTRL_RCV\t0x01\n\n#define IOM_P1_TXD\t0x10\n\n#define HDLC_FED\t0x40\n#define HDLC_FSD\t0x20\n#define HDLC_FST\t0x20\n#define HDLC_ERROR\t0x1c\n#define HDLC_ERR_FAD\t0x10\n#define HDLC_ERR_RER\t0x08\n#define HDLC_ERR_CER\t0x04\n#define SART_NMD\t0x01\n\n#define BSTAT_RDM0\t0x1\n#define BSTAT_RDM1\t0x2\n#define BSTAT_RDM2\t0x4\n#define BSTAT_RDM3\t0x8\n#define BSTEV_TBO\t0x1f\n#define BSTEV_RBO\t0x2f\n\n \n#define STFAX_NULL\t0\n#define STFAX_READY\t1\n#define STFAX_LINE\t2\n#define STFAX_CONT\t3\n#define STFAX_ACTIV\t4\n#define STFAX_ESCAPE\t5\n#define STFAX_SILDET\t6\n\nextern u32 mISDNisar_init(struct isar_hw *, void *);\nextern void mISDNisar_irq(struct isar_hw *);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}