{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694867456678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694867456678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 15:30:56 2023 " "Processing started: Sat Sep 16 15:30:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694867456678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867456678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867456678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694867456793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694867456793 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "data_sniffing.vhd " "Can't analyze file -- file data_sniffing.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694867464093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Sniffing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Data_Sniffing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Sniffing-behav " "Found design unit 1: Data_Sniffing-behav" {  } { { "Data_Sniffing.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Data_Sniffing.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867464403 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Sniffing " "Found entity 1: Data_Sniffing" {  } { { "Data_Sniffing.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Data_Sniffing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867464403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867464403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Communication_Module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Communication_Module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Communication_Module-behav " "Found design unit 1: Communication_Module-behav" {  } { { "Communication_Module.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Communication_Module.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867464403 ""} { "Info" "ISGN_ENTITY_NAME" "1 Communication_Module " "Found entity 1: Communication_Module" {  } { { "Communication_Module.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Communication_Module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867464403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867464403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Level-behav " "Found design unit 1: Top_Level-behav" {  } { { "top_level.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867464404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "top_level.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867464404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867464404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "my_package.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/my_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867464404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867464404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Common_Ports.vhd 2 0 " "Found 2 design units, including 0 entities, in source file Common_Ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Common_Ports " "Found design unit 1: Common_Ports" {  } { { "Common_Ports.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Common_Ports.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867464405 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Common_Ports-body " "Found design unit 2: Common_Ports-body" {  } { { "Common_Ports.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Common_Ports.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867464405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867464405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694867464438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sniffing Data_Sniffing:Data_Sniffing_instance " "Elaborating entity \"Data_Sniffing\" for hierarchy \"Data_Sniffing:Data_Sniffing_instance\"" {  } { { "top_level.vhd" "Data_Sniffing_instance" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694867464442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Communication_Module Communication_Module:Communication_Module_instance " "Elaborating entity \"Communication_Module\" for hierarchy \"Communication_Module:Communication_Module_instance\"" {  } { { "top_level.vhd" "Communication_Module_instance" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694867464443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694867464841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694867465208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694867465208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694867465233 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694867465233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694867465233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694867465233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694867465236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 15:31:05 2023 " "Processing ended: Sat Sep 16 15:31:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694867465236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694867465236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694867465236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867465236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1694867466504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694867466504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 15:31:06 2023 " "Processing started: Sat Sep 16 15:31:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694867466504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1694867466504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1694867466504 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1694867466533 ""}
{ "Info" "0" "" "Project  = top_level" {  } {  } 0 0 "Project  = top_level" 0 0 "Fitter" 0 0 1694867466533 ""}
{ "Info" "0" "" "Revision = top_level" {  } {  } 0 0 "Revision = top_level" 0 0 "Fitter" 0 0 1694867466533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1694867466566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1694867466566 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "top_level EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design top_level" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1694867466686 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1694867466737 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1694867466737 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1694867466826 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1694867466830 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694867466867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694867466867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694867466867 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1694867466867 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694867466869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694867466869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694867466869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694867466869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694867466869 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1694867466869 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1694867466870 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1694867467121 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1694867467258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1694867467258 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1694867467260 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1694867467260 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1694867467260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1694867467273 ""}  } { { "top_level.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694867467273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1694867467416 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694867467416 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694867467417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694867467417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694867467417 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1694867467418 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1694867467418 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1694867467418 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1694867467424 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1694867467424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1694867467424 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 1 9 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 1 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1694867467425 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1694867467425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1694867467425 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694867467426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694867467426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694867467426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694867467426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694867467426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694867467426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694867467426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694867467426 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1694867467426 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1694867467426 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694867467434 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1694867467436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1694867467784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694867467810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1694867467818 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1694867468027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694867468027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1694867468200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1694867468574 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1694867468574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1694867468905 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1694867468905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694867468907 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694867469003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694867469008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694867469119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694867469119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694867469200 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694867469507 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/output_files/top_level.fit.smsg " "Generated suppressed messages file /home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/output_files/top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1694867469783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694867469972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 15:31:09 2023 " "Processing ended: Sat Sep 16 15:31:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694867469972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694867469972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694867469972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1694867469972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1694867471217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694867471217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 15:31:11 2023 " "Processing started: Sat Sep 16 15:31:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694867471217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1694867471217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1694867471217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1694867471355 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1694867471586 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1694867471595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694867471644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 15:31:11 2023 " "Processing ended: Sat Sep 16 15:31:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694867471644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694867471644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694867471644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1694867471644 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1694867472303 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1694867472848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694867472849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 15:31:12 2023 " "Processing started: Sat Sep 16 15:31:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694867472849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1694867472849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level -c top_level " "Command: quartus_sta top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1694867472849 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1694867472879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1694867472935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1694867472935 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1694867472990 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1694867472991 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1694867473124 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473124 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1694867473125 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694867473125 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1694867473126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694867473126 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1694867473126 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1694867473129 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1694867473139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1694867473139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.691 " "Worst-case setup slack is -4.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.691            -126.157 clk  " "   -4.691            -126.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk  " "    0.379               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694867473141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694867473141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.000 clk  " "   -3.000             -51.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694867473159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1694867473176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1694867473449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694867473467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1694867473469 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1694867473469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.091 " "Worst-case setup slack is -4.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.091            -106.442 clk  " "   -4.091            -106.442 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk  " "    0.344               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694867473471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694867473472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.000 clk  " "   -3.000             -51.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473473 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694867473492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694867473548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1694867473549 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1694867473549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.171 " "Worst-case setup slack is -2.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.171             -50.692 clk  " "   -2.171             -50.692 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694867473553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694867473554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.040 clk  " "   -3.000             -54.040 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694867473555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694867473555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694867473846 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694867473846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694867473869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 15:31:13 2023 " "Processing ended: Sat Sep 16 15:31:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694867473869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694867473869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694867473869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694867473869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1694867475138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694867475139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 15:31:15 2023 " "Processing started: Sat Sep 16 15:31:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694867475139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694867475139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694867475139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1694867475321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_level.vho /home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/simulation/modelsim/ simulation " "Generated file top_level.vho in folder \"/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694867475357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694867475366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 15:31:15 2023 " "Processing ended: Sat Sep 16 15:31:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694867475366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694867475366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694867475366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694867475366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1694867476430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694867476430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 15:31:16 2023 " "Processing started: Sat Sep 16 15:31:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694867476430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1694867476430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/ahmedhamdi/Programs/Quartus/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui top_level top_level " "Command: quartus_sh -t /home/ahmedhamdi/Programs/Quartus/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui top_level top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1694867476431 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui top_level top_level " "Quartus(args): --block_on_gui top_level top_level" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1694867476431 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1694867476457 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1694867476509 ""}
{ "Warning" "0" "" "Warning: File top_level_run_msim_gate_vhdl.do already exists - backing up current file as top_level_run_msim_gate_vhdl.do.bak9" {  } {  } 0 0 "Warning: File top_level_run_msim_gate_vhdl.do already exists - backing up current file as top_level_run_msim_gate_vhdl.do.bak9" 0 0 "Shell" 0 0 1694867476570 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file /home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/simulation/modelsim/top_level_run_msim_gate_vhdl.do" {  } { { "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/simulation/modelsim/top_level_run_msim_gate_vhdl.do" "0" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/simulation/modelsim/top_level_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file /home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/simulation/modelsim/top_level_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1694867476573 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1694867527186 ""}
{ "Info" "0" "" "ModelSim Info: # do top_level_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim Info: # do top_level_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1694867527186 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir vhdl_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir vhdl_libs" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/altera" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/altera" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera\"." 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera ./vhdl_libs/altera" {  } {  } 0 0 "ModelSim Info: # vmap altera ./vhdl_libs/altera" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera ./vhdl_libs/altera " {  } {  } 0 0 "ModelSim Info: # vmap altera ./vhdl_libs/altera " 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # Copying /home/ahmedhamdi/Programs/Quartus/quartus/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Copying /home/ahmedhamdi/Programs/Quartus/quartus/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_syn_attributes.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_syn_attributes.vhd\}" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_syn_attributes.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_syn_attributes.vhd " 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_syn_attributes" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_syn_attributes" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1694867527187 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_standard_functions.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_standard_functions.vhd\}" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_standard_functions.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_standard_functions.vhd " 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_standard_functions" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body altera_standard_functions" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_standard_functions" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/alt_dspbuilder_package.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/alt_dspbuilder_package.vhd\}" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/alt_dspbuilder_package.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/alt_dspbuilder_package.vhd " 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Compiling package alt_dspbuilder_package" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body alt_dspbuilder_package" 0 0 "Shell" 0 0 1694867527188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Loading package alt_dspbuilder_package" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_europa_support_lib.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_europa_support_lib.vhd\}" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_europa_support_lib.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_europa_support_lib.vhd " 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package NUMERIC_STD" {  } {  } 0 0 "ModelSim Info: # -- Loading package NUMERIC_STD" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_europa_support_lib" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body altera_europa_support_lib" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_europa_support_lib" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1694867527189 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_primitives_components.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_primitives_components.vhd\}" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_primitives_components.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_primitives_components.vhd " 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package dffeas_pack" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_primitives_components" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_primitives_components" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_primitives.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_primitives.vhd\}" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_primitives.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/altera_primitives.vhd " 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1694867527190 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity GLOBAL" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of GLOBAL" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CARRY" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CARRY" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CASCADE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CASCADE" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CASCADE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CASCADE" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CARRY_SUM" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CARRY_SUM" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY_SUM" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY_SUM" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity EXP" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity EXP" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of EXP" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of EXP" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SOFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SOFT" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SOFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SOFT" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity OPNDRN" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity OPNDRN" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of OPNDRN" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of OPNDRN" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity ROW_GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity ROW_GLOBAL" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of ROW_GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of ROW_GLOBAL" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TRI" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TRI" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LUT_INPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LUT_INPUT" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_INPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_INPUT" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LUT_OUTPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LUT_OUTPUT" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_OUTPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_OUTPUT" 0 0 "Shell" 0 0 1694867527191 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity latch" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of latch" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity dlatch" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of dlatch" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GDFF" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GDFF" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GDFF" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFF" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFF" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFE" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFE" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFEA" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFEA" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFEA" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFEA" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFEAS" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFEAS" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_dffeas of dffeas" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_dffeas of dffeas" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GTFF" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GTFF" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GTFF" 0 0 "Shell" 0 0 1694867527192 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TFF" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFF" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TFFE" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFFE" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GJKFF" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GJKFF" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GJKFF" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity JKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity JKFF" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFF" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity JKFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity JKFFE" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFFE" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GSRFF" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GSRFF" 0 0 "Shell" 0 0 1694867527193 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GSRFF" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SRFF" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFF" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SRFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SRFFE" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFFE" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity clklock" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of clklock" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_inbuf" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_tri" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_iobuf" 0 0 "Shell" 0 0 1694867527194 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_inbuf_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_iobuf_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_bidir_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_diff" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_bidir_buf" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_buf" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 15:31:19 on Sep 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/cycloneive" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/cycloneive" 0 0 "Shell" 0 0 1694867527195 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/cycloneive\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/cycloneive\"." 0 0 "Shell" 0 0 1694867527195 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cycloneive ./vhdl_libs/cycloneive" {  } {  } 0 0 "ModelSim Info: # vmap cycloneive ./vhdl_libs/cycloneive" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cycloneive ./vhdl_libs/cycloneive " {  } {  } 0 0 "ModelSim Info: # vmap cycloneive ./vhdl_libs/cycloneive " 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work cycloneive \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_atoms.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work cycloneive \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_atoms.vhd\}" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:19 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work cycloneive /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_atoms.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work cycloneive /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_atoms.vhd " 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package cycloneive_atom_pack" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body cycloneive_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body cycloneive_atom_pack" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package cycloneive_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package cycloneive_pllpack" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body cycloneive_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body cycloneive_pllpack" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneive_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneive_pllpack" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_dffe" 0 0 "Shell" 0 0 1694867527196 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneive_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneive_dffe" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_mux21" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneive_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneive_mux21" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_mux41" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneive_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneive_mux41" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_and1" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneive_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture AltVITAL of cycloneive_and1" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_lcell_comb" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_lcell_comb of cycloneive_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_lcell_comb of cycloneive_lcell_comb" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_routing_wire" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_atoms.vhd(1667): (vcom-1288) VITAL timing generic \"tpd_datainglitch_dataout\" port specification \"datainglitch\" does not denote a port." {  } {  } 0 0 "ModelSim Warning: # ** Warning: /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_atoms.vhd(1667): (vcom-1288) VITAL timing generic \"tpd_datainglitch_dataout\" port specification \"datainglitch\" does not denote a port." 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # (1076.4 section 4.3.2.1.3)" {  } {  } 0 0 "ModelSim Info: # (1076.4 section 4.3.2.1.3)" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneive_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneive_routing_wire" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_mn_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_mn_cntr" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneive_mn_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneive_mn_cntr" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_scale_cntr" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneive_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneive_scale_cntr" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_pll_reg" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneive_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneive_pll_reg" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneive_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneive_pllpack" 0 0 "Shell" 0 0 1694867527197 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_mn_cntr" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_mn_cntr" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_scale_cntr" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_dffe" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_dffe" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_pll_reg" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_pll" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_pll of cycloneive_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_pll of cycloneive_pll" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_and1" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_and1" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_ff" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_lcell_ff of cycloneive_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_lcell_ff of cycloneive_ff" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_ram_register" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture reg_arch of cycloneive_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture reg_arch of cycloneive_ram_register" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_ram_pulse_generator" 0 0 "Shell" 0 0 1694867527198 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture pgen_arch of cycloneive_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture pgen_arch of cycloneive_ram_pulse_generator" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_ram_register" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_ram_pulse_generator" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_ram_block" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture block_arch of cycloneive_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture block_arch of cycloneive_ram_block" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_mac_data_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_mac_data_reg" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_cycloneive_mac_data_reg of cycloneive_mac_data_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_cycloneive_mac_data_reg of cycloneive_mac_data_reg" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_mac_sign_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_mac_sign_reg" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture cycloneive_mac_sign_reg of cycloneive_mac_sign_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture cycloneive_mac_sign_reg of cycloneive_mac_sign_reg" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_mac_mult_internal" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_mac_mult_internal" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_cycloneive_mac_mult_internal of cycloneive_mac_mult_internal" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_cycloneive_mac_mult_internal of cycloneive_mac_mult_internal" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_mac_data_reg" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_mac_data_reg" 0 0 "Shell" 0 0 1694867527199 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_mac_sign_reg" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_mac_sign_reg" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_mac_mult_internal" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_mac_mult_internal" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_mac_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_mac_mult" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_cycloneive_mac_mult of cycloneive_mac_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_cycloneive_mac_mult of cycloneive_mac_mult" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_mac_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_mac_out" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_cycloneive_mac_out of cycloneive_mac_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_cycloneive_mac_out of cycloneive_mac_out" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_io_ibuf" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneive_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneive_io_ibuf" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_io_obuf" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneive_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneive_io_obuf" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_ddio_oe" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneive_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneive_ddio_oe" 0 0 "Shell" 0 0 1694867527200 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_latch" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_latch of cycloneive_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_latch of cycloneive_latch" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_ddio_out" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneive_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneive_ddio_out" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_pseudo_diff_out" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneive_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneive_pseudo_diff_out" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_io_pad" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cycloneive_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cycloneive_io_pad" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_asmiblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_asmiblock" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cycloneive_asmiblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cycloneive_asmiblock" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_ena_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_ena_reg" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cycloneive_ena_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cycloneive_ena_reg" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cycloneive_ena_reg" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cycloneive_ena_reg" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_clkctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_clkctrl" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_clkctrl of cycloneive_clkctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_clkctrl of cycloneive_clkctrl" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_rublock" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_rublock of cycloneive_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_rublock of cycloneive_rublock" 0 0 "Shell" 0 0 1694867527201 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_apfcontroller" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_apfcontroller" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_apfcontroller of cycloneive_apfcontroller" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_apfcontroller of cycloneive_apfcontroller" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_termination" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_termination" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture cycloneive_termination_arch of cycloneive_termination" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture cycloneive_termination_arch of cycloneive_termination" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_jtag" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_jtag of cycloneive_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_jtag of cycloneive_jtag" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_crcblock" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_crcblock of cycloneive_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_crcblock of cycloneive_crcblock" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cycloneive_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cycloneive_oscillator" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture architecture_oscillator of cycloneive_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture architecture_oscillator of cycloneive_oscillator" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:31:20 on Sep 16,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 15:31:20 on Sep 16,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work cycloneive \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_components.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work cycloneive \{/home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_components.vhd\}" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527202 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:20 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:20 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work cycloneive /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_components.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work cycloneive /home/ahmedhamdi/Programs/Quartus/quartus/quartus/eda/sim_lib/cycloneive_components.vhd " 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package cycloneive_components" {  } {  } 0 0 "ModelSim Info: # -- Compiling package cycloneive_components" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:31:20 on Sep 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 15:31:20 on Sep 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1694867527203 ""}
{ "Info" "0" "" "ModelSim Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # vlib gate_work" {  } {  } 0 0 "ModelSim Info: # vlib gate_work" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim Info: # vmap work gate_work" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim Info: # vmap work gate_work " 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work work \{top_level.vho\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work work \{top_level.vho\}" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:20 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:20 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work work top_level.vho " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work work top_level.vho " 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1694867527204 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cycloneive_components" {  } {  } 0 0 "ModelSim Info: # -- Loading package cycloneive_components" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity hard_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity hard_block" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture structure of hard_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture structure of hard_block" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity Top_Level" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity Top_Level" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture structure of Top_Level" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture structure of Top_Level" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:31:20 on Sep 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 15:31:20 on Sep 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: vsim work.top_level" {  } {  } 0 0 "ModelSim Info: vsim work.top_level" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # vsim work.top_level " {  } {  } 0 0 "ModelSim Info: # vsim work.top_level " 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 15:31:23 on Sep 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 15:31:23 on Sep 16,2023" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # Loading std.standard" {  } {  } 0 0 "ModelSim Info: # Loading std.standard" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1694867527205 ""}
{ "Info" "0" "" "ModelSim Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading altera.dffeas_pack" {  } {  } 0 0 "ModelSim Info: # Loading altera.dffeas_pack" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading altera.altera_primitives_components" {  } {  } 0 0 "ModelSim Info: # Loading altera.altera_primitives_components" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cycloneive.cycloneive_atom_pack(body)" {  } {  } 0 0 "ModelSim Info: # Loading cycloneive.cycloneive_atom_pack(body)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cycloneive.cycloneive_components" {  } {  } 0 0 "ModelSim Info: # Loading cycloneive.cycloneive_components" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading work.top_level(structure)" {  } {  } 0 0 "ModelSim Info: # Loading work.top_level(structure)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading work.hard_block(structure)" {  } {  } 0 0 "ModelSim Info: # Loading work.hard_block(structure)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cycloneive.cycloneive_io_obuf(arch)" {  } {  } 0 0 "ModelSim Info: # Loading cycloneive.cycloneive_io_obuf(arch)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cycloneive.cycloneive_io_ibuf(arch)" {  } {  } 0 0 "ModelSim Info: # Loading cycloneive.cycloneive_io_ibuf(arch)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)" {  } {  } 0 0 "ModelSim Info: # Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cycloneive.cycloneive_ena_reg(behave)" {  } {  } 0 0 "ModelSim Info: # Loading cycloneive.cycloneive_ena_reg(behave)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading altera.dffeas(vital_dffeas)" {  } {  } 0 0 "ModelSim Info: # Loading altera.dffeas(vital_dffeas)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)" 0 0 "Shell" 0 0 1694867527206 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: Design size of 24186 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim Warning: # ** Warning: Design size of 24186 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1694867527206 ""}
{ "Info" "0" "" "ModelSim Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim Info: add wave -position insertpoint  \\" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: sim:/top_level/in_toplvl_1bit_channel \\" {  } {  } 0 0 "ModelSim Info: sim:/top_level/in_toplvl_1bit_channel \\" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: sim:/top_level/out_toplvl_8bit_channel \\" {  } {  } 0 0 "ModelSim Info: sim:/top_level/out_toplvl_8bit_channel \\" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: sim:/top_level/clk \\" {  } {  } 0 0 "ModelSim Info: sim:/top_level/clk \\" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: sim:/top_level/toplvl_status" {  } {  } 0 0 "ModelSim Info: sim:/top_level/toplvl_status" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: force -freeze sim:/top_level/clk 1 0, 0 \{50 ps\} -r 100" {  } {  } 0 0 "ModelSim Info: force -freeze sim:/top_level/clk 1 0, 0 \{50 ps\} -r 100" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: force -freeze sim:/top_level/in_toplvl_1bit_channel 0 0" {  } {  } 0 0 "ModelSim Info: force -freeze sim:/top_level/in_toplvl_1bit_channel 0 0" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: run" {  } {  } 0 0 "ModelSim Info: run" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: run" {  } {  } 0 0 "ModelSim Info: run" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: run" {  } {  } 0 0 "ModelSim Info: run" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: run" {  } {  } 0 0 "ModelSim Info: run" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: force -freeze sim:/top_level/in_toplvl_1bit_channel 1 0" {  } {  } 0 0 "ModelSim Info: force -freeze sim:/top_level/in_toplvl_1bit_channel 1 0" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: run" {  } {  } 0 0 "ModelSim Info: run" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: run" {  } {  } 0 0 "ModelSim Info: run" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: run" {  } {  } 0 0 "ModelSim Info: run" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: run" {  } {  } 0 0 "ModelSim Info: run" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: run" {  } {  } 0 0 "ModelSim Info: run" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 15:32:06 on Sep 16,2023, Elapsed time: 0:00:43" {  } {  } 0 0 "ModelSim Info: # End time: 15:32:06 on Sep 16,2023, Elapsed time: 0:00:43" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1694867527207 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1694867527308 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level_nativelink_simulation.rpt" {  } { { "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level_nativelink_simulation.rpt" "0" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1694867527308 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/ahmedhamdi/Programs/Quartus/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/ahmedhamdi/Programs/Quartus/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1694867527308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 5 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694867527309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 15:32:07 2023 " "Processing ended: Sat Sep 16 15:32:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694867527309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694867527309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694867527309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1694867527309 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1694867527870 ""}
