/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  reg [12:0] celloutsig_0_2z;
  wire [22:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [8:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_2z[0] : celloutsig_1_1z[11]);
  assign celloutsig_1_19z = !(celloutsig_1_3z ? celloutsig_1_15z[2] : celloutsig_1_10z);
  assign celloutsig_0_21z = !(celloutsig_0_8z[1] ? celloutsig_0_2z[1] : celloutsig_0_2z[9]);
  assign celloutsig_0_0z = ~((in_data[26] | in_data[21]) & in_data[44]);
  assign celloutsig_1_18z = ~((celloutsig_1_14z[3] | celloutsig_1_15z[0]) & celloutsig_1_6z[5]);
  assign celloutsig_0_19z = ~((celloutsig_0_3z | celloutsig_0_6z) & celloutsig_0_7z);
  assign celloutsig_1_0z = ~((in_data[99] | in_data[105]) & (in_data[175] | in_data[173]));
  assign celloutsig_1_7z = ~((celloutsig_1_1z[13] | celloutsig_1_0z) & (celloutsig_1_4z[0] | celloutsig_1_6z[1]));
  assign celloutsig_1_8z = celloutsig_1_4z[0] | ~(celloutsig_1_5z);
  assign celloutsig_1_5z = celloutsig_1_0z ^ celloutsig_1_1z[3];
  assign celloutsig_0_17z = celloutsig_0_4z[2] ^ in_data[52];
  assign celloutsig_0_28z = celloutsig_0_6z ^ celloutsig_0_5z;
  assign celloutsig_1_1z = in_data[110:97] / { 1'h1, in_data[150:138] };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[10:9] };
  assign celloutsig_0_4z = { in_data[11:4], celloutsig_0_0z } / { 1'h1, celloutsig_0_2z[6:1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_2z[12:2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_11z } / { 1'h1, celloutsig_0_2z[6:4], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_13z[9:7], celloutsig_0_11z } / { 1'h1, in_data[52:50] };
  assign celloutsig_0_25z = { in_data[15], celloutsig_0_19z, celloutsig_0_18z } / { 1'h1, celloutsig_0_13z[5:4] };
  assign celloutsig_1_11z = { celloutsig_1_1z[13:10], celloutsig_1_8z } == { celloutsig_1_6z[12:9], celloutsig_1_10z };
  assign celloutsig_0_7z = celloutsig_0_1z[4:1] && in_data[34:31];
  assign celloutsig_0_18z = ! { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_3z = celloutsig_0_1z[4:0] || { celloutsig_0_1z[10:9], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_1z[11:9] || { celloutsig_1_6z[6], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_35z = { celloutsig_0_12z[5:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } < { in_data[51:37], celloutsig_0_28z };
  assign celloutsig_0_6z = { celloutsig_0_2z[9:1], celloutsig_0_1z, celloutsig_0_0z } < { celloutsig_0_1z[14:4], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_9z[7:2] < { celloutsig_0_2z[5:2], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_2z[7], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z } < { celloutsig_0_12z[6:4], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_14z = { celloutsig_1_13z[6:2], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, celloutsig_1_6z[11:5], celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_12z } % { 1'h1, in_data[118], celloutsig_1_11z };
  assign celloutsig_0_9z = in_data[42:35] % { 1'h1, in_data[63:58], celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_9z % { 1'h1, celloutsig_0_4z[6:0] };
  assign celloutsig_0_1z = { in_data[23:10], celloutsig_0_0z } % { 1'h1, in_data[88:75] };
  assign celloutsig_0_27z = celloutsig_0_12z[3:0] % { 1'h1, celloutsig_0_12z[2:1], in_data[0] };
  assign celloutsig_0_39z = & { celloutsig_0_32z[10:9], celloutsig_0_16z };
  assign celloutsig_1_12z = & { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_5z = & celloutsig_0_4z[7:4];
  assign celloutsig_0_11z = & { celloutsig_0_4z, celloutsig_0_1z[13:6] };
  assign celloutsig_0_38z = { celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_35z } >> celloutsig_0_24z[10:0];
  assign celloutsig_1_6z = { in_data[153:152], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } >> { in_data[137:126], celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_4z[5:4], celloutsig_0_14z } >> { celloutsig_0_8z[4:3], celloutsig_0_6z };
  assign celloutsig_0_29z = { celloutsig_0_27z[3:1], celloutsig_0_18z } >> { celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_21z };
  assign celloutsig_0_32z = { celloutsig_0_27z[2:0], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_29z } << { celloutsig_0_24z[12:11], celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_20z = { celloutsig_0_13z[10], celloutsig_0_8z } <<< { celloutsig_0_13z[7:5], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_1z[6:4] - { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_24z = { celloutsig_0_20z[3:0], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_14z } - { celloutsig_0_2z[12:1], celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_14z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_13z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_13z = { celloutsig_1_6z[5:0], celloutsig_1_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_8z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_8z = in_data[94:90];
  always_latch
    if (clkin_data[64]) celloutsig_0_2z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = celloutsig_0_1z[12:0];
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
