# Traffic Light Controller (FSM in Verilog)

## Overview
This project implements a **traffic light controller** for a 4-way intersection using **Finite State Machine (FSM)** in Verilog.  
The controller cycles through green, yellow, and red lights with appropriate delays.

---

## ï¿½ Tech Stack
- Verilog HDL
- Icarus Verilog + GTKWave
- (Optional) Python Tkinter for GUI
- (Optional) FPGA board for real demo

---

##  Project Structure
