
Fatbin elf code:
================
arch = sm_10
code version = [1,2]
producer = cuda
host = linux
compile_size = 64bit
identifier = dwtHaar1D.cu

Fatbin ptx code:
================
arch = sm_10
code version = [1,4]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = dwtHaar1D.cu
	.version 1.4
.target sm_10, map_f64_to_f32

	


	
	


	
	
	
	
	
	
	

.file	1	"<command-line>"
.file	2	"/tmp/tmpxft_0000666e_00000000-15_dwtHaar1D.compute_10.cudafe2.gpu"
.file	3	"/usr/lib/gcc/x86_64-linux-gnu/4.6/include/stddef.h"
.file	4	"/home/paperspace/cudax/cuda/include/crt/device_runtime.h"
.file	5	"/home/paperspace/cudax/cuda/include/host_defines.h"
.file	6	"/home/paperspace/cudax/cuda/include/builtin_types.h"
.file	7	"/home/paperspace/cudax/cuda/include/device_types.h"
.file	8	"/home/paperspace/cudax/cuda/include/driver_types.h"
.file	9	"/home/paperspace/cudax/cuda/include/surface_types.h"
.file	10	"/home/paperspace/cudax/cuda/include/texture_types.h"
.file	11	"/home/paperspace/cudax/cuda/include/vector_types.h"
.file	12	"/home/paperspace/cudax/cuda/include/device_launch_parameters.h"
.file	13	"/home/paperspace/cudax/cuda/include/crt/storage_class.h"
.file	14	"dwtHaar1D_kernel.cu"
.file	15	"/home/paperspace/cudax/cuda/include/common_functions.h"
.file	16	"/home/paperspace/cudax/cuda/include/math_functions.h"
.file	17	"/home/paperspace/cudax/cuda/include/math_constants.h"
.file	18	"/home/paperspace/cudax/cuda/include/device_functions.h"
.file	19	"/home/paperspace/cudax/cuda/include/sm_11_atomic_functions.h"
.file	20	"/home/paperspace/cudax/cuda/include/sm_12_atomic_functions.h"
.file	21	"/home/paperspace/cudax/cuda/include/sm_13_double_functions.h"
.file	22	"/home/paperspace/cudax/cuda/include/sm_20_atomic_functions.h"
.file	23	"/home/paperspace/cudax/cuda/include/sm_32_atomic_functions.h"
.file	24	"/home/paperspace/cudax/cuda/include/sm_35_atomic_functions.h"
.file	25	"/home/paperspace/cudax/cuda/include/sm_20_intrinsics.h"
.file	26	"/home/paperspace/cudax/cuda/include/sm_30_intrinsics.h"
.file	27	"/home/paperspace/cudax/cuda/include/sm_32_intrinsics.h"
.file	28	"/home/paperspace/cudax/cuda/include/sm_35_intrinsics.h"
.file	29	"/home/paperspace/cudax/cuda/include/surface_functions.h"
.file	30	"/home/paperspace/cudax/cuda/include/texture_fetch_functions.h"
.file	31	"/home/paperspace/cudax/cuda/include/texture_indirect_functions.h"
.file	32	"/home/paperspace/cudax/cuda/include/surface_indirect_functions.h"
.file	33	"/home/paperspace/cudax/cuda/include/math_functions_dbl_ptx1.h"

.extern	.shared .align 4 .b8 shared[];

.entry _Z9dwtHaar1DPfS_S_jji (
.param .u64 __cudaparm__Z9dwtHaar1DPfS_S_jji_id,
.param .u64 __cudaparm__Z9dwtHaar1DPfS_S_jji_od,
.param .u64 __cudaparm__Z9dwtHaar1DPfS_S_jji_approx_final,
.param .u32 __cudaparm__Z9dwtHaar1DPfS_S_jji_dlevels,
.param .u32 __cudaparm__Z9dwtHaar1DPfS_S_jji_slength_step_half,
.param .s32 __cudaparm__Z9dwtHaar1DPfS_S_jji_bdim)
{
.reg .u32 %r<34>;
.reg .u64 %rd<39>;
.reg .f32 %f<21>;
.reg .pred %p<6>;
.loc	14	87	0
$LDWbegin__Z9dwtHaar1DPfS_S_jji:
mov.u64 %rd1, shared;
.loc	14	103	0
ld.param.s32 %r1, [__cudaparm__Z9dwtHaar1DPfS_S_jji_bdim];
cvt.s32.u16 %r2, %ctaid.x;
mul.lo.s32 %r3, %r1, %r2;
mul.lo.s32 %r4, %r3, 2;
cvt.s32.u16 %r5, %tid.x;
add.s32 %r6, %r4, %r5;
ld.param.u64 %rd2, [__cudaparm__Z9dwtHaar1DPfS_S_jji_id];
cvt.u64.u32 %rd3, %r6;
mul.wide.u32 %rd4, %r6, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.f32 %f1, [%rd5+0];
cvt.s64.s32 %rd6, %r5;
mul.wide.s32 %rd7, %r5, 4;
add.u64 %rd8, %rd1, %rd7;
st.shared.f32 [%rd8+0], %f1;
.loc	14	104	0
add.u32 %r7, %r6, %r1;
cvt.u64.u32 %rd9, %r7;
mul.wide.u32 %rd10, %r7, 4;
add.u64 %rd11, %rd2, %rd10;
ld.global.f32 %f2, [%rd11+0];
add.s32 %r8, %r5, %r1;
cvt.s64.s32 %rd12, %r8;
mul.wide.s32 %rd13, %r8, 4;
add.u64 %rd14, %rd1, %rd13;
st.shared.f32 [%rd14+0], %f2;
.loc	14	105	0
bar.sync 0;
.loc	14	110	0
mul24.lo.s32 %r9, %r5, 2;
cvt.s64.s32 %rd15, %r9;
mul.wide.s32 %rd16, %r9, 4;
add.u64 %rd17, %rd1, %rd16;
ld.shared.f32 %f3, [%rd17+0];
.loc	14	111	0
ld.shared.f32 %f4, [%rd17+4];
.loc	14	112	0
bar.sync 0;
.loc	14	116	0
ld.param.u64 %rd18, [__cudaparm__Z9dwtHaar1DPfS_S_jji_od];
sub.f32 %f5, %f3, %f4;
mov.f32 %f6, 0f3f3504f3; 
	mul.f32 %f7, %f5, %f6;
ld.param.u32 %r10, [__cudaparm__Z9dwtHaar1DPfS_S_jji_slength_step_half];
add.s32 %r11, %r3, %r5;
add.u32 %r12, %r10, %r11;
cvt.u64.u32 %rd19, %r12;
mul.wide.u32 %rd20, %r12, 4;
add.u64 %rd21, %rd18, %rd20;
st.global.f32 [%rd21+0], %f7;
.loc	14	124	0
add.f32 %f8, %f3, %f4;
mov.f32 %f9, 0f3f3504f3; 
	mul.f32 %f10, %f8, %f9;
shr.s32 %r13, %r5, 4;
add.s32 %r14, %r5, %r13;
cvt.u64.u32 %rd22, %r14;
mul.wide.u32 %rd23, %r14, 4;
add.u64 %rd24, %rd1, %rd23;
st.shared.f32 [%rd24+0], %f10;
.loc	14	128	0
bar.sync 0;
ld.param.u32 %r15, [__cudaparm__Z9dwtHaar1DPfS_S_jji_dlevels];
mov.u32 %r16, 1;
setp.le.u32 %p1, %r15, %r16;
@%p1 bra $Lt_0_3586;
.loc	14	143	0
shr.s32 %r17, %r1, 1;
.loc	14	149	0
mov.s32 %r18, %r9;
.loc	14	128	0
ld.param.u32 %r15, [__cudaparm__Z9dwtHaar1DPfS_S_jji_dlevels];
.loc	14	149	0
sub.u32 %r19, %r15, 1;
mov.u32 %r20, 1;
mov.u32 %r21, 1;
mov.s32 %r22, %r19;
$Lt_0_4610:

	setp.ge.u32 %p2, %r5, %r17;
@%p2 bra $Lt_0_4866;
.loc	14	179	0
shr.u32 %r23, %r18, 4;
add.u32 %r24, %r18, %r21;
shr.u32 %r25, %r24, 4;
add.u32 %r26, %r23, %r18;
cvt.u64.u32 %rd25, %r26;
mul.wide.u32 %rd26, %r26, 4;
add.u64 %rd27, %rd1, %rd26;
ld.shared.f32 %f11, [%rd27+0];
add.u32 %r27, %r24, %r25;
cvt.u64.u32 %rd28, %r27;
mul.wide.u32 %rd29, %r27, 4;
add.u64 %rd30, %rd1, %rd29;
ld.shared.f32 %f12, [%rd30+0];
sub.f32 %f13, %f11, %f12;
mov.f32 %f14, 0f3f3504f3; 
	mul.f32 %f15, %f13, %f14;
cvt.s32.u16 %r28, %nctaid.x;
add.u32 %r29, %r28, %r2;
mul.lo.u32 %r30, %r17, %r29;
add.u32 %r31, %r5, %r30;
cvt.u64.u32 %rd31, %r31;
mul.wide.u32 %rd32, %r31, 4;
add.u64 %rd33, %rd18, %rd32;
st.global.f32 [%rd33+0], %f15;
.loc	14	187	0
add.f32 %f16, %f11, %f12;
mov.f32 %f17, 0f3f3504f3; 
	mul.f32 %f18, %f16, %f17;
st.shared.f32 [%rd27+0], %f18;
.loc	14	190	0
shr.u32 %r17, %r17, 1;
.loc	14	191	0
shl.b32 %r21, %r21, 1;
.loc	14	192	0
shl.b32 %r18, %r18, 1;
$Lt_0_4866:
.loc	14	196	0
bar.sync 0;
add.u32 %r20, %r20, 1;
setp.ne.u32 %p3, %r20, %r15;
@%p3 bra $Lt_0_4610;
mov.u32 %r32, 0;
setp.ne.s32 %p4, %r5, %r32;
@%p4 bra $Lt_0_5634;
.loc	14	203	0
ld.shared.f32 %f19, [shared+0];
ld.param.u64 %rd34, [__cudaparm__Z9dwtHaar1DPfS_S_jji_approx_final];
cvt.s64.s32 %rd35, %r2;
mul.wide.s32 %rd36, %r2, 4;
add.u64 %rd37, %rd34, %rd36;
st.global.f32 [%rd37+0], %f19;
$Lt_0_5634:
$Lt_0_3586:
.loc	14	207	0
exit;
$LDWend__Z9dwtHaar1DPfS_S_jji:
} 


Fatbin elf code:
================
arch = sm_20
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = dwtHaar1D.cu

Fatbin ptx code:
================
arch = sm_20
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = dwtHaar1D.cu






.version 4.0
.target sm_20
.address_size 64

.extern .shared .align 4 .b8 shared[];

.visible .entry _Z9dwtHaar1DPfS_S_jji(
.param .u64 _Z9dwtHaar1DPfS_S_jji_param_0,
.param .u64 _Z9dwtHaar1DPfS_S_jji_param_1,
.param .u64 _Z9dwtHaar1DPfS_S_jji_param_2,
.param .u32 _Z9dwtHaar1DPfS_S_jji_param_3,
.param .u32 _Z9dwtHaar1DPfS_S_jji_param_4,
.param .u32 _Z9dwtHaar1DPfS_S_jji_param_5
)
{
.reg .pred %p<5>;
.reg .s32 %r<44>;
.reg .f32 %f<16>;
.reg .s64 %rd<33>;


ld.param.u64 %rd3, [_Z9dwtHaar1DPfS_S_jji_param_0];
ld.param.u64 %rd4, [_Z9dwtHaar1DPfS_S_jji_param_1];
ld.param.u64 %rd2, [_Z9dwtHaar1DPfS_S_jji_param_2];
ld.param.u32 %r17, [_Z9dwtHaar1DPfS_S_jji_param_3];
ld.param.u32 %r18, [_Z9dwtHaar1DPfS_S_jji_param_4];
ld.param.u32 %r19, [_Z9dwtHaar1DPfS_S_jji_param_5];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r20, %ctaid.x;
mul.lo.s32 %r1, %r20, %r19;
shl.b32 %r21, %r19, 1;
mov.u32 %r2, %tid.x;
mad.lo.s32 %r22, %r21, %r20, %r2;
cvta.to.global.u64 %rd5, %rd3;
mul.wide.u32 %rd6, %r22, 4;
add.s64 %rd7, %rd5, %rd6;
mul.wide.s32 %rd8, %r2, 4;
mov.u64 %rd9, shared;
add.s64 %rd10, %rd9, %rd8;
ld.global.f32 %f3, [%rd7];
st.shared.f32 [%rd10], %f3;
add.s32 %r23, %r22, %r19;
mul.wide.u32 %rd11, %r23, 4;
add.s64 %rd12, %rd5, %rd11;
add.s32 %r24, %r2, %r19;
mul.wide.s32 %rd13, %r24, 4;
add.s64 %rd14, %rd9, %rd13;
ld.global.f32 %f4, [%rd12];
st.shared.f32 [%rd14], %f4;
bar.sync 0;
shl.b32 %r41, %r2, 1;
mul.wide.s32 %rd15, %r41, 4;
add.s64 %rd17, %rd9, %rd15;
ld.shared.f32 %f1, [%rd17];
ld.shared.f32 %f2, [%rd17+4];
bar.sync 0;
sub.f32 %f5, %f1, %f2;
mul.f32 %f6, %f5, 0f3F3504F3;
add.s32 %r25, %r2, %r18;
add.s32 %r26, %r25, %r1;
mul.wide.u32 %rd18, %r26, 4;
add.s64 %rd19, %rd1, %rd18;
st.global.f32 [%rd19], %f6;
shr.s32 %r27, %r2, 4;
add.s32 %r28, %r27, %r2;
add.f32 %f7, %f1, %f2;
mul.f32 %f8, %f7, 0f3F3504F3;
mul.wide.u32 %rd20, %r28, 4;
add.s64 %rd22, %rd9, %rd20;
st.shared.f32 [%rd22], %f8;
bar.sync 0;
setp.lt.u32	%p1, %r17, 2;
@%p1 bra BB0_7;

mov.u32 %r31, %nctaid.x;
shr.s32 %r42, %r19, 1;
mov.u32 %r43, 1;
add.s32 %r5, %r20, %r31;
mov.u32 %r40, %r43;

BB0_2:
setp.ge.u32	%p2, %r2, %r42;
@%p2 bra BB0_4;

add.s32 %r33, %r41, %r43;
mad.lo.s32 %r34, %r42, %r5, %r2;
shr.u32 %r35, %r41, 4;
add.s32 %r36, %r35, %r41;
shr.u32 %r37, %r33, 4;
add.s32 %r38, %r37, %r33;
mul.wide.u32 %rd23, %r36, 4;
add.s64 %rd25, %rd9, %rd23;
mul.wide.u32 %rd26, %r38, 4;
add.s64 %rd27, %rd9, %rd26;
ld.shared.f32 %f9, [%rd27];
ld.shared.f32 %f10, [%rd25];
sub.f32 %f11, %f10, %f9;
mul.f32 %f12, %f11, 0f3F3504F3;
mul.wide.u32 %rd28, %r34, 4;
add.s64 %rd29, %rd1, %rd28;
st.global.f32 [%rd29], %f12;
add.f32 %f13, %f10, %f9;
mul.f32 %f14, %f13, 0f3F3504F3;
st.shared.f32 [%rd25], %f14;
shr.u32 %r42, %r42, 1;
shl.b32 %r43, %r43, 1;
shl.b32 %r41, %r41, 1;

BB0_4:
bar.sync 0;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p3, %r40, %r17;
@%p3 bra BB0_2;

setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB0_7;

ld.shared.f32 %f15, [shared];
cvta.to.global.u64 %rd30, %rd2;
mul.wide.s32 %rd31, %r20, 4;
add.s64 %rd32, %rd30, %rd31;
st.global.f32 [%rd32], %f15;

BB0_7:
ret;
}



Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = dwtHaar1D.cu

Fatbin ptx code:
================
arch = sm_30
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = dwtHaar1D.cu






.version 4.0
.target sm_30
.address_size 64

.extern .shared .align 4 .b8 shared[];

.visible .entry _Z9dwtHaar1DPfS_S_jji(
.param .u64 _Z9dwtHaar1DPfS_S_jji_param_0,
.param .u64 _Z9dwtHaar1DPfS_S_jji_param_1,
.param .u64 _Z9dwtHaar1DPfS_S_jji_param_2,
.param .u32 _Z9dwtHaar1DPfS_S_jji_param_3,
.param .u32 _Z9dwtHaar1DPfS_S_jji_param_4,
.param .u32 _Z9dwtHaar1DPfS_S_jji_param_5
)
{
.reg .pred %p<5>;
.reg .s32 %r<44>;
.reg .f32 %f<16>;
.reg .s64 %rd<33>;


ld.param.u64 %rd3, [_Z9dwtHaar1DPfS_S_jji_param_0];
ld.param.u64 %rd4, [_Z9dwtHaar1DPfS_S_jji_param_1];
ld.param.u64 %rd2, [_Z9dwtHaar1DPfS_S_jji_param_2];
ld.param.u32 %r17, [_Z9dwtHaar1DPfS_S_jji_param_3];
ld.param.u32 %r18, [_Z9dwtHaar1DPfS_S_jji_param_4];
ld.param.u32 %r19, [_Z9dwtHaar1DPfS_S_jji_param_5];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r20, %ctaid.x;
mul.lo.s32 %r1, %r20, %r19;
shl.b32 %r21, %r19, 1;
mov.u32 %r2, %tid.x;
mad.lo.s32 %r22, %r21, %r20, %r2;
cvta.to.global.u64 %rd5, %rd3;
mul.wide.u32 %rd6, %r22, 4;
add.s64 %rd7, %rd5, %rd6;
mul.wide.s32 %rd8, %r2, 4;
mov.u64 %rd9, shared;
add.s64 %rd10, %rd9, %rd8;
ld.global.f32 %f3, [%rd7];
st.shared.f32 [%rd10], %f3;
add.s32 %r23, %r22, %r19;
mul.wide.u32 %rd11, %r23, 4;
add.s64 %rd12, %rd5, %rd11;
add.s32 %r24, %r2, %r19;
mul.wide.s32 %rd13, %r24, 4;
add.s64 %rd14, %rd9, %rd13;
ld.global.f32 %f4, [%rd12];
st.shared.f32 [%rd14], %f4;
bar.sync 0;
shl.b32 %r41, %r2, 1;
mul.wide.s32 %rd15, %r41, 4;
add.s64 %rd17, %rd9, %rd15;
ld.shared.f32 %f1, [%rd17];
ld.shared.f32 %f2, [%rd17+4];
bar.sync 0;
sub.f32 %f5, %f1, %f2;
mul.f32 %f6, %f5, 0f3F3504F3;
add.s32 %r25, %r2, %r18;
add.s32 %r26, %r25, %r1;
mul.wide.u32 %rd18, %r26, 4;
add.s64 %rd19, %rd1, %rd18;
st.global.f32 [%rd19], %f6;
shr.s32 %r27, %r2, 4;
add.s32 %r28, %r27, %r2;
add.f32 %f7, %f1, %f2;
mul.f32 %f8, %f7, 0f3F3504F3;
mul.wide.u32 %rd20, %r28, 4;
add.s64 %rd22, %rd9, %rd20;
st.shared.f32 [%rd22], %f8;
bar.sync 0;
setp.lt.u32	%p1, %r17, 2;
@%p1 bra BB0_7;

mov.u32 %r31, %nctaid.x;
shr.s32 %r42, %r19, 1;
mov.u32 %r43, 1;
add.s32 %r5, %r20, %r31;
mov.u32 %r40, %r43;

BB0_2:
setp.ge.u32	%p2, %r2, %r42;
@%p2 bra BB0_4;

add.s32 %r33, %r41, %r43;
mad.lo.s32 %r34, %r42, %r5, %r2;
shr.u32 %r35, %r41, 4;
add.s32 %r36, %r35, %r41;
shr.u32 %r37, %r33, 4;
add.s32 %r38, %r37, %r33;
mul.wide.u32 %rd23, %r36, 4;
add.s64 %rd25, %rd9, %rd23;
mul.wide.u32 %rd26, %r38, 4;
add.s64 %rd27, %rd9, %rd26;
ld.shared.f32 %f9, [%rd27];
ld.shared.f32 %f10, [%rd25];
sub.f32 %f11, %f10, %f9;
mul.f32 %f12, %f11, 0f3F3504F3;
mul.wide.u32 %rd28, %r34, 4;
add.s64 %rd29, %rd1, %rd28;
st.global.f32 [%rd29], %f12;
add.f32 %f13, %f10, %f9;
mul.f32 %f14, %f13, 0f3F3504F3;
st.shared.f32 [%rd25], %f14;
shr.u32 %r42, %r42, 1;
shl.b32 %r43, %r43, 1;
shl.b32 %r41, %r41, 1;

BB0_4:
bar.sync 0;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p3, %r40, %r17;
@%p3 bra BB0_2;

setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB0_7;

ld.shared.f32 %f15, [shared];
cvta.to.global.u64 %rd30, %rd2;
mul.wide.s32 %rd31, %r20, 4;
add.s64 %rd32, %rd30, %rd31;
st.global.f32 [%rd32], %f15;

BB0_7:
ret;
}


