

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Wed Nov 20 20:50:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.353 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      460|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     17|        0|      264|     -|
|Memory               |        9|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      622|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        9|     17|      622|      884|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_22s_15ns_37_1_1_U6  |mul_22s_15ns_37_1_1  |        0|   1|  0|  22|    0|
    |mul_22s_15ns_37_1_1_U7  |mul_22s_15ns_37_1_1  |        0|   1|  0|  22|    0|
    |mul_22s_22s_38_1_1_U1   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U2   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U3   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U4   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U5   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U8   |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U9   |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U10  |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U11  |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U12  |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|  17|  0| 264|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |invert_sqr_table_U  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb  |        9|  0|   0|    0|  16384|    9|     1|       147456|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total               |                                                                                  |        9|  0|   0|    0|  16384|    9|     1|       147456|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln128_1_fu_177_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln128_2_fu_183_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln128_3_fu_189_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln128_fu_195_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln136_1_fu_341_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln136_2_fu_329_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln136_3_fu_335_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln136_fu_345_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln140_fu_406_p2     |         +|   0|  0|  27|          20|           1|
    |sub_ln134_1_fu_245_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln134_2_fu_266_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln134_3_fu_287_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln134_4_fu_308_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln134_fu_224_p2     |         -|   0|  0|  29|          22|          22|
    |icmp_ln140_fu_400_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln143_fu_460_p2    |      icmp|   0|  0|  13|           6|           1|
    |index_1_fu_439_p3       |    select|   0|  0|  20|           1|           1|
    |index_2_fu_466_p3       |    select|   0|  0|  14|           1|           2|
    |index_fu_420_p3         |    select|   0|  0|  20|           1|          20|
    |select_ln140_fu_412_p3  |    select|   0|  0|  20|           1|          20|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 460|         333|         334|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln136_3_reg_643      |  22|   0|   22|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |diff_5_reg_613           |  22|   0|   22|          0|
    |diff_reg_623             |  22|   0|   22|          0|
    |index_reg_648            |  20|   0|   20|          0|
    |mean_reg_603             |  21|   0|   21|          0|
    |shl_ln128_1_reg_588      |  16|   0|   22|          6|
    |shl_ln128_2_reg_593      |  16|   0|   22|          6|
    |shl_ln128_3_reg_598      |  16|   0|   22|          6|
    |shl_ln_reg_583           |  16|   0|   22|          6|
    |sub_ln134_1_reg_618      |  22|   0|   22|          0|
    |sub_ln134_2_reg_628      |  22|   0|   22|          0|
    |sub_ln134_3_reg_633      |  22|   0|   22|          0|
    |sub_ln134_4_reg_638      |  22|   0|   22|          0|
    |sub_ln134_reg_608        |  22|   0|   22|          0|
    |sum_cache_reg_578        |  16|   0|   22|          6|
    |sub_ln134_1_reg_618      |  64|  32|   22|          0|
    |sub_ln134_2_reg_628      |  64|  32|   22|          0|
    |sub_ln134_3_reg_633      |  64|  32|   22|          0|
    |sub_ln134_4_reg_638      |  64|  32|   22|          0|
    |sub_ln134_reg_608        |  64|  32|   22|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 622| 160|  442|         30|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_0  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_1  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_2  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_3  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_4  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                                  data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                                  data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                                  data_2_val|        scalar|
|data_3_val   |   in|   16|     ap_none|                                                                  data_3_val|        scalar|
|data_4_val   |   in|   16|     ap_none|                                                                  data_4_val|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 6 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 7 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 8 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 9 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 10 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_cache = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_0_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 11 'bitconcatenate' 'sum_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_1_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln128_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_2_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 13 'bitconcatenate' 'shl_ln128_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln128_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_3_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 14 'bitconcatenate' 'shl_ln128_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln128_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_4_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 15 'bitconcatenate' 'shl_ln128_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_1 = add i22 %shl_ln, i22 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 16 'add' 'add_ln128_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_2 = add i22 %shl_ln128_2, i22 %shl_ln128_3" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 17 'add' 'add_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln128_3 = add i22 %add_ln128_2, i22 %shl_ln128_1" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 18 'add' 'add_ln128_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln128 = add i22 %add_ln128_3, i22 %add_ln128_1" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 19 'add' 'add_ln128' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i22 %add_ln128" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 20 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.51ns)   --->   "%mul_ln73 = mul i37 %sext_ln73, i37 13107" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 21 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %mul_ln73, i32 16, i32 36" [firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 22 'partselect' 'mean' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i21 %mean" [firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 23 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.82ns)   --->   "%sub_ln134 = sub i22 %sum_cache, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 24 'sub' 'sub_ln134' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i22 %sub_ln134" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 25 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.51ns)   --->   "%mul_ln135 = mul i38 %sext_ln135, i38 %sext_ln135" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 26 'mul' 'mul_ln135' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%diff_5 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 27 'partselect' 'diff_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.82ns)   --->   "%sub_ln134_1 = sub i22 %shl_ln, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 28 'sub' 'sub_ln134_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i22 %sub_ln134_1" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 29 'sext' 'sext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.51ns)   --->   "%mul_ln135_1 = mul i38 %sext_ln135_1, i38 %sext_ln135_1" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 30 'mul' 'mul_ln135_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%diff = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_1, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 31 'partselect' 'diff' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.82ns)   --->   "%sub_ln134_2 = sub i22 %shl_ln128_1, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 32 'sub' 'sub_ln134_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln135_2 = sext i22 %sub_ln134_2" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 33 'sext' 'sext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.51ns)   --->   "%mul_ln135_2 = mul i38 %sext_ln135_2, i38 %sext_ln135_2" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 34 'mul' 'mul_ln135_2' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%diff_2 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_2, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 35 'partselect' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.82ns)   --->   "%sub_ln134_3 = sub i22 %shl_ln128_2, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 36 'sub' 'sub_ln134_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln135_3 = sext i22 %sub_ln134_3" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 37 'sext' 'sext_ln135_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.51ns)   --->   "%mul_ln135_3 = mul i38 %sext_ln135_3, i38 %sext_ln135_3" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 38 'mul' 'mul_ln135_3' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%diff_3 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_3, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 39 'partselect' 'diff_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%sub_ln134_4 = sub i22 %shl_ln128_3, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 40 'sub' 'sub_ln134_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln135_4 = sext i22 %sub_ln134_4" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 41 'sext' 'sext_ln135_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.51ns)   --->   "%mul_ln135_4 = mul i38 %sext_ln135_4, i38 %sext_ln135_4" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 42 'mul' 'mul_ln135_4' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%diff_4 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_4, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 43 'partselect' 'diff_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_2 = add i22 %diff_3, i22 %diff_4" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 44 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln136_3 = add i22 %add_ln136_2, i22 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 45 'add' 'add_ln136_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_1 = add i22 %diff_5, i22 %diff" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 46 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln136 = add i22 %add_ln136_3, i22 %add_ln136_1" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 47 'add' 'add_ln136' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i22 %add_ln136" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 48 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.51ns)   --->   "%mul_ln73_1 = mul i37 %sext_ln73_1, i37 13107" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 49 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i37.i32.i32, i37 %mul_ln73_1, i32 18, i32 36" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i19 %tmp_1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 51 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %mul_ln73_1, i32 36" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 52 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i37.i32.i32, i37 %mul_ln73_1, i32 16, i32 17" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 53 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i2.i14, i2 %tmp, i14 0" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.78ns)   --->   "%icmp_ln140 = icmp_eq  i16 %tmp_s, i16 0" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 55 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.80ns)   --->   "%add_ln140 = add i20 %sext_ln140, i20 1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 56 'add' 'add_ln140' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln140 = select i1 %icmp_ln140, i20 %sext_ln140, i20 %add_ln140" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 57 'select' 'select_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.34ns) (out node of the LUT)   --->   "%index = select i1 %tmp_2, i20 %select_ln140, i20 %sext_ln140" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 58 'select' 'index' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.64>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i20 %index" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 59 'sext' 'sext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sext_ln140_1, i32 20" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 60 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.34ns)   --->   "%index_1 = select i1 %tmp_3, i20 0, i20 %index" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 61 'select' 'index_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i20 %index_1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 62 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i20.i32.i32, i20 %index_1, i32 14, i32 19" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 63 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%icmp_ln143 = icmp_ne  i6 %tmp_4, i6 0" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 64 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.34ns)   --->   "%index_2 = select i1 %icmp_ln143, i14 16383, i14 %trunc_ln140" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 65 'select' 'index_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i14 %index_2" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 66 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i9 %invert_sqr_table, i64 0, i64 %zext_ln144" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 67 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.24ns)   --->   "%deno_inver = load i14 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 68 'load' 'deno_inver' <Predicate = true> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16384> <ROM>

State 5 <SV = 4> <Delay = 3.75>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 69 'specpipeline' 'specpipeline_ln128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (1.24ns)   --->   "%deno_inver = load i14 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 70 'load' 'deno_inver' <Predicate = true> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16384> <ROM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i9 %deno_inver" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 71 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i22 %sub_ln134" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 72 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.51ns)   --->   "%mul_ln149 = mul i31 %sext_ln149, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 73 'mul' 'mul_ln149' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln149_1 = sext i31 %mul_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 74 'sext' 'sext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln149_2 = sext i22 %sub_ln134_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 75 'sext' 'sext_ln149_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.51ns)   --->   "%mul_ln149_1 = mul i31 %sext_ln149_2, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 76 'mul' 'mul_ln149_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln149_3 = sext i31 %mul_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 77 'sext' 'sext_ln149_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln149_4 = sext i22 %sub_ln134_2" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 78 'sext' 'sext_ln149_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.51ns)   --->   "%mul_ln149_2 = mul i31 %sext_ln149_4, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 79 'mul' 'mul_ln149_2' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln149_5 = sext i31 %mul_ln149_2" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 80 'sext' 'sext_ln149_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln149_6 = sext i22 %sub_ln134_3" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 81 'sext' 'sext_ln149_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.51ns)   --->   "%mul_ln149_3 = mul i31 %sext_ln149_6, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 82 'mul' 'mul_ln149_3' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln149_7 = sext i31 %mul_ln149_3" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 83 'sext' 'sext_ln149_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln149_8 = sext i22 %sub_ln134_4" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 84 'sext' 'sext_ln149_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.51ns)   --->   "%mul_ln149_4 = mul i31 %sext_ln149_8, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 85 'mul' 'mul_ln149_4' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i31 %mul_ln149_4" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 86 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%mrv = insertvalue i165 <undef>, i33 %sext_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 87 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i165 %mrv, i33 %sext_ln149_3" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 88 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i165 %mrv_1, i33 %sext_ln149_5" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 89 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i165 %mrv_2, i33 %sext_ln149_7" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 90 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i165 %mrv_3, i33 %sext_ln151" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 91 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i165 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 92 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invert_sqr_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_val_read       (read          ) [ 000000]
data_3_val_read       (read          ) [ 000000]
data_2_val_read       (read          ) [ 000000]
data_1_val_read       (read          ) [ 000000]
data_0_val_read       (read          ) [ 000000]
sum_cache             (bitconcatenate) [ 011000]
shl_ln                (bitconcatenate) [ 011000]
shl_ln128_1           (bitconcatenate) [ 011000]
shl_ln128_2           (bitconcatenate) [ 011000]
shl_ln128_3           (bitconcatenate) [ 011000]
add_ln128_1           (add           ) [ 000000]
add_ln128_2           (add           ) [ 000000]
add_ln128_3           (add           ) [ 000000]
add_ln128             (add           ) [ 000000]
sext_ln73             (sext          ) [ 000000]
mul_ln73              (mul           ) [ 000000]
mean                  (partselect    ) [ 011000]
sext_ln130            (sext          ) [ 000000]
sub_ln134             (sub           ) [ 010111]
sext_ln135            (sext          ) [ 000000]
mul_ln135             (mul           ) [ 000000]
diff_5                (partselect    ) [ 010100]
sub_ln134_1           (sub           ) [ 010111]
sext_ln135_1          (sext          ) [ 000000]
mul_ln135_1           (mul           ) [ 000000]
diff                  (partselect    ) [ 010100]
sub_ln134_2           (sub           ) [ 010111]
sext_ln135_2          (sext          ) [ 000000]
mul_ln135_2           (mul           ) [ 000000]
diff_2                (partselect    ) [ 000000]
sub_ln134_3           (sub           ) [ 010111]
sext_ln135_3          (sext          ) [ 000000]
mul_ln135_3           (mul           ) [ 000000]
diff_3                (partselect    ) [ 000000]
sub_ln134_4           (sub           ) [ 010111]
sext_ln135_4          (sext          ) [ 000000]
mul_ln135_4           (mul           ) [ 000000]
diff_4                (partselect    ) [ 000000]
add_ln136_2           (add           ) [ 000000]
add_ln136_3           (add           ) [ 010100]
add_ln136_1           (add           ) [ 000000]
add_ln136             (add           ) [ 000000]
sext_ln73_1           (sext          ) [ 000000]
mul_ln73_1            (mul           ) [ 000000]
tmp_1                 (partselect    ) [ 000000]
sext_ln140            (sext          ) [ 000000]
tmp_2                 (bitselect     ) [ 000000]
tmp                   (partselect    ) [ 000000]
tmp_s                 (bitconcatenate) [ 000000]
icmp_ln140            (icmp          ) [ 000000]
add_ln140             (add           ) [ 000000]
select_ln140          (select        ) [ 000000]
index                 (select        ) [ 010010]
sext_ln140_1          (sext          ) [ 000000]
tmp_3                 (bitselect     ) [ 000000]
index_1               (select        ) [ 000000]
trunc_ln140           (trunc         ) [ 000000]
tmp_4                 (partselect    ) [ 000000]
icmp_ln143            (icmp          ) [ 000000]
index_2               (select        ) [ 000000]
zext_ln144            (zext          ) [ 000000]
invert_sqr_table_addr (getelementptr ) [ 010001]
specpipeline_ln128    (specpipeline  ) [ 000000]
deno_inver            (load          ) [ 000000]
zext_ln149            (zext          ) [ 000000]
sext_ln149            (sext          ) [ 000000]
mul_ln149             (mul           ) [ 000000]
sext_ln149_1          (sext          ) [ 000000]
sext_ln149_2          (sext          ) [ 000000]
mul_ln149_1           (mul           ) [ 000000]
sext_ln149_3          (sext          ) [ 000000]
sext_ln149_4          (sext          ) [ 000000]
mul_ln149_2           (mul           ) [ 000000]
sext_ln149_5          (sext          ) [ 000000]
sext_ln149_6          (sext          ) [ 000000]
mul_ln149_3           (mul           ) [ 000000]
sext_ln149_7          (sext          ) [ 000000]
sext_ln149_8          (sext          ) [ 000000]
mul_ln149_4           (mul           ) [ 000000]
sext_ln151            (sext          ) [ 000000]
mrv                   (insertvalue   ) [ 000000]
mrv_1                 (insertvalue   ) [ 000000]
mrv_2                 (insertvalue   ) [ 000000]
mrv_3                 (insertvalue   ) [ 000000]
mrv_4                 (insertvalue   ) [ 000000]
ret_ln151             (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_sqr_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_sqr_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i37.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i2.i14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="data_4_val_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="data_3_val_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_2_val_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_1_val_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_0_val_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="invert_sqr_table_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="14" slack="0"/>
<pin id="108" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_sqr_table_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deno_inver/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mul_ln135_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="22" slack="0"/>
<pin id="119" dir="0" index="1" bw="22" slack="0"/>
<pin id="120" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln135/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="mul_ln135_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="22" slack="0"/>
<pin id="123" dir="0" index="1" bw="22" slack="0"/>
<pin id="124" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln135_1/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="mul_ln135_2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="22" slack="0"/>
<pin id="127" dir="0" index="1" bw="22" slack="0"/>
<pin id="128" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln135_2/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mul_ln135_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="22" slack="0"/>
<pin id="131" dir="0" index="1" bw="22" slack="0"/>
<pin id="132" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln135_3/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="mul_ln135_4_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="22" slack="0"/>
<pin id="135" dir="0" index="1" bw="22" slack="0"/>
<pin id="136" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln135_4/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sum_cache_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="22" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum_cache/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shl_ln_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shl_ln128_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="22" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln128_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shl_ln128_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="22" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln128_2/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shl_ln128_3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="22" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln128_3/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln128_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="22" slack="0"/>
<pin id="179" dir="0" index="1" bw="22" slack="0"/>
<pin id="180" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln128_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="22" slack="0"/>
<pin id="185" dir="0" index="1" bw="22" slack="0"/>
<pin id="186" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_2/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln128_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="22" slack="0"/>
<pin id="191" dir="0" index="1" bw="22" slack="0"/>
<pin id="192" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128_3/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln128_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="0"/>
<pin id="197" dir="0" index="1" bw="22" slack="0"/>
<pin id="198" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln73_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="22" slack="0"/>
<pin id="203" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="mul_ln73_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="22" slack="0"/>
<pin id="207" dir="0" index="1" bw="15" slack="0"/>
<pin id="208" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="mean_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="21" slack="0"/>
<pin id="213" dir="0" index="1" bw="37" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="0" index="3" bw="7" slack="0"/>
<pin id="216" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mean/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln130_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="21" slack="1"/>
<pin id="223" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln134_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="22" slack="1"/>
<pin id="226" dir="0" index="1" bw="21" slack="0"/>
<pin id="227" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln135_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="22" slack="0"/>
<pin id="231" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="diff_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="22" slack="0"/>
<pin id="237" dir="0" index="1" bw="38" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_5/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln134_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="22" slack="1"/>
<pin id="247" dir="0" index="1" bw="21" slack="0"/>
<pin id="248" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln135_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="22" slack="0"/>
<pin id="252" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="diff_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="0" index="1" bw="38" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sub_ln134_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="22" slack="1"/>
<pin id="268" dir="0" index="1" bw="21" slack="0"/>
<pin id="269" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln135_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="22" slack="0"/>
<pin id="273" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135_2/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="diff_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="22" slack="0"/>
<pin id="279" dir="0" index="1" bw="38" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="0" index="3" bw="7" slack="0"/>
<pin id="282" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub_ln134_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="22" slack="1"/>
<pin id="289" dir="0" index="1" bw="21" slack="0"/>
<pin id="290" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134_3/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln135_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="22" slack="0"/>
<pin id="294" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135_3/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="diff_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="22" slack="0"/>
<pin id="300" dir="0" index="1" bw="38" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="0" index="3" bw="7" slack="0"/>
<pin id="303" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_3/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sub_ln134_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="22" slack="1"/>
<pin id="310" dir="0" index="1" bw="21" slack="0"/>
<pin id="311" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134_4/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln135_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="22" slack="0"/>
<pin id="315" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135_4/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="diff_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="22" slack="0"/>
<pin id="321" dir="0" index="1" bw="38" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln136_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="22" slack="0"/>
<pin id="331" dir="0" index="1" bw="22" slack="0"/>
<pin id="332" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln136_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="22" slack="0"/>
<pin id="337" dir="0" index="1" bw="22" slack="0"/>
<pin id="338" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln136_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="22" slack="1"/>
<pin id="343" dir="0" index="1" bw="22" slack="1"/>
<pin id="344" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln136_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="22" slack="1"/>
<pin id="347" dir="0" index="1" bw="22" slack="0"/>
<pin id="348" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln73_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="22" slack="0"/>
<pin id="352" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mul_ln73_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="22" slack="0"/>
<pin id="356" dir="0" index="1" bw="15" slack="0"/>
<pin id="357" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="19" slack="0"/>
<pin id="362" dir="0" index="1" bw="37" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln140_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="19" slack="0"/>
<pin id="372" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="37" slack="0"/>
<pin id="377" dir="0" index="2" bw="7" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="37" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="0" index="3" bw="6" slack="0"/>
<pin id="387" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_s_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln140_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln140_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="19" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln140_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="20" slack="0"/>
<pin id="415" dir="0" index="2" bw="20" slack="0"/>
<pin id="416" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln140/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="index_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="20" slack="0"/>
<pin id="423" dir="0" index="2" bw="20" slack="0"/>
<pin id="424" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln140_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="20" slack="1"/>
<pin id="430" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_1/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="20" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="index_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="20" slack="0"/>
<pin id="442" dir="0" index="2" bw="20" slack="1"/>
<pin id="443" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln140_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="20" slack="0"/>
<pin id="448" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="20" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln143_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="0" index="1" bw="6" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="index_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="14" slack="0"/>
<pin id="469" dir="0" index="2" bw="14" slack="0"/>
<pin id="470" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_2/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln144_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln149_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln149_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="22" slack="3"/>
<pin id="485" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="mul_ln149_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="22" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln149/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln149_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="0"/>
<pin id="494" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_1/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln149_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="22" slack="3"/>
<pin id="498" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_2/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="mul_ln149_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="22" slack="0"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln149_1/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln149_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="31" slack="0"/>
<pin id="507" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_3/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln149_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="22" slack="3"/>
<pin id="511" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_4/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="mul_ln149_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="22" slack="0"/>
<pin id="514" dir="0" index="1" bw="9" slack="0"/>
<pin id="515" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln149_2/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sext_ln149_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="0"/>
<pin id="520" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_5/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln149_6_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="22" slack="3"/>
<pin id="524" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_6/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="mul_ln149_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="22" slack="0"/>
<pin id="527" dir="0" index="1" bw="9" slack="0"/>
<pin id="528" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln149_3/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sext_ln149_7_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="31" slack="0"/>
<pin id="533" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_7/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln149_8_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="22" slack="3"/>
<pin id="537" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_8/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="mul_ln149_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="22" slack="0"/>
<pin id="540" dir="0" index="1" bw="9" slack="0"/>
<pin id="541" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln149_4/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln151_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="31" slack="0"/>
<pin id="546" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="mrv_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="165" slack="0"/>
<pin id="550" dir="0" index="1" bw="31" slack="0"/>
<pin id="551" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="mrv_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="165" slack="0"/>
<pin id="556" dir="0" index="1" bw="31" slack="0"/>
<pin id="557" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="mrv_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="165" slack="0"/>
<pin id="562" dir="0" index="1" bw="31" slack="0"/>
<pin id="563" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="mrv_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="165" slack="0"/>
<pin id="568" dir="0" index="1" bw="31" slack="0"/>
<pin id="569" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="mrv_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="165" slack="0"/>
<pin id="574" dir="0" index="1" bw="31" slack="0"/>
<pin id="575" dir="1" index="2" bw="165" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="578" class="1005" name="sum_cache_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="22" slack="1"/>
<pin id="580" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sum_cache "/>
</bind>
</comp>

<comp id="583" class="1005" name="shl_ln_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="22" slack="1"/>
<pin id="585" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="588" class="1005" name="shl_ln128_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="22" slack="1"/>
<pin id="590" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln128_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="shl_ln128_2_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="22" slack="1"/>
<pin id="595" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln128_2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="shl_ln128_3_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="22" slack="1"/>
<pin id="600" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln128_3 "/>
</bind>
</comp>

<comp id="603" class="1005" name="mean_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="21" slack="1"/>
<pin id="605" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mean "/>
</bind>
</comp>

<comp id="608" class="1005" name="sub_ln134_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="22" slack="3"/>
<pin id="610" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln134 "/>
</bind>
</comp>

<comp id="613" class="1005" name="diff_5_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="22" slack="1"/>
<pin id="615" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="diff_5 "/>
</bind>
</comp>

<comp id="618" class="1005" name="sub_ln134_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="22" slack="3"/>
<pin id="620" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln134_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="diff_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="22" slack="1"/>
<pin id="625" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="628" class="1005" name="sub_ln134_2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="22" slack="3"/>
<pin id="630" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln134_2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="sub_ln134_3_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="22" slack="3"/>
<pin id="635" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln134_3 "/>
</bind>
</comp>

<comp id="638" class="1005" name="sub_ln134_4_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="22" slack="3"/>
<pin id="640" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln134_4 "/>
</bind>
</comp>

<comp id="643" class="1005" name="add_ln136_3_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="22" slack="1"/>
<pin id="645" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln136_3 "/>
</bind>
</comp>

<comp id="648" class="1005" name="index_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="20" slack="1"/>
<pin id="650" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="654" class="1005" name="invert_sqr_table_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="1"/>
<pin id="656" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="invert_sqr_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="62" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="98" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="92" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="86" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="80" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="74" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="145" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="137" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="161" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="169" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="153" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="177" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="117" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="249"><net_src comp="221" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="121" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="270"><net_src comp="221" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="125" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="221" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="129" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="221" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="133" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="333"><net_src comp="298" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="319" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="277" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="349"><net_src comp="341" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="18" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="32" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="360" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="34" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="354" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="354" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="22" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="38" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="382" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="42" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="44" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="370" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="400" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="370" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="406" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="374" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="412" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="370" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="439" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="58" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="464"><net_src comp="450" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="16" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="60" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="446" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="482"><net_src comp="111" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="479" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="479" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="479" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="479" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="479" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="72" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="492" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="505" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="518" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="531" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="544" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="137" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="586"><net_src comp="145" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="591"><net_src comp="153" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="596"><net_src comp="161" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="601"><net_src comp="169" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="606"><net_src comp="211" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="611"><net_src comp="224" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="616"><net_src comp="235" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="621"><net_src comp="245" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="626"><net_src comp="256" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="631"><net_src comp="266" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="636"><net_src comp="287" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="641"><net_src comp="308" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="646"><net_src comp="335" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="651"><net_src comp="420" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="657"><net_src comp="104" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_val | {}
	Port: data_1_val | {}
	Port: data_2_val | {}
	Port: data_3_val | {}
	Port: data_4_val | {}
	Port: invert_sqr_table | {}
 - Input state : 
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : data_0_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : data_1_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : data_2_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : data_3_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : data_4_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : invert_sqr_table | {4 5 }
  - Chain level:
	State 1
		add_ln128_1 : 1
		add_ln128_2 : 1
		add_ln128_3 : 2
		add_ln128 : 3
		sext_ln73 : 4
		mul_ln73 : 5
		mean : 6
	State 2
		sub_ln134 : 1
		sext_ln135 : 2
		mul_ln135 : 3
		diff_5 : 4
		sub_ln134_1 : 1
		sext_ln135_1 : 2
		mul_ln135_1 : 3
		diff : 4
		sub_ln134_2 : 1
		sext_ln135_2 : 2
		mul_ln135_2 : 3
		diff_2 : 4
		sub_ln134_3 : 1
		sext_ln135_3 : 2
		mul_ln135_3 : 3
		diff_3 : 4
		sub_ln134_4 : 1
		sext_ln135_4 : 2
		mul_ln135_4 : 3
		diff_4 : 4
		add_ln136_2 : 5
		add_ln136_3 : 6
	State 3
		add_ln136 : 1
		sext_ln73_1 : 2
		mul_ln73_1 : 3
		tmp_1 : 4
		sext_ln140 : 5
		tmp_2 : 4
		tmp : 4
		tmp_s : 5
		icmp_ln140 : 6
		add_ln140 : 6
		select_ln140 : 7
		index : 8
	State 4
		tmp_3 : 1
		index_1 : 2
		trunc_ln140 : 3
		tmp_4 : 3
		icmp_ln143 : 4
		index_2 : 5
		zext_ln144 : 6
		invert_sqr_table_addr : 7
		deno_inver : 8
	State 5
		zext_ln149 : 1
		mul_ln149 : 2
		sext_ln149_1 : 3
		mul_ln149_1 : 2
		sext_ln149_3 : 3
		mul_ln149_2 : 2
		sext_ln149_5 : 3
		mul_ln149_3 : 2
		sext_ln149_7 : 3
		mul_ln149_4 : 2
		sext_ln151 : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		ret_ln151 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln135_fu_117      |    2    |    0    |    22   |
|          |     mul_ln135_1_fu_121     |    2    |    0    |    22   |
|          |     mul_ln135_2_fu_125     |    2    |    0    |    22   |
|          |     mul_ln135_3_fu_129     |    2    |    0    |    22   |
|          |     mul_ln135_4_fu_133     |    2    |    0    |    22   |
|    mul   |       mul_ln73_fu_205      |    1    |    0    |    22   |
|          |      mul_ln73_1_fu_354     |    1    |    0    |    22   |
|          |      mul_ln149_fu_486      |    1    |    0    |    22   |
|          |     mul_ln149_1_fu_499     |    1    |    0    |    22   |
|          |     mul_ln149_2_fu_512     |    1    |    0    |    22   |
|          |     mul_ln149_3_fu_525     |    1    |    0    |    22   |
|          |     mul_ln149_4_fu_538     |    1    |    0    |    22   |
|----------|----------------------------|---------|---------|---------|
|          |     add_ln128_1_fu_177     |    0    |    0    |    22   |
|          |     add_ln128_2_fu_183     |    0    |    0    |    22   |
|          |     add_ln128_3_fu_189     |    0    |    0    |    22   |
|          |      add_ln128_fu_195      |    0    |    0    |    22   |
|    add   |     add_ln136_2_fu_329     |    0    |    0    |    22   |
|          |     add_ln136_3_fu_335     |    0    |    0    |    22   |
|          |     add_ln136_1_fu_341     |    0    |    0    |    22   |
|          |      add_ln136_fu_345      |    0    |    0    |    22   |
|          |      add_ln140_fu_406      |    0    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|
|          |      sub_ln134_fu_224      |    0    |    0    |    29   |
|          |     sub_ln134_1_fu_245     |    0    |    0    |    29   |
|    sub   |     sub_ln134_2_fu_266     |    0    |    0    |    29   |
|          |     sub_ln134_3_fu_287     |    0    |    0    |    29   |
|          |     sub_ln134_4_fu_308     |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln140_fu_412    |    0    |    0    |    20   |
|  select  |        index_fu_420        |    0    |    0    |    20   |
|          |       index_1_fu_439       |    0    |    0    |    20   |
|          |       index_2_fu_466       |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln140_fu_400     |    0    |    0    |    23   |
|          |      icmp_ln143_fu_460     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          | data_4_val_read_read_fu_74 |    0    |    0    |    0    |
|          | data_3_val_read_read_fu_80 |    0    |    0    |    0    |
|   read   | data_2_val_read_read_fu_86 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_92 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_98 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sum_cache_fu_137      |    0    |    0    |    0    |
|          |        shl_ln_fu_145       |    0    |    0    |    0    |
|bitconcatenate|     shl_ln128_1_fu_153     |    0    |    0    |    0    |
|          |     shl_ln128_2_fu_161     |    0    |    0    |    0    |
|          |     shl_ln128_3_fu_169     |    0    |    0    |    0    |
|          |        tmp_s_fu_392        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln73_fu_201      |    0    |    0    |    0    |
|          |      sext_ln130_fu_221     |    0    |    0    |    0    |
|          |      sext_ln135_fu_229     |    0    |    0    |    0    |
|          |     sext_ln135_1_fu_250    |    0    |    0    |    0    |
|          |     sext_ln135_2_fu_271    |    0    |    0    |    0    |
|          |     sext_ln135_3_fu_292    |    0    |    0    |    0    |
|          |     sext_ln135_4_fu_313    |    0    |    0    |    0    |
|          |     sext_ln73_1_fu_350     |    0    |    0    |    0    |
|          |      sext_ln140_fu_370     |    0    |    0    |    0    |
|   sext   |     sext_ln140_1_fu_428    |    0    |    0    |    0    |
|          |      sext_ln149_fu_483     |    0    |    0    |    0    |
|          |     sext_ln149_1_fu_492    |    0    |    0    |    0    |
|          |     sext_ln149_2_fu_496    |    0    |    0    |    0    |
|          |     sext_ln149_3_fu_505    |    0    |    0    |    0    |
|          |     sext_ln149_4_fu_509    |    0    |    0    |    0    |
|          |     sext_ln149_5_fu_518    |    0    |    0    |    0    |
|          |     sext_ln149_6_fu_522    |    0    |    0    |    0    |
|          |     sext_ln149_7_fu_531    |    0    |    0    |    0    |
|          |     sext_ln149_8_fu_535    |    0    |    0    |    0    |
|          |      sext_ln151_fu_544     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         mean_fu_211        |    0    |    0    |    0    |
|          |        diff_5_fu_235       |    0    |    0    |    0    |
|          |         diff_fu_256        |    0    |    0    |    0    |
|          |        diff_2_fu_277       |    0    |    0    |    0    |
|partselect|        diff_3_fu_298       |    0    |    0    |    0    |
|          |        diff_4_fu_319       |    0    |    0    |    0    |
|          |        tmp_1_fu_360        |    0    |    0    |    0    |
|          |         tmp_fu_382         |    0    |    0    |    0    |
|          |        tmp_4_fu_450        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_2_fu_374        |    0    |    0    |    0    |
|          |        tmp_3_fu_431        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln140_fu_446     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln144_fu_474     |    0    |    0    |    0    |
|          |      zext_ln149_fu_479     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         mrv_fu_548         |    0    |    0    |    0    |
|          |        mrv_1_fu_554        |    0    |    0    |    0    |
|insertvalue|        mrv_2_fu_560        |    0    |    0    |    0    |
|          |        mrv_3_fu_566        |    0    |    0    |    0    |
|          |        mrv_4_fu_572        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    17   |    0    |   721   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln136_3_reg_643     |   22   |
|        diff_5_reg_613       |   22   |
|         diff_reg_623        |   22   |
|        index_reg_648        |   20   |
|invert_sqr_table_addr_reg_654|   14   |
|         mean_reg_603        |   21   |
|     shl_ln128_1_reg_588     |   22   |
|     shl_ln128_2_reg_593     |   22   |
|     shl_ln128_3_reg_598     |   22   |
|        shl_ln_reg_583       |   22   |
|     sub_ln134_1_reg_618     |   22   |
|     sub_ln134_2_reg_628     |   22   |
|     sub_ln134_3_reg_633     |   22   |
|     sub_ln134_4_reg_638     |   22   |
|      sub_ln134_reg_608      |   22   |
|      sum_cache_reg_578      |   22   |
+-----------------------------+--------+
|            Total            |   341  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |    0   |   721  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   341  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    0   |   341  |   730  |
+-----------+--------+--------+--------+--------+
