// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "06/27/2019 17:48:34"

// 
// Device: Altera EP2C5Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	PWMDuty,
	SignalOut,
	Switchadd,
	Switchsub,
	SwitchMicroadd,
	SwitchMicrosub,
	SwitchNanoadd,
	SwitchNanosub,
	OutMode,
	reset,
	phaseadd,
	phasesub);
input 	clk;
input 	[31:0] PWMDuty;
output 	[15:0] SignalOut;
input 	Switchadd;
input 	Switchsub;
input 	SwitchMicroadd;
input 	SwitchMicrosub;
input 	SwitchNanoadd;
input 	SwitchNanosub;
input 	[1:0] OutMode;
input 	reset;
input 	phaseadd;
input 	phasesub;

// Design Ports Information
// SignalOut[0]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[1]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[2]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[3]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[4]	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[5]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[6]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[7]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[8]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[9]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[10]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[11]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[12]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[13]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[14]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[15]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutMode[1]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OutMode[0]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[31]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[30]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[29]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[28]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[27]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[26]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[25]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[24]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[23]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[22]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[21]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[20]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[19]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[18]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[17]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[16]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[15]	=>  Location: PIN_179,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[14]	=>  Location: PIN_180,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[13]	=>  Location: PIN_185,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[12]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[11]	=>  Location: PIN_188,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[10]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[9]	=>  Location: PIN_187,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[8]	=>  Location: PIN_189,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[7]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[6]	=>  Location: PIN_195,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[5]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[4]	=>  Location: PIN_191,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[3]	=>  Location: PIN_182,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[2]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[1]	=>  Location: PIN_181,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PWMDuty[0]	=>  Location: PIN_192,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phasesub	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phaseadd	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SwitchNanosub	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SwitchMicrosub	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SwitchMicroadd	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Switchadd	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Switchsub	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SwitchNanoadd	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DirectDigitalSynthesizer_v.sdo");
// synopsys translate_on

wire \P1|SynthesisedPhase[18]~53_combout ;
wire \P1|SynthesisedPhase[19]~55_combout ;
wire \P1|address[2]~36_combout ;
wire \P1|address[5]~42_combout ;
wire \P1|address[8]~48_combout ;
wire \P1|address[10]~52_combout ;
wire \P1|address[24]~80_combout ;
wire \P1|address[26]~84_combout ;
wire \phaseControler|Add0~0_combout ;
wire \phaseControler|Add0~4_combout ;
wire \phaseControler|Add0~6_combout ;
wire \phaseControler|Add0~8_combout ;
wire \phaseControler|Add0~14_combout ;
wire \phaseControler|Add0~24_combout ;
wire \phaseControler|Add0~28_combout ;
wire \phaseControler|Add0~30_combout ;
wire \phaseControler|Add0~36_combout ;
wire \phaseControler|Add0~44_combout ;
wire \phaseControler|Add0~46_combout ;
wire \C1|Add0~0_combout ;
wire \C1|Add0~12_combout ;
wire \C1|Add0~16_combout ;
wire \C1|Add0~46_combout ;
wire \C1|Add1~0_combout ;
wire \C1|Add1~6_combout ;
wire \C1|Add1~8_combout ;
wire \C1|Add1~18_combout ;
wire \C1|Add1~20_combout ;
wire \C1|Add1~24_combout ;
wire \C1|Add1~26_combout ;
wire \C1|Add1~28_combout ;
wire \C1|Add1~32_combout ;
wire \C1|Add2~2_combout ;
wire \C1|Add2~4_combout ;
wire \C1|Add2~12_combout ;
wire \C1|Add2~14_combout ;
wire \C1|Add2~18_combout ;
wire \C1|Add2~26_combout ;
wire \C1|Add2~28_combout ;
wire \C1|Add2~30_combout ;
wire \C1|Add2~36_combout ;
wire \C1|Add2~44_combout ;
wire \C1|Add2~46_combout ;
wire \C1|Add2~50_combout ;
wire \C1|Add2~54_combout ;
wire \C1|Add2~57 ;
wire \C1|Add2~58_combout ;
wire \C1|Add3~0_combout ;
wire \C1|Add3~6_combout ;
wire \C1|Add3~8_combout ;
wire \C1|Add3~10_combout ;
wire \C1|Add3~16_combout ;
wire \C1|Add3~18_combout ;
wire \C1|Add3~20_combout ;
wire \C1|Add3~22_combout ;
wire \C1|Add3~24_combout ;
wire \C1|Add3~30_combout ;
wire \C1|Add3~32_combout ;
wire \C1|Add3~34_combout ;
wire \C1|Add3~38_combout ;
wire \C1|Add3~40_combout ;
wire \C1|Add3~42_combout ;
wire \C1|Add3~46_combout ;
wire \C1|Add3~48_combout ;
wire \C1|Add3~52_combout ;
wire \C1|Add3~56_combout ;
wire \C1|Add4~4_combout ;
wire \C1|Add4~6_combout ;
wire \C1|Add4~28_combout ;
wire \C1|Add4~38_combout ;
wire \C1|Add4~42_combout ;
wire \C1|Add5~9_combout ;
wire \C1|Add5~35_combout ;
wire \P2|LessThan0~0_combout ;
wire \P2|LessThan0~1_combout ;
wire \P2|LessThan0~2_combout ;
wire \P2|LessThan0~3_combout ;
wire \P2|LessThan0~4_combout ;
wire \P2|LessThan0~5_combout ;
wire \P2|LessThan0~6_combout ;
wire \P2|LessThan0~7_combout ;
wire \P2|LessThan0~8_combout ;
wire \P2|LessThan0~9_combout ;
wire \P2|LessThan0~10_combout ;
wire \P1|SynthesisedPhase~83_combout ;
wire \C1|Step[31]~18_combout ;
wire \C1|Step[25]~29_combout ;
wire \C1|Step[17]~45_combout ;
wire \C1|Step[11]~57_combout ;
wire \C1|Step[0]~77_combout ;
wire \reset~combout ;
wire \phasesub~combout ;
wire \phaseadd~combout ;
wire \phaseControler|phase[31]~0_combout ;
wire \phaseControler|phase[31]~0clkctrl_outclk ;
wire \phaseControler|Add0~1 ;
wire \phaseControler|Add0~2_combout ;
wire \phaseControler|Add0~3 ;
wire \phaseControler|Add0~5 ;
wire \phaseControler|Add0~7 ;
wire \phaseControler|Add0~9 ;
wire \phaseControler|Add0~11 ;
wire \phaseControler|Add0~13 ;
wire \phaseControler|Add0~15 ;
wire \phaseControler|Add0~17 ;
wire \phaseControler|Add0~19 ;
wire \phaseControler|Add0~20_combout ;
wire \phaseControler|Add0~21 ;
wire \phaseControler|Add0~22_combout ;
wire \phaseControler|Add0~23 ;
wire \phaseControler|Add0~25 ;
wire \phaseControler|Add0~26_combout ;
wire \phaseControler|Add0~27 ;
wire \phaseControler|Add0~29 ;
wire \phaseControler|Add0~31 ;
wire \phaseControler|Add0~32_combout ;
wire \phaseControler|Add0~33 ;
wire \phaseControler|Add0~34_combout ;
wire \phaseControler|Add0~35 ;
wire \phaseControler|Add0~37 ;
wire \phaseControler|Add0~39 ;
wire \phaseControler|Add0~40_combout ;
wire \phaseControler|Add0~41 ;
wire \phaseControler|Add0~43 ;
wire \phaseControler|Add0~45 ;
wire \phaseControler|Add0~47 ;
wire \phaseControler|Add0~48_combout ;
wire \phaseControler|Add0~49 ;
wire \phaseControler|Add0~50_combout ;
wire \phaseControler|Add0~51 ;
wire \phaseControler|Add0~52_combout ;
wire \SwitchMicrosub~combout ;
wire \SwitchNanoadd~combout ;
wire \SwitchNanosub~combout ;
wire \C1|Step[0]~17_combout ;
wire \SwitchMicroadd~combout ;
wire \C1|Step[31]~78_combout ;
wire \C1|Step[31]~78clkctrl_outclk ;
wire \C1|Add5~5_combout ;
wire \C1|Add4~0_combout ;
wire \Switchsub~combout ;
wire \C1|Add0~1 ;
wire \C1|Add0~2_combout ;
wire \C1|Step[0]~80_combout ;
wire \C1|Add1~1 ;
wire \C1|Add1~2_combout ;
wire \C1|Add5~124_combout ;
wire \C1|Add5~125_combout ;
wire \C1|Add5~126_combout ;
wire \C1|Step[1]~79_combout ;
wire \C1|Add0~3 ;
wire \C1|Add0~5 ;
wire \C1|Add0~6_combout ;
wire \Switchadd~combout ;
wire \C1|Step[14]~12_combout ;
wire \C1|Add3~1 ;
wire \C1|Add3~2_combout ;
wire \C1|Step[14]~13_combout ;
wire \C1|Step[14]~14_combout ;
wire \C1|Step[3]~73_combout ;
wire \C1|Step[3]~74_combout ;
wire \C1|Add5~120_combout ;
wire \C1|Add5~121_combout ;
wire \C1|Add5~6 ;
wire \C1|Add5~8 ;
wire \C1|Add5~10 ;
wire \C1|Add5~11_combout ;
wire \C1|Add0~7 ;
wire \C1|Add0~8_combout ;
wire \C1|Add3~3 ;
wire \C1|Add3~4_combout ;
wire \C1|Step[4]~71_combout ;
wire \C1|Step[4]~72_combout ;
wire \C1|Add5~118_combout ;
wire \C1|Add5~119_combout ;
wire \C1|Add4~1 ;
wire \C1|Add4~3 ;
wire \C1|Add4~5 ;
wire \C1|Add4~7 ;
wire \C1|Add4~8_combout ;
wire \C1|Add0~9 ;
wire \C1|Add0~10_combout ;
wire \C1|Add1~3 ;
wire \C1|Add1~5 ;
wire \C1|Add1~7 ;
wire \C1|Add1~9 ;
wire \C1|Add1~10_combout ;
wire \C1|Add2~1 ;
wire \C1|Add2~3 ;
wire \C1|Add2~5 ;
wire \C1|Add2~6_combout ;
wire \C1|Step[5]~69_combout ;
wire \C1|Step[5]~70_combout ;
wire \C1|Add5~116_combout ;
wire \C1|Add5~12 ;
wire \C1|Add5~13_combout ;
wire \C1|Add5~117_combout ;
wire \C1|Add5~14 ;
wire \C1|Add5~16 ;
wire \C1|Add5~17_combout ;
wire \C1|Add4~9 ;
wire \C1|Add4~11 ;
wire \C1|Add4~12_combout ;
wire \C1|Add4~10_combout ;
wire \C1|Add1~11 ;
wire \C1|Add1~12_combout ;
wire \C1|Add2~7 ;
wire \C1|Add2~8_combout ;
wire \C1|Step[6]~67_combout ;
wire \C1|Step[6]~68_combout ;
wire \C1|Add5~114_combout ;
wire \C1|Add5~15_combout ;
wire \C1|Add5~115_combout ;
wire \C1|Add0~11 ;
wire \C1|Add0~13 ;
wire \C1|Add0~14_combout ;
wire \C1|Add1~13 ;
wire \C1|Add1~14_combout ;
wire \C1|Add2~9 ;
wire \C1|Add2~10_combout ;
wire \C1|Step[7]~65_combout ;
wire \C1|Step[7]~66_combout ;
wire \C1|Add5~112_combout ;
wire \C1|Add5~113_combout ;
wire \C1|Add4~13 ;
wire \C1|Add4~14_combout ;
wire \C1|Add1~15 ;
wire \C1|Add1~16_combout ;
wire \C1|Add3~5 ;
wire \C1|Add3~7 ;
wire \C1|Add3~9 ;
wire \C1|Add3~11 ;
wire \C1|Add3~12_combout ;
wire \C1|Step[8]~63_combout ;
wire \C1|Step[8]~64_combout ;
wire \C1|Add5~110_combout ;
wire \C1|Add5~18 ;
wire \C1|Add5~19_combout ;
wire \C1|Add5~111_combout ;
wire \C1|Add4~15 ;
wire \C1|Add4~17 ;
wire \C1|Add4~19 ;
wire \C1|Add4~21 ;
wire \C1|Add4~23 ;
wire \C1|Add4~25 ;
wire \C1|Add4~27 ;
wire \C1|Add4~29 ;
wire \C1|Add4~30_combout ;
wire \C1|Add4~26_combout ;
wire \C1|Add0~15 ;
wire \C1|Add0~17 ;
wire \C1|Add0~19 ;
wire \C1|Add0~21 ;
wire \C1|Add0~23 ;
wire \C1|Add0~25 ;
wire \C1|Add0~27 ;
wire \C1|Add0~28_combout ;
wire \C1|Add4~24_combout ;
wire \C1|Add0~26_combout ;
wire \C1|Add4~22_combout ;
wire \C1|Add0~24_combout ;
wire \C1|Add5~20 ;
wire \C1|Add5~22 ;
wire \C1|Add5~23_combout ;
wire \C1|Add4~18_combout ;
wire \C1|Add0~20_combout ;
wire \C1|Add5~21_combout ;
wire \C1|Add4~16_combout ;
wire \C1|Add0~18_combout ;
wire \C1|Add3~13 ;
wire \C1|Add3~14_combout ;
wire \C1|Step[9]~61_combout ;
wire \C1|Step[9]~62_combout ;
wire \C1|Add5~108_combout ;
wire \C1|Add5~109_combout ;
wire \C1|Add2~11 ;
wire \C1|Add2~13 ;
wire \C1|Add2~15 ;
wire \C1|Add2~16_combout ;
wire \C1|Step[10]~59_combout ;
wire \C1|Step[10]~60_combout ;
wire \C1|Add5~106_combout ;
wire \C1|Add5~107_combout ;
wire \C1|Add2~17 ;
wire \C1|Add2~19 ;
wire \C1|Add2~20_combout ;
wire \C1|Step[12]~55_combout ;
wire \C1|Step[12]~56_combout ;
wire \C1|Add5~102_combout ;
wire \C1|Add5~24 ;
wire \C1|Add5~25_combout ;
wire \C1|Add1~17 ;
wire \C1|Add1~19 ;
wire \C1|Add1~21 ;
wire \C1|Add1~22_combout ;
wire \C1|Add0~22_combout ;
wire \C1|Step[11]~58_combout ;
wire \C1|Add4~20_combout ;
wire \C1|Add5~104_combout ;
wire \C1|Add5~105_combout ;
wire \C1|Add5~26 ;
wire \C1|Add5~27_combout ;
wire \C1|Add5~103_combout ;
wire \C1|Add2~21 ;
wire \C1|Add2~22_combout ;
wire \C1|Step[13]~53_combout ;
wire \C1|Step[13]~54_combout ;
wire \C1|Add5~100_combout ;
wire \C1|Add5~28 ;
wire \C1|Add5~29_combout ;
wire \C1|Add5~101_combout ;
wire \C1|Add2~23 ;
wire \C1|Add2~24_combout ;
wire \C1|Step[14]~51_combout ;
wire \C1|Step[14]~52_combout ;
wire \C1|Add5~98_combout ;
wire \C1|Add5~30 ;
wire \C1|Add5~31_combout ;
wire \C1|Add5~99_combout ;
wire \C1|Add0~29 ;
wire \C1|Add0~31 ;
wire \C1|Add0~32_combout ;
wire \C1|Add5~32 ;
wire \C1|Add5~33_combout ;
wire \C1|Add1~23 ;
wire \C1|Add1~25 ;
wire \C1|Add1~27 ;
wire \C1|Add1~29 ;
wire \C1|Add1~30_combout ;
wire \C1|Add0~30_combout ;
wire \C1|Add3~15 ;
wire \C1|Add3~17 ;
wire \C1|Add3~19 ;
wire \C1|Add3~21 ;
wire \C1|Add3~23 ;
wire \C1|Add3~25 ;
wire \C1|Add3~26_combout ;
wire \C1|Step[15]~49_combout ;
wire \C1|Step[15]~50_combout ;
wire \C1|Add5~96_combout ;
wire \C1|Add5~97_combout ;
wire \C1|Add3~27 ;
wire \C1|Add3~28_combout ;
wire \C1|Step[16]~47_combout ;
wire \C1|Step[16]~48_combout ;
wire \C1|Add5~94_combout ;
wire \C1|Add5~95_combout ;
wire \C1|Add5~34 ;
wire \C1|Add5~36 ;
wire \C1|Add5~38 ;
wire \C1|Add5~40 ;
wire \C1|Add5~42 ;
wire \C1|Add5~43_combout ;
wire \C1|Add5~41_combout ;
wire \C1|Add0~33 ;
wire \C1|Add0~34_combout ;
wire \C1|Add1~31 ;
wire \C1|Add1~33 ;
wire \C1|Add1~34_combout ;
wire \C1|Step[17]~46_combout ;
wire \C1|Add4~31 ;
wire \C1|Add4~32_combout ;
wire \C1|Add5~92_combout ;
wire \C1|Add5~37_combout ;
wire \C1|Add5~93_combout ;
wire \C1|Add4~33 ;
wire \C1|Add4~34_combout ;
wire \C1|Add2~25 ;
wire \C1|Add2~27 ;
wire \C1|Add2~29 ;
wire \C1|Add2~31 ;
wire \C1|Add2~32_combout ;
wire \C1|Step[18]~43_combout ;
wire \C1|Add1~35 ;
wire \C1|Add1~36_combout ;
wire \C1|Add0~35 ;
wire \C1|Add0~36_combout ;
wire \C1|Step[18]~44_combout ;
wire \C1|Add5~90_combout ;
wire \C1|Add5~39_combout ;
wire \C1|Add5~91_combout ;
wire \C1|Add4~35 ;
wire \C1|Add4~36_combout ;
wire \C1|Add1~37 ;
wire \C1|Add1~38_combout ;
wire \C1|Add0~37 ;
wire \C1|Add0~38_combout ;
wire \C1|Add2~33 ;
wire \C1|Add2~34_combout ;
wire \C1|Step[19]~41_combout ;
wire \C1|Step[19]~42_combout ;
wire \C1|Add5~88_combout ;
wire \C1|Add5~89_combout ;
wire \C1|Add1~39 ;
wire \C1|Add1~40_combout ;
wire \C1|Add3~29 ;
wire \C1|Add3~31 ;
wire \C1|Add3~33 ;
wire \C1|Add3~35 ;
wire \C1|Add3~36_combout ;
wire \C1|Step[20]~39_combout ;
wire \C1|Add0~39 ;
wire \C1|Add0~40_combout ;
wire \C1|Step[20]~40_combout ;
wire \C1|Add5~86_combout ;
wire \C1|Add5~87_combout ;
wire \C1|Add4~37 ;
wire \C1|Add4~39 ;
wire \C1|Add4~40_combout ;
wire \C1|Add1~41 ;
wire \C1|Add1~42_combout ;
wire \C1|Add0~41 ;
wire \C1|Add0~42_combout ;
wire \C1|Add2~35 ;
wire \C1|Add2~37 ;
wire \C1|Add2~38_combout ;
wire \C1|Step[21]~37_combout ;
wire \C1|Step[21]~38_combout ;
wire \C1|Add5~84_combout ;
wire \C1|Add5~44 ;
wire \C1|Add5~45_combout ;
wire \C1|Add5~85_combout ;
wire \C1|Add4~41 ;
wire \C1|Add4~43 ;
wire \C1|Add4~45 ;
wire \C1|Add4~46_combout ;
wire \C1|Add4~44_combout ;
wire \C1|Add1~43 ;
wire \C1|Add1~44_combout ;
wire \C1|Add2~39 ;
wire \C1|Add2~40_combout ;
wire \C1|Step[22]~35_combout ;
wire \C1|Add0~43 ;
wire \C1|Add0~44_combout ;
wire \C1|Step[22]~36_combout ;
wire \C1|Add5~82_combout ;
wire \C1|Add5~46 ;
wire \C1|Add5~47_combout ;
wire \C1|Add5~83_combout ;
wire \C1|Add2~41 ;
wire \C1|Add2~42_combout ;
wire \C1|Step[23]~33_combout ;
wire \C1|Add1~45 ;
wire \C1|Add1~46_combout ;
wire \C1|Step[23]~34_combout ;
wire \C1|Add5~80_combout ;
wire \C1|Add5~48 ;
wire \C1|Add5~49_combout ;
wire \C1|Add5~81_combout ;
wire \C1|Add1~47 ;
wire \C1|Add1~48_combout ;
wire \C1|Add3~37 ;
wire \C1|Add3~39 ;
wire \C1|Add3~41 ;
wire \C1|Add3~43 ;
wire \C1|Add3~44_combout ;
wire \C1|Step[24]~31_combout ;
wire \C1|Add0~45 ;
wire \C1|Add0~47 ;
wire \C1|Add0~48_combout ;
wire \C1|Step[24]~32_combout ;
wire \C1|Add5~78_combout ;
wire \C1|Add5~50 ;
wire \C1|Add5~51_combout ;
wire \C1|Add5~79_combout ;
wire \C1|Add4~47 ;
wire \C1|Add4~49 ;
wire \C1|Add4~51 ;
wire \C1|Add4~53 ;
wire \C1|Add4~54_combout ;
wire \C1|Add4~48_combout ;
wire \C1|Add1~49 ;
wire \C1|Add1~50_combout ;
wire \C1|Add0~49 ;
wire \C1|Add0~50_combout ;
wire \C1|Step[25]~30_combout ;
wire \C1|Add5~76_combout ;
wire \C1|Add5~52 ;
wire \C1|Add5~53_combout ;
wire \C1|Add5~77_combout ;
wire \C1|Add5~54 ;
wire \C1|Add5~55_combout ;
wire \C1|Add4~50_combout ;
wire \C1|Add1~51 ;
wire \C1|Add1~52_combout ;
wire \C1|Add2~43 ;
wire \C1|Add2~45 ;
wire \C1|Add2~47 ;
wire \C1|Add2~48_combout ;
wire \C1|Step[26]~27_combout ;
wire \C1|Add0~51 ;
wire \C1|Add0~52_combout ;
wire \C1|Step[26]~28_combout ;
wire \C1|Add5~74_combout ;
wire \C1|Add5~75_combout ;
wire \C1|Add5~56 ;
wire \C1|Add5~58 ;
wire \C1|Add5~59_combout ;
wire \C1|Add5~72_combout ;
wire \C1|Add1~53 ;
wire \C1|Add1~54_combout ;
wire \C1|Add0~53 ;
wire \C1|Add0~54_combout ;
wire \C1|Add3~45 ;
wire \C1|Add3~47 ;
wire \C1|Add3~49 ;
wire \C1|Add3~50_combout ;
wire \C1|Step[27]~25_combout ;
wire \C1|Step[27]~26_combout ;
wire \C1|Add5~57_combout ;
wire \C1|Add4~52_combout ;
wire \C1|Add5~73_combout ;
wire \C1|Add5~128_combout ;
wire \C1|Add1~55 ;
wire \C1|Add1~56_combout ;
wire \C1|Add2~49 ;
wire \C1|Add2~51 ;
wire \C1|Add2~52_combout ;
wire \C1|Step[28]~23_combout ;
wire \C1|Add0~55 ;
wire \C1|Add0~56_combout ;
wire \C1|Step[28]~24_combout ;
wire \C1|Add5~127_combout ;
wire \C1|Add5~60 ;
wire \C1|Add5~62 ;
wire \C1|Add5~64 ;
wire \C1|Add5~65_combout ;
wire \C1|Add5~63_combout ;
wire \C1|Add4~55 ;
wire \C1|Add4~56_combout ;
wire \C1|Add1~57 ;
wire \C1|Add1~58_combout ;
wire \C1|Add3~51 ;
wire \C1|Add3~53 ;
wire \C1|Add3~54_combout ;
wire \C1|Step[29]~21_combout ;
wire \C1|Add0~57 ;
wire \C1|Add0~58_combout ;
wire \C1|Step[29]~22_combout ;
wire \C1|Add5~70_combout ;
wire \C1|Add5~61_combout ;
wire \C1|Add5~71_combout ;
wire \C1|Add4~57 ;
wire \C1|Add4~58_combout ;
wire \C1|Add2~53 ;
wire \C1|Add2~55 ;
wire \C1|Add2~56_combout ;
wire \C1|Step[30]~19_combout ;
wire \C1|Add1~59 ;
wire \C1|Add1~60_combout ;
wire \C1|Add0~59 ;
wire \C1|Add0~60_combout ;
wire \C1|Step[30]~20_combout ;
wire \C1|Add5~68_combout ;
wire \C1|Add5~69_combout ;
wire \C1|Add4~59 ;
wire \C1|Add4~60_combout ;
wire \C1|Add3~55 ;
wire \C1|Add3~57 ;
wire \C1|Add3~58_combout ;
wire \C1|Step[31]~15_combout ;
wire \C1|Add1~61 ;
wire \C1|Add1~62_combout ;
wire \C1|Add0~61 ;
wire \C1|Add0~62_combout ;
wire \C1|Step[31]~16_combout ;
wire \C1|Add5~4_combout ;
wire \C1|Add5~67_combout ;
wire \C1|Add1~4_combout ;
wire \C1|Add2~0_combout ;
wire \C1|Step[2]~75_combout ;
wire \C1|Add0~4_combout ;
wire \C1|Step[2]~76_combout ;
wire \C1|Add4~2_combout ;
wire \C1|Add5~122_combout ;
wire \C1|Add5~7_combout ;
wire \C1|Add5~123_combout ;
wire \P1|address[0]~32_combout ;
wire \P1|address[0]~33 ;
wire \P1|address[1]~35 ;
wire \P1|address[2]~37 ;
wire \P1|address[3]~39 ;
wire \P1|address[4]~40_combout ;
wire \P1|address[4]~41 ;
wire \P1|address[5]~43 ;
wire \P1|address[6]~45 ;
wire \P1|address[7]~46_combout ;
wire \P1|address[7]~47 ;
wire \P1|address[8]~49 ;
wire \P1|address[9]~50_combout ;
wire \P1|address[9]~51 ;
wire \P1|address[10]~53 ;
wire \P1|address[11]~54_combout ;
wire \P1|address[11]~55 ;
wire \P1|address[12]~57 ;
wire \P1|address[13]~58_combout ;
wire \P1|address[13]~59 ;
wire \P1|address[14]~60_combout ;
wire \P1|address[14]~61 ;
wire \P1|address[15]~62_combout ;
wire \P1|address[15]~63 ;
wire \P1|address[16]~65 ;
wire \P1|address[17]~66_combout ;
wire \P1|address[17]~67 ;
wire \P1|address[18]~69 ;
wire \P1|address[19]~71 ;
wire \P1|address[20]~72_combout ;
wire \P1|address[20]~73 ;
wire \P1|address[21]~75 ;
wire \P1|address[22]~77 ;
wire \P1|address[23]~78_combout ;
wire \P1|address[23]~79 ;
wire \P1|address[24]~81 ;
wire \P1|address[25]~82_combout ;
wire \P1|address[25]~83 ;
wire \P1|address[26]~85 ;
wire \P1|address[27]~86_combout ;
wire \P1|address[27]~87 ;
wire \P1|address[28]~89 ;
wire \P1|address[29]~90_combout ;
wire \P1|address[29]~91 ;
wire \P1|address[30]~92_combout ;
wire \P1|address[30]~93 ;
wire \P1|address[31]~94_combout ;
wire \P1|address[28]~88_combout ;
wire \phaseControler|Add0~42_combout ;
wire \phaseControler|Add0~38_combout ;
wire \P1|address[22]~76_combout ;
wire \P1|address[21]~74_combout ;
wire \P1|address[19]~70_combout ;
wire \P1|address[18]~68_combout ;
wire \P1|address[16]~64_combout ;
wire \phaseControler|Add0~18_combout ;
wire \phaseControler|Add0~16_combout ;
wire \P1|address[12]~56_combout ;
wire \phaseControler|Add0~12_combout ;
wire \phaseControler|Add0~10_combout ;
wire \P1|address[6]~44_combout ;
wire \P1|SynthesisedPhase[5]~28 ;
wire \P1|SynthesisedPhase[6]~30 ;
wire \P1|SynthesisedPhase[7]~32 ;
wire \P1|SynthesisedPhase[8]~34 ;
wire \P1|SynthesisedPhase[9]~36 ;
wire \P1|SynthesisedPhase[10]~38 ;
wire \P1|SynthesisedPhase[11]~40 ;
wire \P1|SynthesisedPhase[12]~42 ;
wire \P1|SynthesisedPhase[13]~44 ;
wire \P1|SynthesisedPhase[14]~46 ;
wire \P1|SynthesisedPhase[15]~48 ;
wire \P1|SynthesisedPhase[16]~50 ;
wire \P1|SynthesisedPhase[17]~52 ;
wire \P1|SynthesisedPhase[18]~54 ;
wire \P1|SynthesisedPhase[19]~56 ;
wire \P1|SynthesisedPhase[20]~58 ;
wire \P1|SynthesisedPhase[21]~60 ;
wire \P1|SynthesisedPhase[22]~62 ;
wire \P1|SynthesisedPhase[23]~64 ;
wire \P1|SynthesisedPhase[24]~66 ;
wire \P1|SynthesisedPhase[25]~68 ;
wire \P1|SynthesisedPhase[26]~70 ;
wire \P1|SynthesisedPhase[27]~72 ;
wire \P1|SynthesisedPhase[28]~74 ;
wire \P1|SynthesisedPhase[29]~76 ;
wire \P1|SynthesisedPhase[30]~78 ;
wire \P1|SynthesisedPhase[31]~79_combout ;
wire \P1|SynthesisedPhase[30]~77_combout ;
wire \P1|SynthesisedPhase[28]~73_combout ;
wire \P1|SynthesisedPhase[24]~65_combout ;
wire \P1|SynthesisedPhase[21]~59_combout ;
wire \P1|SynthesisedPhase[20]~57_combout ;
wire \P1|SynthesisedPhase[17]~51_combout ;
wire \P1|SynthesisedPhase[16]~49_combout ;
wire \P1|SynthesisedPhase[15]~47_combout ;
wire \P1|SynthesisedPhase[14]~45_combout ;
wire \P1|SynthesisedPhase[13]~43_combout ;
wire \P1|SynthesisedPhase[12]~41_combout ;
wire \P1|SynthesisedPhase[11]~39_combout ;
wire \P1|SynthesisedPhase[10]~37_combout ;
wire \P1|SynthesisedPhase[9]~35_combout ;
wire \P1|SynthesisedPhase[8]~33_combout ;
wire \P1|SynthesisedPhase[7]~31_combout ;
wire \P1|SynthesisedPhase[6]~29_combout ;
wire \P1|SynthesisedPhase[5]~27_combout ;
wire \P1|SynthesisedPhase~81_combout ;
wire \P1|address[3]~38_combout ;
wire \P1|SynthesisedPhase~82_combout ;
wire \P1|address[1]~34_combout ;
wire \P1|SynthesisedPhase~84_combout ;
wire \P1|SynthesisedPhase~85_combout ;
wire \P1|LessThan0~1_cout ;
wire \P1|LessThan0~3_cout ;
wire \P1|LessThan0~5_cout ;
wire \P1|LessThan0~7_cout ;
wire \P1|LessThan0~9_cout ;
wire \P1|LessThan0~11_cout ;
wire \P1|LessThan0~13_cout ;
wire \P1|LessThan0~15_cout ;
wire \P1|LessThan0~17_cout ;
wire \P1|LessThan0~19_cout ;
wire \P1|LessThan0~21_cout ;
wire \P1|LessThan0~23_cout ;
wire \P1|LessThan0~25_cout ;
wire \P1|LessThan0~27_cout ;
wire \P1|LessThan0~29_cout ;
wire \P1|LessThan0~31_cout ;
wire \P1|LessThan0~33_cout ;
wire \P1|LessThan0~35_cout ;
wire \P1|LessThan0~37_cout ;
wire \P1|LessThan0~39_cout ;
wire \P1|LessThan0~41_cout ;
wire \P1|LessThan0~43_cout ;
wire \P1|LessThan0~45_cout ;
wire \P1|LessThan0~47_cout ;
wire \P1|LessThan0~49_cout ;
wire \P1|LessThan0~51_cout ;
wire \P1|LessThan0~53_cout ;
wire \P1|LessThan0~55_cout ;
wire \P1|LessThan0~57_cout ;
wire \P1|LessThan0~59_cout ;
wire \P1|LessThan0~61_cout ;
wire \P1|LessThan0~62_combout ;
wire \P1|PWMout[0]~0_combout ;
wire \Control|Mux15~0_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \P1|SynthesisedPhase[22]~61_combout ;
wire \P1|SynthesisedPhase[23]~63_combout ;
wire \P1|SynthesisedPhase[25]~67_combout ;
wire \P1|SynthesisedPhase[26]~69_combout ;
wire \P1|SynthesisedPhase[27]~71_combout ;
wire \P1|SynthesisedPhase[29]~75_combout ;
wire \Control|Mux15~1_combout ;
wire \Control|Mux15~2_combout ;
wire \Control|Mux14~0_combout ;
wire \Control|Mux14~1_combout ;
wire \Control|Mux13~0_combout ;
wire \Control|Mux13~1_combout ;
wire \Control|Mux12~0_combout ;
wire \Control|Mux12~1_combout ;
wire \Control|Mux11~0_combout ;
wire \Control|Mux11~1_combout ;
wire \Control|Mux10~0_combout ;
wire \Control|Mux10~1_combout ;
wire \Control|Mux9~0_combout ;
wire \Control|Mux9~1_combout ;
wire \Control|Mux8~0_combout ;
wire \Control|Mux8~1_combout ;
wire \Control|Mux7~0_combout ;
wire \Control|Mux7~1_combout ;
wire \Control|Mux6~0_combout ;
wire \Control|Mux6~1_combout ;
wire \Control|Mux5~0_combout ;
wire \Control|Mux5~1_combout ;
wire \Control|Mux4~0_combout ;
wire \Control|Mux4~1_combout ;
wire \Control|Mux3~0_combout ;
wire \Control|Mux3~1_combout ;
wire \Control|Mux2~0_combout ;
wire \Control|Mux2~1_combout ;
wire \Control|Mux1~0_combout ;
wire \Control|Mux1~1_combout ;
wire \Control|Mux0~0_combout ;
wire \Control|Mux0~1_combout ;
wire [31:0] \PWMDuty~combout ;
wire [1:0] \OutMode~combout ;
wire [31:0] \P1|SynthesisedPhase ;
wire [15:0] \T1|ROM1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \P1|address ;
wire [15:0] \S1|ROM1|altsyncram_component|auto_generated|q_a ;
wire [15:0] \P2|PWMout ;
wire [31:0] \C1|Step ;
wire [15:0] \P1|PWMout ;
wire [31:0] \phaseControler|phase ;

wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [0] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [1] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [0] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [1] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [2] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [3] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [2] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [3] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [4] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [5] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [4] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [5] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [6] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [7] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [6] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [7] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [8] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [9] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [8] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [9] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [10] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [11] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [10] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [11] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [12] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [13] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [12] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [13] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [14] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [15] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [14] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [15] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

// Location: M4K_X23_Y6
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X11_Y6
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hE1E1E1F0FC0FF0000000FE0E1C6626492D4AAAD4B64C63C07E038E6CB5695A4CE1FFF86669554B338000E64ACADB9F07C64AAA4C7C7C64AA931FFE66AA9383072554CC00E6B6B38019A52C7879A52CF0792AB300335527CF92AB381CDAD9C0E4AB70032DA61836A91FF12ADC0192B61E325A7019AACE0E6AB3839AADC072AA701CAA9C076AB3839AACE0E6AB301CB498F0DA930076A91FF12AD830CB69801DAA4E0736B67039AA93E7C955B8019AA93C1E694B3C3C694B30039ADACE00665549C18392AACCFFF192AA4C7C7C64AAA4C7C1F3B6A6A4CE000399A5552CCC3FFF0E64B52D5A6CE380FC078C64DA56AAA56924C8CC70E0FE0000001FE07E1F0F0F0F;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h1E1E1E0F03F00FFFFFFF01F1E399D9B6D2B5552B49B39C3F81FC71934A96A5B31E00079996AAB4CC7FFF19B5352460F839B555B383839B556CE00199556C7CF8DAAB33FF19494C7FE65AD387865AD30F86D54CFFCCAAD8306D54C7E325263F1B548FFCD259E7C956E00ED523FE6D49E1CDA58FE65531F1954C7C65523F8D558FE35563F8954C7C65531F1954CFE34B670F256CFF8956E00ED527CF34967FE255B1F8C9498FC6556C1836AA47FE6556C3E196B4C3C396B4CFFC652531FF99AAB63E7C6D5533000E6D55B383839B555B383E0C49595B31FFFC665AAAD333C000F19B4AD2A5931C7F03F8739B25A9555A96DB37338F1F01FFFFFFE01F81E0F0F0F0;
// synopsys translate_on

// Location: M4K_X11_Y8
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h993266CC9993333333333398CE738C71C78F0F07C07F80007E0001FC0F070E39CC6664D924B4A56AAAAAAB5292DB2666738F0F807FFC03E1C739992696B556554A5B6CCCC71F03FFF81F1CE6649295AAAD4B4D999C783FFFF078E664DA54AAB52DB3338E07FFF078C66C96B5552B49939C7C0000786332696AAAAD2D999C3C0000787333696AAAAD2C998C3C00007C739325A9555AD26CC63C1FFFC0E3999B695AAA54B64CCE3C1FFFF83C733365A56AAB52924CCE71F03FFF81F1C6666DB4A554D55AD2C93339C70F807FFC03E1E39CCCC9B69295AAAAAAAD4A5A49364CCC6738E1C1E07F0000FC0003FC07C1E1E3C71C639CE6339999999999933266CC9933;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h66CD9933666CCCCCCCCCCC67318C738E3870F0F83F807FFF81FFFE03F0F8F1C633999B26DB4B5A95555554AD6D24D9998C70F07F8003FC1E38C666D9694AA9AAB5A4933338E0FC0007E0E3199B6D6A5552B4B2666387C0000F87199B25AB554AD24CCC71F8000F873993694AAAD4B66C6383FFFF879CCD96955552D26663C3FFFF878CCC96955552D36673C3FFFF838C6CDA56AAA52D9339C3E0003F1C666496A555AB49B331C3E00007C38CCC9A5A9554AD6DB3318E0FC0007E0E3999924B5AAB2AA52D36CCC638F07F8003FC1E1C633336496D6A55555552B5A5B6C9B33398C71E3E1F80FFFF03FFFC03F83E1E1C38E39C6319CC66666666666CCD993366CC;
// synopsys translate_on

// Location: M4K_X23_Y3
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X23_Y5
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hA52D6B4A52D6B4A5AD294B5A52D296B4B5A5AD2D2D696969696969692D2DA5A4B696D25B492DB492DB6D24924924924924DB6C936D936C9B64D9326CD93264CD99B3366664CCCCCCCCCCCE666733198CC67398C6318C639C638E71C71C71C38E1C3870F1E1E1E1E0F0783E0F81F03F03F80FF00FF003FF8003FFFE00000000000000000000FFFF8003FF801FE01FE03F81F81F03E0F83C1E0F0F0F0F1E1C3870E3871C71C71CE38C738C6318C6339CC6633199CCCCE666666666664CCCD99B33664C99366C99364DB26D936D926DB6492492492492496DB6925B6925B496D2DA4B4B69692D2D2D2D2D2D2D69696B4B5A5AD29694B5A5296B4A5AD694A5AD694B;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h5AD294B5AD294B5A52D6B4A5AD2D694B4A5A52D2D296969696969696D2D25A5B49692DA4B6D24B6D2492DB6DB6DB6DB6DB24936C926C93649B26CD9326CD9B32664CC9999B3333333333319998CCE673398C6739CE739C639C718E38E38E3C71E3C78F0E1E1E1E1F0F87C1F07E0FC0FC07F00FF00FFC007FFC0001FFFFFFFFFFFFFFFFFFFF00007FFC007FE01FE01FC07E07E0FC1F07C3E1F0F0F0F0E1E3C78F1C78E38E38E31C738C739CE739CC63399CCE663333199999999999B3332664CC99B366C99366C9B24D926C926D9249B6DB6DB6DB6DB692496DA496DA4B692D25B4B49696D2D2D2D2D2D2D2969694B4A5A52D696B4A5AD694B5A5296B5A5296B4;
// synopsys translate_on

// Location: M4K_X11_Y13
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95400FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500;
// synopsys translate_on

// Location: M4K_X11_Y3
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000;
// synopsys translate_on

// Location: M4K_X11_Y4
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFF00000000007FFFFFFFFFC0000000000FFFFFFFFFFE00000000003FFFFFFFFFFE000000000007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFE0000000000003FFFFFFFFFFFC00000000000FFFFFFFFFFF80000000000FFFFFFFFFFE00000000007FFFFFFFFFC0000000001FFFFFFFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000FFFFFFFFFF80000000003FFFFFFFFFF00000000001FFFFFFFFFFC00000000001FFFFFFFFFFF8000000000007FFFFFFFFFFFF00000000000003FFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFC000000000003FFFFFFFFFFF000000000007FFFFFFFFFF00000000001FFFFFFFFFF80000000003FFFFFFFFFE0000000000;
// synopsys translate_on

// Location: LCFF_X15_Y5_N3
cycloneii_lcell_ff \P1|SynthesisedPhase[19] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[19]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [19]));

// Location: LCFF_X15_Y5_N1
cycloneii_lcell_ff \P1|SynthesisedPhase[18] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[18]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [18]));

// Location: LCFF_X18_Y3_N21
cycloneii_lcell_ff \P1|address[26] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[26]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [26]));

// Location: LCFF_X18_Y3_N17
cycloneii_lcell_ff \P1|address[24] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[24]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [24]));

// Location: LCFF_X18_Y4_N21
cycloneii_lcell_ff \P1|address[10] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[10]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [10]));

// Location: LCFF_X18_Y4_N17
cycloneii_lcell_ff \P1|address[8] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[8]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [8]));

// Location: LCFF_X18_Y4_N11
cycloneii_lcell_ff \P1|address[5] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[5]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [5]));

// Location: LCCOMB_X15_Y5_N0
cycloneii_lcell_comb \P1|SynthesisedPhase[18]~53 (
// Equation(s):
// \P1|SynthesisedPhase[18]~53_combout  = (\phaseControler|phase [18] & ((\P1|address [18] & (\P1|SynthesisedPhase[17]~52  & VCC)) # (!\P1|address [18] & (!\P1|SynthesisedPhase[17]~52 )))) # (!\phaseControler|phase [18] & ((\P1|address [18] & 
// (!\P1|SynthesisedPhase[17]~52 )) # (!\P1|address [18] & ((\P1|SynthesisedPhase[17]~52 ) # (GND)))))
// \P1|SynthesisedPhase[18]~54  = CARRY((\phaseControler|phase [18] & (!\P1|address [18] & !\P1|SynthesisedPhase[17]~52 )) # (!\phaseControler|phase [18] & ((!\P1|SynthesisedPhase[17]~52 ) # (!\P1|address [18]))))

	.dataa(\phaseControler|phase [18]),
	.datab(\P1|address [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[17]~52 ),
	.combout(\P1|SynthesisedPhase[18]~53_combout ),
	.cout(\P1|SynthesisedPhase[18]~54 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[18]~53 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
cycloneii_lcell_comb \P1|SynthesisedPhase[19]~55 (
// Equation(s):
// \P1|SynthesisedPhase[19]~55_combout  = ((\phaseControler|phase [19] $ (\P1|address [19] $ (!\P1|SynthesisedPhase[18]~54 )))) # (GND)
// \P1|SynthesisedPhase[19]~56  = CARRY((\phaseControler|phase [19] & ((\P1|address [19]) # (!\P1|SynthesisedPhase[18]~54 ))) # (!\phaseControler|phase [19] & (\P1|address [19] & !\P1|SynthesisedPhase[18]~54 )))

	.dataa(\phaseControler|phase [19]),
	.datab(\P1|address [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[18]~54 ),
	.combout(\P1|SynthesisedPhase[19]~55_combout ),
	.cout(\P1|SynthesisedPhase[19]~56 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[19]~55 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y4_N5
cycloneii_lcell_ff \P1|address[2] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[2]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [2]));

// Location: LCCOMB_X18_Y4_N4
cycloneii_lcell_comb \P1|address[2]~36 (
// Equation(s):
// \P1|address[2]~36_combout  = ((\P1|address [2] $ (\C1|Step [2] $ (!\P1|address[1]~35 )))) # (GND)
// \P1|address[2]~37  = CARRY((\P1|address [2] & ((\C1|Step [2]) # (!\P1|address[1]~35 ))) # (!\P1|address [2] & (\C1|Step [2] & !\P1|address[1]~35 )))

	.dataa(\P1|address [2]),
	.datab(\C1|Step [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[1]~35 ),
	.combout(\P1|address[2]~36_combout ),
	.cout(\P1|address[2]~37 ));
// synopsys translate_off
defparam \P1|address[2]~36 .lut_mask = 16'h698E;
defparam \P1|address[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
cycloneii_lcell_comb \P1|address[5]~42 (
// Equation(s):
// \P1|address[5]~42_combout  = (\P1|address [5] & ((\C1|Step [5] & (\P1|address[4]~41  & VCC)) # (!\C1|Step [5] & (!\P1|address[4]~41 )))) # (!\P1|address [5] & ((\C1|Step [5] & (!\P1|address[4]~41 )) # (!\C1|Step [5] & ((\P1|address[4]~41 ) # (GND)))))
// \P1|address[5]~43  = CARRY((\P1|address [5] & (!\C1|Step [5] & !\P1|address[4]~41 )) # (!\P1|address [5] & ((!\P1|address[4]~41 ) # (!\C1|Step [5]))))

	.dataa(\P1|address [5]),
	.datab(\C1|Step [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[4]~41 ),
	.combout(\P1|address[5]~42_combout ),
	.cout(\P1|address[5]~43 ));
// synopsys translate_off
defparam \P1|address[5]~42 .lut_mask = 16'h9617;
defparam \P1|address[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cycloneii_lcell_comb \P1|address[8]~48 (
// Equation(s):
// \P1|address[8]~48_combout  = ((\P1|address [8] $ (\C1|Step [8] $ (!\P1|address[7]~47 )))) # (GND)
// \P1|address[8]~49  = CARRY((\P1|address [8] & ((\C1|Step [8]) # (!\P1|address[7]~47 ))) # (!\P1|address [8] & (\C1|Step [8] & !\P1|address[7]~47 )))

	.dataa(\P1|address [8]),
	.datab(\C1|Step [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[7]~47 ),
	.combout(\P1|address[8]~48_combout ),
	.cout(\P1|address[8]~49 ));
// synopsys translate_off
defparam \P1|address[8]~48 .lut_mask = 16'h698E;
defparam \P1|address[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneii_lcell_comb \P1|address[10]~52 (
// Equation(s):
// \P1|address[10]~52_combout  = ((\P1|address [10] $ (\C1|Step [10] $ (!\P1|address[9]~51 )))) # (GND)
// \P1|address[10]~53  = CARRY((\P1|address [10] & ((\C1|Step [10]) # (!\P1|address[9]~51 ))) # (!\P1|address [10] & (\C1|Step [10] & !\P1|address[9]~51 )))

	.dataa(\P1|address [10]),
	.datab(\C1|Step [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[9]~51 ),
	.combout(\P1|address[10]~52_combout ),
	.cout(\P1|address[10]~53 ));
// synopsys translate_off
defparam \P1|address[10]~52 .lut_mask = 16'h698E;
defparam \P1|address[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N16
cycloneii_lcell_comb \P1|address[24]~80 (
// Equation(s):
// \P1|address[24]~80_combout  = ((\P1|address [24] $ (\C1|Step [24] $ (!\P1|address[23]~79 )))) # (GND)
// \P1|address[24]~81  = CARRY((\P1|address [24] & ((\C1|Step [24]) # (!\P1|address[23]~79 ))) # (!\P1|address [24] & (\C1|Step [24] & !\P1|address[23]~79 )))

	.dataa(\P1|address [24]),
	.datab(\C1|Step [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[23]~79 ),
	.combout(\P1|address[24]~80_combout ),
	.cout(\P1|address[24]~81 ));
// synopsys translate_off
defparam \P1|address[24]~80 .lut_mask = 16'h698E;
defparam \P1|address[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N20
cycloneii_lcell_comb \P1|address[26]~84 (
// Equation(s):
// \P1|address[26]~84_combout  = ((\P1|address [26] $ (\C1|Step [26] $ (!\P1|address[25]~83 )))) # (GND)
// \P1|address[26]~85  = CARRY((\P1|address [26] & ((\C1|Step [26]) # (!\P1|address[25]~83 ))) # (!\P1|address [26] & (\C1|Step [26] & !\P1|address[25]~83 )))

	.dataa(\P1|address [26]),
	.datab(\C1|Step [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[25]~83 ),
	.combout(\P1|address[26]~84_combout ),
	.cout(\P1|address[26]~85 ));
// synopsys translate_off
defparam \P1|address[26]~84 .lut_mask = 16'h698E;
defparam \P1|address[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneii_lcell_comb \phaseControler|Add0~0 (
// Equation(s):
// \phaseControler|Add0~0_combout  = \phaseControler|phase [5] $ (VCC)
// \phaseControler|Add0~1  = CARRY(\phaseControler|phase [5])

	.dataa(vcc),
	.datab(\phaseControler|phase [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\phaseControler|Add0~0_combout ),
	.cout(\phaseControler|Add0~1 ));
// synopsys translate_off
defparam \phaseControler|Add0~0 .lut_mask = 16'h33CC;
defparam \phaseControler|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneii_lcell_comb \phaseControler|Add0~4 (
// Equation(s):
// \phaseControler|Add0~4_combout  = ((\phasesub~combout  $ (\phaseControler|phase [7] $ (\phaseControler|Add0~3 )))) # (GND)
// \phaseControler|Add0~5  = CARRY((\phasesub~combout  & (\phaseControler|phase [7] & !\phaseControler|Add0~3 )) # (!\phasesub~combout  & ((\phaseControler|phase [7]) # (!\phaseControler|Add0~3 ))))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~3 ),
	.combout(\phaseControler|Add0~4_combout ),
	.cout(\phaseControler|Add0~5 ));
// synopsys translate_off
defparam \phaseControler|Add0~4 .lut_mask = 16'h964D;
defparam \phaseControler|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneii_lcell_comb \phaseControler|Add0~6 (
// Equation(s):
// \phaseControler|Add0~6_combout  = (\phasesub~combout  & ((\phaseControler|phase [8] & (\phaseControler|Add0~5  & VCC)) # (!\phaseControler|phase [8] & (!\phaseControler|Add0~5 )))) # (!\phasesub~combout  & ((\phaseControler|phase [8] & 
// (!\phaseControler|Add0~5 )) # (!\phaseControler|phase [8] & ((\phaseControler|Add0~5 ) # (GND)))))
// \phaseControler|Add0~7  = CARRY((\phasesub~combout  & (!\phaseControler|phase [8] & !\phaseControler|Add0~5 )) # (!\phasesub~combout  & ((!\phaseControler|Add0~5 ) # (!\phaseControler|phase [8]))))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~5 ),
	.combout(\phaseControler|Add0~6_combout ),
	.cout(\phaseControler|Add0~7 ));
// synopsys translate_off
defparam \phaseControler|Add0~6 .lut_mask = 16'h9617;
defparam \phaseControler|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneii_lcell_comb \phaseControler|Add0~8 (
// Equation(s):
// \phaseControler|Add0~8_combout  = ((\phaseControler|phase [9] $ (\phasesub~combout  $ (!\phaseControler|Add0~7 )))) # (GND)
// \phaseControler|Add0~9  = CARRY((\phaseControler|phase [9] & ((\phasesub~combout ) # (!\phaseControler|Add0~7 ))) # (!\phaseControler|phase [9] & (\phasesub~combout  & !\phaseControler|Add0~7 )))

	.dataa(\phaseControler|phase [9]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~7 ),
	.combout(\phaseControler|Add0~8_combout ),
	.cout(\phaseControler|Add0~9 ));
// synopsys translate_off
defparam \phaseControler|Add0~8 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneii_lcell_comb \phaseControler|Add0~14 (
// Equation(s):
// \phaseControler|Add0~14_combout  = (\phasesub~combout  & ((\phaseControler|phase [12] & (!\phaseControler|Add0~13 )) # (!\phaseControler|phase [12] & ((\phaseControler|Add0~13 ) # (GND))))) # (!\phasesub~combout  & ((\phaseControler|phase [12] & 
// (\phaseControler|Add0~13  & VCC)) # (!\phaseControler|phase [12] & (!\phaseControler|Add0~13 ))))
// \phaseControler|Add0~15  = CARRY((\phasesub~combout  & ((!\phaseControler|Add0~13 ) # (!\phaseControler|phase [12]))) # (!\phasesub~combout  & (!\phaseControler|phase [12] & !\phaseControler|Add0~13 )))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~13 ),
	.combout(\phaseControler|Add0~14_combout ),
	.cout(\phaseControler|Add0~15 ));
// synopsys translate_off
defparam \phaseControler|Add0~14 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneii_lcell_comb \phaseControler|Add0~24 (
// Equation(s):
// \phaseControler|Add0~24_combout  = ((\phaseControler|phase [17] $ (\phasesub~combout  $ (!\phaseControler|Add0~23 )))) # (GND)
// \phaseControler|Add0~25  = CARRY((\phaseControler|phase [17] & ((\phasesub~combout ) # (!\phaseControler|Add0~23 ))) # (!\phaseControler|phase [17] & (\phasesub~combout  & !\phaseControler|Add0~23 )))

	.dataa(\phaseControler|phase [17]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~23 ),
	.combout(\phaseControler|Add0~24_combout ),
	.cout(\phaseControler|Add0~25 ));
// synopsys translate_off
defparam \phaseControler|Add0~24 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneii_lcell_comb \phaseControler|Add0~28 (
// Equation(s):
// \phaseControler|Add0~28_combout  = ((\phaseControler|phase [19] $ (\phasesub~combout  $ (\phaseControler|Add0~27 )))) # (GND)
// \phaseControler|Add0~29  = CARRY((\phaseControler|phase [19] & ((!\phaseControler|Add0~27 ) # (!\phasesub~combout ))) # (!\phaseControler|phase [19] & (!\phasesub~combout  & !\phaseControler|Add0~27 )))

	.dataa(\phaseControler|phase [19]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~27 ),
	.combout(\phaseControler|Add0~28_combout ),
	.cout(\phaseControler|Add0~29 ));
// synopsys translate_off
defparam \phaseControler|Add0~28 .lut_mask = 16'h962B;
defparam \phaseControler|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneii_lcell_comb \phaseControler|Add0~30 (
// Equation(s):
// \phaseControler|Add0~30_combout  = (\phasesub~combout  & ((\phaseControler|phase [20] & (\phaseControler|Add0~29  & VCC)) # (!\phaseControler|phase [20] & (!\phaseControler|Add0~29 )))) # (!\phasesub~combout  & ((\phaseControler|phase [20] & 
// (!\phaseControler|Add0~29 )) # (!\phaseControler|phase [20] & ((\phaseControler|Add0~29 ) # (GND)))))
// \phaseControler|Add0~31  = CARRY((\phasesub~combout  & (!\phaseControler|phase [20] & !\phaseControler|Add0~29 )) # (!\phasesub~combout  & ((!\phaseControler|Add0~29 ) # (!\phaseControler|phase [20]))))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~29 ),
	.combout(\phaseControler|Add0~30_combout ),
	.cout(\phaseControler|Add0~31 ));
// synopsys translate_off
defparam \phaseControler|Add0~30 .lut_mask = 16'h9617;
defparam \phaseControler|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneii_lcell_comb \phaseControler|Add0~36 (
// Equation(s):
// \phaseControler|Add0~36_combout  = ((\phaseControler|phase [23] $ (\phasesub~combout  $ (!\phaseControler|Add0~35 )))) # (GND)
// \phaseControler|Add0~37  = CARRY((\phaseControler|phase [23] & ((\phasesub~combout ) # (!\phaseControler|Add0~35 ))) # (!\phaseControler|phase [23] & (\phasesub~combout  & !\phaseControler|Add0~35 )))

	.dataa(\phaseControler|phase [23]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~35 ),
	.combout(\phaseControler|Add0~36_combout ),
	.cout(\phaseControler|Add0~37 ));
// synopsys translate_off
defparam \phaseControler|Add0~36 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneii_lcell_comb \phaseControler|Add0~44 (
// Equation(s):
// \phaseControler|Add0~44_combout  = ((\phaseControler|phase [27] $ (\phasesub~combout  $ (\phaseControler|Add0~43 )))) # (GND)
// \phaseControler|Add0~45  = CARRY((\phaseControler|phase [27] & ((!\phaseControler|Add0~43 ) # (!\phasesub~combout ))) # (!\phaseControler|phase [27] & (!\phasesub~combout  & !\phaseControler|Add0~43 )))

	.dataa(\phaseControler|phase [27]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~43 ),
	.combout(\phaseControler|Add0~44_combout ),
	.cout(\phaseControler|Add0~45 ));
// synopsys translate_off
defparam \phaseControler|Add0~44 .lut_mask = 16'h962B;
defparam \phaseControler|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneii_lcell_comb \phaseControler|Add0~46 (
// Equation(s):
// \phaseControler|Add0~46_combout  = (\phaseControler|phase [28] & ((\phasesub~combout  & (!\phaseControler|Add0~45 )) # (!\phasesub~combout  & (\phaseControler|Add0~45  & VCC)))) # (!\phaseControler|phase [28] & ((\phasesub~combout  & 
// ((\phaseControler|Add0~45 ) # (GND))) # (!\phasesub~combout  & (!\phaseControler|Add0~45 ))))
// \phaseControler|Add0~47  = CARRY((\phaseControler|phase [28] & (\phasesub~combout  & !\phaseControler|Add0~45 )) # (!\phaseControler|phase [28] & ((\phasesub~combout ) # (!\phaseControler|Add0~45 ))))

	.dataa(\phaseControler|phase [28]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~45 ),
	.combout(\phaseControler|Add0~46_combout ),
	.cout(\phaseControler|Add0~47 ));
// synopsys translate_off
defparam \phaseControler|Add0~46 .lut_mask = 16'h694D;
defparam \phaseControler|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneii_lcell_comb \C1|Add0~0 (
// Equation(s):
// \C1|Add0~0_combout  = \C1|Step [0] $ (VCC)
// \C1|Add0~1  = CARRY(\C1|Step [0])

	.dataa(\C1|Step [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~0_combout ),
	.cout(\C1|Add0~1 ));
// synopsys translate_off
defparam \C1|Add0~0 .lut_mask = 16'h55AA;
defparam \C1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneii_lcell_comb \C1|Add0~12 (
// Equation(s):
// \C1|Add0~12_combout  = (\C1|Step [6] & (\C1|Add0~11  $ (GND))) # (!\C1|Step [6] & (!\C1|Add0~11  & VCC))
// \C1|Add0~13  = CARRY((\C1|Step [6] & !\C1|Add0~11 ))

	.dataa(vcc),
	.datab(\C1|Step [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~11 ),
	.combout(\C1|Add0~12_combout ),
	.cout(\C1|Add0~13 ));
// synopsys translate_off
defparam \C1|Add0~12 .lut_mask = 16'hC30C;
defparam \C1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneii_lcell_comb \C1|Add0~16 (
// Equation(s):
// \C1|Add0~16_combout  = (\C1|Step [8] & (\C1|Add0~15  $ (GND))) # (!\C1|Step [8] & (!\C1|Add0~15  & VCC))
// \C1|Add0~17  = CARRY((\C1|Step [8] & !\C1|Add0~15 ))

	.dataa(vcc),
	.datab(\C1|Step [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~15 ),
	.combout(\C1|Add0~16_combout ),
	.cout(\C1|Add0~17 ));
// synopsys translate_off
defparam \C1|Add0~16 .lut_mask = 16'hC30C;
defparam \C1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N14
cycloneii_lcell_comb \C1|Add0~46 (
// Equation(s):
// \C1|Add0~46_combout  = (\C1|Step [23] & (!\C1|Add0~45 )) # (!\C1|Step [23] & ((\C1|Add0~45 ) # (GND)))
// \C1|Add0~47  = CARRY((!\C1|Add0~45 ) # (!\C1|Step [23]))

	.dataa(\C1|Step [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~45 ),
	.combout(\C1|Add0~46_combout ),
	.cout(\C1|Add0~47 ));
// synopsys translate_off
defparam \C1|Add0~46 .lut_mask = 16'h5A5F;
defparam \C1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
cycloneii_lcell_comb \C1|Add1~0 (
// Equation(s):
// \C1|Add1~0_combout  = \C1|Step [0] $ (VCC)
// \C1|Add1~1  = CARRY(\C1|Step [0])

	.dataa(vcc),
	.datab(\C1|Step [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add1~0_combout ),
	.cout(\C1|Add1~1 ));
// synopsys translate_off
defparam \C1|Add1~0 .lut_mask = 16'h33CC;
defparam \C1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
cycloneii_lcell_comb \C1|Add1~6 (
// Equation(s):
// \C1|Add1~6_combout  = (\C1|Step [3] & (!\C1|Add1~5 )) # (!\C1|Step [3] & ((\C1|Add1~5 ) # (GND)))
// \C1|Add1~7  = CARRY((!\C1|Add1~5 ) # (!\C1|Step [3]))

	.dataa(\C1|Step [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~5 ),
	.combout(\C1|Add1~6_combout ),
	.cout(\C1|Add1~7 ));
// synopsys translate_off
defparam \C1|Add1~6 .lut_mask = 16'h5A5F;
defparam \C1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
cycloneii_lcell_comb \C1|Add1~8 (
// Equation(s):
// \C1|Add1~8_combout  = (\C1|Step [4] & (\C1|Add1~7  $ (GND))) # (!\C1|Step [4] & (!\C1|Add1~7  & VCC))
// \C1|Add1~9  = CARRY((\C1|Step [4] & !\C1|Add1~7 ))

	.dataa(\C1|Step [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~7 ),
	.combout(\C1|Add1~8_combout ),
	.cout(\C1|Add1~9 ));
// synopsys translate_off
defparam \C1|Add1~8 .lut_mask = 16'hA50A;
defparam \C1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N18
cycloneii_lcell_comb \C1|Add1~18 (
// Equation(s):
// \C1|Add1~18_combout  = (\C1|Step [9] & (\C1|Add1~17  & VCC)) # (!\C1|Step [9] & (!\C1|Add1~17 ))
// \C1|Add1~19  = CARRY((!\C1|Step [9] & !\C1|Add1~17 ))

	.dataa(vcc),
	.datab(\C1|Step [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~17 ),
	.combout(\C1|Add1~18_combout ),
	.cout(\C1|Add1~19 ));
// synopsys translate_off
defparam \C1|Add1~18 .lut_mask = 16'hC303;
defparam \C1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
cycloneii_lcell_comb \C1|Add1~20 (
// Equation(s):
// \C1|Add1~20_combout  = (\C1|Step [10] & (\C1|Add1~19  $ (GND))) # (!\C1|Step [10] & (!\C1|Add1~19  & VCC))
// \C1|Add1~21  = CARRY((\C1|Step [10] & !\C1|Add1~19 ))

	.dataa(vcc),
	.datab(\C1|Step [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~19 ),
	.combout(\C1|Add1~20_combout ),
	.cout(\C1|Add1~21 ));
// synopsys translate_off
defparam \C1|Add1~20 .lut_mask = 16'hC30C;
defparam \C1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
cycloneii_lcell_comb \C1|Add1~24 (
// Equation(s):
// \C1|Add1~24_combout  = (\C1|Step [12] & ((GND) # (!\C1|Add1~23 ))) # (!\C1|Step [12] & (\C1|Add1~23  $ (GND)))
// \C1|Add1~25  = CARRY((\C1|Step [12]) # (!\C1|Add1~23 ))

	.dataa(vcc),
	.datab(\C1|Step [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~23 ),
	.combout(\C1|Add1~24_combout ),
	.cout(\C1|Add1~25 ));
// synopsys translate_off
defparam \C1|Add1~24 .lut_mask = 16'h3CCF;
defparam \C1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
cycloneii_lcell_comb \C1|Add1~26 (
// Equation(s):
// \C1|Add1~26_combout  = (\C1|Step [13] & (\C1|Add1~25  & VCC)) # (!\C1|Step [13] & (!\C1|Add1~25 ))
// \C1|Add1~27  = CARRY((!\C1|Step [13] & !\C1|Add1~25 ))

	.dataa(\C1|Step [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~25 ),
	.combout(\C1|Add1~26_combout ),
	.cout(\C1|Add1~27 ));
// synopsys translate_off
defparam \C1|Add1~26 .lut_mask = 16'hA505;
defparam \C1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
cycloneii_lcell_comb \C1|Add1~28 (
// Equation(s):
// \C1|Add1~28_combout  = (\C1|Step [14] & (\C1|Add1~27  $ (GND))) # (!\C1|Step [14] & (!\C1|Add1~27  & VCC))
// \C1|Add1~29  = CARRY((\C1|Step [14] & !\C1|Add1~27 ))

	.dataa(\C1|Step [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~27 ),
	.combout(\C1|Add1~28_combout ),
	.cout(\C1|Add1~29 ));
// synopsys translate_off
defparam \C1|Add1~28 .lut_mask = 16'hA50A;
defparam \C1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N0
cycloneii_lcell_comb \C1|Add1~32 (
// Equation(s):
// \C1|Add1~32_combout  = (\C1|Step [16] & ((GND) # (!\C1|Add1~31 ))) # (!\C1|Step [16] & (\C1|Add1~31  $ (GND)))
// \C1|Add1~33  = CARRY((\C1|Step [16]) # (!\C1|Add1~31 ))

	.dataa(vcc),
	.datab(\C1|Step [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~31 ),
	.combout(\C1|Add1~32_combout ),
	.cout(\C1|Add1~33 ));
// synopsys translate_off
defparam \C1|Add1~32 .lut_mask = 16'h3CCF;
defparam \C1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N4
cycloneii_lcell_comb \C1|Add2~2 (
// Equation(s):
// \C1|Add2~2_combout  = (\C1|Step [3] & (\C1|Add2~1  & VCC)) # (!\C1|Step [3] & (!\C1|Add2~1 ))
// \C1|Add2~3  = CARRY((!\C1|Step [3] & !\C1|Add2~1 ))

	.dataa(\C1|Step [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~1 ),
	.combout(\C1|Add2~2_combout ),
	.cout(\C1|Add2~3 ));
// synopsys translate_off
defparam \C1|Add2~2 .lut_mask = 16'hA505;
defparam \C1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N6
cycloneii_lcell_comb \C1|Add2~4 (
// Equation(s):
// \C1|Add2~4_combout  = (\C1|Step [4] & ((GND) # (!\C1|Add2~3 ))) # (!\C1|Step [4] & (\C1|Add2~3  $ (GND)))
// \C1|Add2~5  = CARRY((\C1|Step [4]) # (!\C1|Add2~3 ))

	.dataa(vcc),
	.datab(\C1|Step [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~3 ),
	.combout(\C1|Add2~4_combout ),
	.cout(\C1|Add2~5 ));
// synopsys translate_off
defparam \C1|Add2~4 .lut_mask = 16'h3CCF;
defparam \C1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N14
cycloneii_lcell_comb \C1|Add2~12 (
// Equation(s):
// \C1|Add2~12_combout  = (\C1|Step [8] & (\C1|Add2~11  $ (GND))) # (!\C1|Step [8] & (!\C1|Add2~11  & VCC))
// \C1|Add2~13  = CARRY((\C1|Step [8] & !\C1|Add2~11 ))

	.dataa(\C1|Step [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~11 ),
	.combout(\C1|Add2~12_combout ),
	.cout(\C1|Add2~13 ));
// synopsys translate_off
defparam \C1|Add2~12 .lut_mask = 16'hA50A;
defparam \C1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N16
cycloneii_lcell_comb \C1|Add2~14 (
// Equation(s):
// \C1|Add2~14_combout  = (\C1|Step [9] & (\C1|Add2~13  & VCC)) # (!\C1|Step [9] & (!\C1|Add2~13 ))
// \C1|Add2~15  = CARRY((!\C1|Step [9] & !\C1|Add2~13 ))

	.dataa(vcc),
	.datab(\C1|Step [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~13 ),
	.combout(\C1|Add2~14_combout ),
	.cout(\C1|Add2~15 ));
// synopsys translate_off
defparam \C1|Add2~14 .lut_mask = 16'hC303;
defparam \C1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N20
cycloneii_lcell_comb \C1|Add2~18 (
// Equation(s):
// \C1|Add2~18_combout  = (\C1|Step [11] & (!\C1|Add2~17 )) # (!\C1|Step [11] & ((\C1|Add2~17 ) # (GND)))
// \C1|Add2~19  = CARRY((!\C1|Add2~17 ) # (!\C1|Step [11]))

	.dataa(\C1|Step [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~17 ),
	.combout(\C1|Add2~18_combout ),
	.cout(\C1|Add2~19 ));
// synopsys translate_off
defparam \C1|Add2~18 .lut_mask = 16'h5A5F;
defparam \C1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N28
cycloneii_lcell_comb \C1|Add2~26 (
// Equation(s):
// \C1|Add2~26_combout  = (\C1|Step [15] & (!\C1|Add2~25 )) # (!\C1|Step [15] & ((\C1|Add2~25 ) # (GND)))
// \C1|Add2~27  = CARRY((!\C1|Add2~25 ) # (!\C1|Step [15]))

	.dataa(vcc),
	.datab(\C1|Step [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~25 ),
	.combout(\C1|Add2~26_combout ),
	.cout(\C1|Add2~27 ));
// synopsys translate_off
defparam \C1|Add2~26 .lut_mask = 16'h3C3F;
defparam \C1|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N30
cycloneii_lcell_comb \C1|Add2~28 (
// Equation(s):
// \C1|Add2~28_combout  = (\C1|Step [16] & ((GND) # (!\C1|Add2~27 ))) # (!\C1|Step [16] & (\C1|Add2~27  $ (GND)))
// \C1|Add2~29  = CARRY((\C1|Step [16]) # (!\C1|Add2~27 ))

	.dataa(\C1|Step [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~27 ),
	.combout(\C1|Add2~28_combout ),
	.cout(\C1|Add2~29 ));
// synopsys translate_off
defparam \C1|Add2~28 .lut_mask = 16'h5AAF;
defparam \C1|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N0
cycloneii_lcell_comb \C1|Add2~30 (
// Equation(s):
// \C1|Add2~30_combout  = (\C1|Step [17] & (\C1|Add2~29  & VCC)) # (!\C1|Step [17] & (!\C1|Add2~29 ))
// \C1|Add2~31  = CARRY((!\C1|Step [17] & !\C1|Add2~29 ))

	.dataa(\C1|Step [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~29 ),
	.combout(\C1|Add2~30_combout ),
	.cout(\C1|Add2~31 ));
// synopsys translate_off
defparam \C1|Add2~30 .lut_mask = 16'hA505;
defparam \C1|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N6
cycloneii_lcell_comb \C1|Add2~36 (
// Equation(s):
// \C1|Add2~36_combout  = (\C1|Step [20] & (\C1|Add2~35  $ (GND))) # (!\C1|Step [20] & (!\C1|Add2~35  & VCC))
// \C1|Add2~37  = CARRY((\C1|Step [20] & !\C1|Add2~35 ))

	.dataa(vcc),
	.datab(\C1|Step [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~35 ),
	.combout(\C1|Add2~36_combout ),
	.cout(\C1|Add2~37 ));
// synopsys translate_off
defparam \C1|Add2~36 .lut_mask = 16'hC30C;
defparam \C1|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N14
cycloneii_lcell_comb \C1|Add2~44 (
// Equation(s):
// \C1|Add2~44_combout  = (\C1|Step [24] & (\C1|Add2~43  $ (GND))) # (!\C1|Step [24] & (!\C1|Add2~43  & VCC))
// \C1|Add2~45  = CARRY((\C1|Step [24] & !\C1|Add2~43 ))

	.dataa(\C1|Step [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~43 ),
	.combout(\C1|Add2~44_combout ),
	.cout(\C1|Add2~45 ));
// synopsys translate_off
defparam \C1|Add2~44 .lut_mask = 16'hA50A;
defparam \C1|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N16
cycloneii_lcell_comb \C1|Add2~46 (
// Equation(s):
// \C1|Add2~46_combout  = (\C1|Step [25] & (!\C1|Add2~45 )) # (!\C1|Step [25] & ((\C1|Add2~45 ) # (GND)))
// \C1|Add2~47  = CARRY((!\C1|Add2~45 ) # (!\C1|Step [25]))

	.dataa(vcc),
	.datab(\C1|Step [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~45 ),
	.combout(\C1|Add2~46_combout ),
	.cout(\C1|Add2~47 ));
// synopsys translate_off
defparam \C1|Add2~46 .lut_mask = 16'h3C3F;
defparam \C1|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N20
cycloneii_lcell_comb \C1|Add2~50 (
// Equation(s):
// \C1|Add2~50_combout  = (\C1|Step [27] & (!\C1|Add2~49 )) # (!\C1|Step [27] & ((\C1|Add2~49 ) # (GND)))
// \C1|Add2~51  = CARRY((!\C1|Add2~49 ) # (!\C1|Step [27]))

	.dataa(vcc),
	.datab(\C1|Step [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~49 ),
	.combout(\C1|Add2~50_combout ),
	.cout(\C1|Add2~51 ));
// synopsys translate_off
defparam \C1|Add2~50 .lut_mask = 16'h3C3F;
defparam \C1|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N24
cycloneii_lcell_comb \C1|Add2~54 (
// Equation(s):
// \C1|Add2~54_combout  = (\C1|Step [29] & (!\C1|Add2~53 )) # (!\C1|Step [29] & ((\C1|Add2~53 ) # (GND)))
// \C1|Add2~55  = CARRY((!\C1|Add2~53 ) # (!\C1|Step [29]))

	.dataa(vcc),
	.datab(\C1|Step [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~53 ),
	.combout(\C1|Add2~54_combout ),
	.cout(\C1|Add2~55 ));
// synopsys translate_off
defparam \C1|Add2~54 .lut_mask = 16'h3C3F;
defparam \C1|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N26
cycloneii_lcell_comb \C1|Add2~56 (
// Equation(s):
// \C1|Add2~56_combout  = (\C1|Step [30] & (\C1|Add2~55  $ (GND))) # (!\C1|Step [30] & (!\C1|Add2~55  & VCC))
// \C1|Add2~57  = CARRY((\C1|Step [30] & !\C1|Add2~55 ))

	.dataa(vcc),
	.datab(\C1|Step [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~55 ),
	.combout(\C1|Add2~56_combout ),
	.cout(\C1|Add2~57 ));
// synopsys translate_off
defparam \C1|Add2~56 .lut_mask = 16'hC30C;
defparam \C1|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N28
cycloneii_lcell_comb \C1|Add2~58 (
// Equation(s):
// \C1|Add2~58_combout  = \C1|Add2~57  $ (\C1|Step [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Step [31]),
	.cin(\C1|Add2~57 ),
	.combout(\C1|Add2~58_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add2~58 .lut_mask = 16'h0FF0;
defparam \C1|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N2
cycloneii_lcell_comb \C1|Add3~0 (
// Equation(s):
// \C1|Add3~0_combout  = \C1|Step [2] $ (VCC)
// \C1|Add3~1  = CARRY(\C1|Step [2])

	.dataa(\C1|Step [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add3~0_combout ),
	.cout(\C1|Add3~1 ));
// synopsys translate_off
defparam \C1|Add3~0 .lut_mask = 16'h55AA;
defparam \C1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N8
cycloneii_lcell_comb \C1|Add3~6 (
// Equation(s):
// \C1|Add3~6_combout  = (\C1|Step [5] & (\C1|Add3~5  & VCC)) # (!\C1|Step [5] & (!\C1|Add3~5 ))
// \C1|Add3~7  = CARRY((!\C1|Step [5] & !\C1|Add3~5 ))

	.dataa(vcc),
	.datab(\C1|Step [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~5 ),
	.combout(\C1|Add3~6_combout ),
	.cout(\C1|Add3~7 ));
// synopsys translate_off
defparam \C1|Add3~6 .lut_mask = 16'hC303;
defparam \C1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N10
cycloneii_lcell_comb \C1|Add3~8 (
// Equation(s):
// \C1|Add3~8_combout  = (\C1|Step [6] & (\C1|Add3~7  $ (GND))) # (!\C1|Step [6] & (!\C1|Add3~7  & VCC))
// \C1|Add3~9  = CARRY((\C1|Step [6] & !\C1|Add3~7 ))

	.dataa(\C1|Step [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~7 ),
	.combout(\C1|Add3~8_combout ),
	.cout(\C1|Add3~9 ));
// synopsys translate_off
defparam \C1|Add3~8 .lut_mask = 16'hA50A;
defparam \C1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N12
cycloneii_lcell_comb \C1|Add3~10 (
// Equation(s):
// \C1|Add3~10_combout  = (\C1|Step [7] & (!\C1|Add3~9 )) # (!\C1|Step [7] & ((\C1|Add3~9 ) # (GND)))
// \C1|Add3~11  = CARRY((!\C1|Add3~9 ) # (!\C1|Step [7]))

	.dataa(vcc),
	.datab(\C1|Step [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~9 ),
	.combout(\C1|Add3~10_combout ),
	.cout(\C1|Add3~11 ));
// synopsys translate_off
defparam \C1|Add3~10 .lut_mask = 16'h3C3F;
defparam \C1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N18
cycloneii_lcell_comb \C1|Add3~16 (
// Equation(s):
// \C1|Add3~16_combout  = (\C1|Step [10] & (\C1|Add3~15  $ (GND))) # (!\C1|Step [10] & (!\C1|Add3~15  & VCC))
// \C1|Add3~17  = CARRY((\C1|Step [10] & !\C1|Add3~15 ))

	.dataa(\C1|Step [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~15 ),
	.combout(\C1|Add3~16_combout ),
	.cout(\C1|Add3~17 ));
// synopsys translate_off
defparam \C1|Add3~16 .lut_mask = 16'hA50A;
defparam \C1|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N20
cycloneii_lcell_comb \C1|Add3~18 (
// Equation(s):
// \C1|Add3~18_combout  = (\C1|Step [11] & (\C1|Add3~17  & VCC)) # (!\C1|Step [11] & (!\C1|Add3~17 ))
// \C1|Add3~19  = CARRY((!\C1|Step [11] & !\C1|Add3~17 ))

	.dataa(vcc),
	.datab(\C1|Step [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~17 ),
	.combout(\C1|Add3~18_combout ),
	.cout(\C1|Add3~19 ));
// synopsys translate_off
defparam \C1|Add3~18 .lut_mask = 16'hC303;
defparam \C1|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N22
cycloneii_lcell_comb \C1|Add3~20 (
// Equation(s):
// \C1|Add3~20_combout  = (\C1|Step [12] & ((GND) # (!\C1|Add3~19 ))) # (!\C1|Step [12] & (\C1|Add3~19  $ (GND)))
// \C1|Add3~21  = CARRY((\C1|Step [12]) # (!\C1|Add3~19 ))

	.dataa(vcc),
	.datab(\C1|Step [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~19 ),
	.combout(\C1|Add3~20_combout ),
	.cout(\C1|Add3~21 ));
// synopsys translate_off
defparam \C1|Add3~20 .lut_mask = 16'h3CCF;
defparam \C1|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N24
cycloneii_lcell_comb \C1|Add3~22 (
// Equation(s):
// \C1|Add3~22_combout  = (\C1|Step [13] & (\C1|Add3~21  & VCC)) # (!\C1|Step [13] & (!\C1|Add3~21 ))
// \C1|Add3~23  = CARRY((!\C1|Step [13] & !\C1|Add3~21 ))

	.dataa(\C1|Step [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~21 ),
	.combout(\C1|Add3~22_combout ),
	.cout(\C1|Add3~23 ));
// synopsys translate_off
defparam \C1|Add3~22 .lut_mask = 16'hA505;
defparam \C1|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N26
cycloneii_lcell_comb \C1|Add3~24 (
// Equation(s):
// \C1|Add3~24_combout  = (\C1|Step [14] & (\C1|Add3~23  $ (GND))) # (!\C1|Step [14] & (!\C1|Add3~23  & VCC))
// \C1|Add3~25  = CARRY((\C1|Step [14] & !\C1|Add3~23 ))

	.dataa(vcc),
	.datab(\C1|Step [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~23 ),
	.combout(\C1|Add3~24_combout ),
	.cout(\C1|Add3~25 ));
// synopsys translate_off
defparam \C1|Add3~24 .lut_mask = 16'hC30C;
defparam \C1|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N0
cycloneii_lcell_comb \C1|Add3~30 (
// Equation(s):
// \C1|Add3~30_combout  = (\C1|Step [17] & (!\C1|Add3~29 )) # (!\C1|Step [17] & ((\C1|Add3~29 ) # (GND)))
// \C1|Add3~31  = CARRY((!\C1|Add3~29 ) # (!\C1|Step [17]))

	.dataa(vcc),
	.datab(\C1|Step [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~29 ),
	.combout(\C1|Add3~30_combout ),
	.cout(\C1|Add3~31 ));
// synopsys translate_off
defparam \C1|Add3~30 .lut_mask = 16'h3C3F;
defparam \C1|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N2
cycloneii_lcell_comb \C1|Add3~32 (
// Equation(s):
// \C1|Add3~32_combout  = (\C1|Step [18] & ((GND) # (!\C1|Add3~31 ))) # (!\C1|Step [18] & (\C1|Add3~31  $ (GND)))
// \C1|Add3~33  = CARRY((\C1|Step [18]) # (!\C1|Add3~31 ))

	.dataa(\C1|Step [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~31 ),
	.combout(\C1|Add3~32_combout ),
	.cout(\C1|Add3~33 ));
// synopsys translate_off
defparam \C1|Add3~32 .lut_mask = 16'h5AAF;
defparam \C1|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N4
cycloneii_lcell_comb \C1|Add3~34 (
// Equation(s):
// \C1|Add3~34_combout  = (\C1|Step [19] & (\C1|Add3~33  & VCC)) # (!\C1|Step [19] & (!\C1|Add3~33 ))
// \C1|Add3~35  = CARRY((!\C1|Step [19] & !\C1|Add3~33 ))

	.dataa(\C1|Step [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~33 ),
	.combout(\C1|Add3~34_combout ),
	.cout(\C1|Add3~35 ));
// synopsys translate_off
defparam \C1|Add3~34 .lut_mask = 16'hA505;
defparam \C1|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N8
cycloneii_lcell_comb \C1|Add3~38 (
// Equation(s):
// \C1|Add3~38_combout  = (\C1|Step [21] & (\C1|Add3~37  & VCC)) # (!\C1|Step [21] & (!\C1|Add3~37 ))
// \C1|Add3~39  = CARRY((!\C1|Step [21] & !\C1|Add3~37 ))

	.dataa(vcc),
	.datab(\C1|Step [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~37 ),
	.combout(\C1|Add3~38_combout ),
	.cout(\C1|Add3~39 ));
// synopsys translate_off
defparam \C1|Add3~38 .lut_mask = 16'hC303;
defparam \C1|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N10
cycloneii_lcell_comb \C1|Add3~40 (
// Equation(s):
// \C1|Add3~40_combout  = (\C1|Step [22] & ((GND) # (!\C1|Add3~39 ))) # (!\C1|Step [22] & (\C1|Add3~39  $ (GND)))
// \C1|Add3~41  = CARRY((\C1|Step [22]) # (!\C1|Add3~39 ))

	.dataa(vcc),
	.datab(\C1|Step [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~39 ),
	.combout(\C1|Add3~40_combout ),
	.cout(\C1|Add3~41 ));
// synopsys translate_off
defparam \C1|Add3~40 .lut_mask = 16'h3CCF;
defparam \C1|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N12
cycloneii_lcell_comb \C1|Add3~42 (
// Equation(s):
// \C1|Add3~42_combout  = (\C1|Step [23] & (\C1|Add3~41  & VCC)) # (!\C1|Step [23] & (!\C1|Add3~41 ))
// \C1|Add3~43  = CARRY((!\C1|Step [23] & !\C1|Add3~41 ))

	.dataa(vcc),
	.datab(\C1|Step [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~41 ),
	.combout(\C1|Add3~42_combout ),
	.cout(\C1|Add3~43 ));
// synopsys translate_off
defparam \C1|Add3~42 .lut_mask = 16'hC303;
defparam \C1|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N16
cycloneii_lcell_comb \C1|Add3~46 (
// Equation(s):
// \C1|Add3~46_combout  = (\C1|Step [25] & (\C1|Add3~45  & VCC)) # (!\C1|Step [25] & (!\C1|Add3~45 ))
// \C1|Add3~47  = CARRY((!\C1|Step [25] & !\C1|Add3~45 ))

	.dataa(\C1|Step [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~45 ),
	.combout(\C1|Add3~46_combout ),
	.cout(\C1|Add3~47 ));
// synopsys translate_off
defparam \C1|Add3~46 .lut_mask = 16'hA505;
defparam \C1|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N18
cycloneii_lcell_comb \C1|Add3~48 (
// Equation(s):
// \C1|Add3~48_combout  = (\C1|Step [26] & ((GND) # (!\C1|Add3~47 ))) # (!\C1|Step [26] & (\C1|Add3~47  $ (GND)))
// \C1|Add3~49  = CARRY((\C1|Step [26]) # (!\C1|Add3~47 ))

	.dataa(\C1|Step [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~47 ),
	.combout(\C1|Add3~48_combout ),
	.cout(\C1|Add3~49 ));
// synopsys translate_off
defparam \C1|Add3~48 .lut_mask = 16'h5AAF;
defparam \C1|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N22
cycloneii_lcell_comb \C1|Add3~52 (
// Equation(s):
// \C1|Add3~52_combout  = (\C1|Step [28] & ((GND) # (!\C1|Add3~51 ))) # (!\C1|Step [28] & (\C1|Add3~51  $ (GND)))
// \C1|Add3~53  = CARRY((\C1|Step [28]) # (!\C1|Add3~51 ))

	.dataa(vcc),
	.datab(\C1|Step [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~51 ),
	.combout(\C1|Add3~52_combout ),
	.cout(\C1|Add3~53 ));
// synopsys translate_off
defparam \C1|Add3~52 .lut_mask = 16'h3CCF;
defparam \C1|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N26
cycloneii_lcell_comb \C1|Add3~56 (
// Equation(s):
// \C1|Add3~56_combout  = (\C1|Step [30] & ((GND) # (!\C1|Add3~55 ))) # (!\C1|Step [30] & (\C1|Add3~55  $ (GND)))
// \C1|Add3~57  = CARRY((\C1|Step [30]) # (!\C1|Add3~55 ))

	.dataa(\C1|Step [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~55 ),
	.combout(\C1|Add3~56_combout ),
	.cout(\C1|Add3~57 ));
// synopsys translate_off
defparam \C1|Add3~56 .lut_mask = 16'h5AAF;
defparam \C1|Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneii_lcell_comb \C1|Add4~4 (
// Equation(s):
// \C1|Add4~4_combout  = (\C1|Step [3] & (\C1|Add4~3  $ (GND))) # (!\C1|Step [3] & (!\C1|Add4~3  & VCC))
// \C1|Add4~5  = CARRY((\C1|Step [3] & !\C1|Add4~3 ))

	.dataa(\C1|Step [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~3 ),
	.combout(\C1|Add4~4_combout ),
	.cout(\C1|Add4~5 ));
// synopsys translate_off
defparam \C1|Add4~4 .lut_mask = 16'hA50A;
defparam \C1|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneii_lcell_comb \C1|Add4~6 (
// Equation(s):
// \C1|Add4~6_combout  = (\C1|Step [4] & (\C1|Add4~5  & VCC)) # (!\C1|Step [4] & (!\C1|Add4~5 ))
// \C1|Add4~7  = CARRY((!\C1|Step [4] & !\C1|Add4~5 ))

	.dataa(vcc),
	.datab(\C1|Step [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~5 ),
	.combout(\C1|Add4~6_combout ),
	.cout(\C1|Add4~7 ));
// synopsys translate_off
defparam \C1|Add4~6 .lut_mask = 16'hC303;
defparam \C1|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneii_lcell_comb \C1|Add4~28 (
// Equation(s):
// \C1|Add4~28_combout  = (\C1|Step [15] & (\C1|Add4~27  $ (GND))) # (!\C1|Step [15] & (!\C1|Add4~27  & VCC))
// \C1|Add4~29  = CARRY((\C1|Step [15] & !\C1|Add4~27 ))

	.dataa(\C1|Step [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~27 ),
	.combout(\C1|Add4~28_combout ),
	.cout(\C1|Add4~29 ));
// synopsys translate_off
defparam \C1|Add4~28 .lut_mask = 16'hA50A;
defparam \C1|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N8
cycloneii_lcell_comb \C1|Add4~38 (
// Equation(s):
// \C1|Add4~38_combout  = (\C1|Step [20] & (!\C1|Add4~37 )) # (!\C1|Step [20] & ((\C1|Add4~37 ) # (GND)))
// \C1|Add4~39  = CARRY((!\C1|Add4~37 ) # (!\C1|Step [20]))

	.dataa(vcc),
	.datab(\C1|Step [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~37 ),
	.combout(\C1|Add4~38_combout ),
	.cout(\C1|Add4~39 ));
// synopsys translate_off
defparam \C1|Add4~38 .lut_mask = 16'h3C3F;
defparam \C1|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N12
cycloneii_lcell_comb \C1|Add4~42 (
// Equation(s):
// \C1|Add4~42_combout  = (\C1|Step [22] & (!\C1|Add4~41 )) # (!\C1|Step [22] & ((\C1|Add4~41 ) # (GND)))
// \C1|Add4~43  = CARRY((!\C1|Add4~41 ) # (!\C1|Step [22]))

	.dataa(\C1|Step [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~41 ),
	.combout(\C1|Add4~42_combout ),
	.cout(\C1|Add4~43 ));
// synopsys translate_off
defparam \C1|Add4~42 .lut_mask = 16'h5A5F;
defparam \C1|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N6
cycloneii_lcell_comb \C1|Add5~9 (
// Equation(s):
// \C1|Add5~9_combout  = (\C1|Step [3] & ((GND) # (!\C1|Add5~8 ))) # (!\C1|Step [3] & (\C1|Add5~8  $ (GND)))
// \C1|Add5~10  = CARRY((\C1|Step [3]) # (!\C1|Add5~8 ))

	.dataa(vcc),
	.datab(\C1|Step [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~8 ),
	.combout(\C1|Add5~9_combout ),
	.cout(\C1|Add5~10 ));
// synopsys translate_off
defparam \C1|Add5~9 .lut_mask = 16'h3CCF;
defparam \C1|Add5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N0
cycloneii_lcell_comb \C1|Add5~35 (
// Equation(s):
// \C1|Add5~35_combout  = (\C1|Step [16] & (\C1|Add5~34  & VCC)) # (!\C1|Step [16] & (!\C1|Add5~34 ))
// \C1|Add5~36  = CARRY((!\C1|Step [16] & !\C1|Add5~34 ))

	.dataa(vcc),
	.datab(\C1|Step [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~34 ),
	.combout(\C1|Add5~35_combout ),
	.cout(\C1|Add5~36 ));
// synopsys translate_off
defparam \C1|Add5~35 .lut_mask = 16'hC303;
defparam \C1|Add5~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y6_N3
cycloneii_lcell_ff \P2|PWMout[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P2|LessThan0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P2|PWMout [0]));

// Location: LCFF_X12_Y6_N11
cycloneii_lcell_ff \P1|SynthesisedPhase[2] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\P1|SynthesisedPhase~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [2]));

// Location: LCCOMB_X17_Y6_N24
cycloneii_lcell_comb \P2|LessThan0~0 (
// Equation(s):
// \P2|LessThan0~0_combout  = (\P1|SynthesisedPhase [3]) # ((\P1|SynthesisedPhase [1]) # ((\P1|SynthesisedPhase [2]) # (\P1|SynthesisedPhase [0])))

	.dataa(\P1|SynthesisedPhase [3]),
	.datab(\P1|SynthesisedPhase [1]),
	.datac(\P1|SynthesisedPhase [2]),
	.datad(\P1|SynthesisedPhase [0]),
	.cin(gnd),
	.combout(\P2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneii_lcell_comb \P2|LessThan0~1 (
// Equation(s):
// \P2|LessThan0~1_combout  = (\P1|SynthesisedPhase [4]) # ((\P1|SynthesisedPhase [6]) # ((\P1|SynthesisedPhase [5]) # (\P1|SynthesisedPhase [7])))

	.dataa(\P1|SynthesisedPhase [4]),
	.datab(\P1|SynthesisedPhase [6]),
	.datac(\P1|SynthesisedPhase [5]),
	.datad(\P1|SynthesisedPhase [7]),
	.cin(gnd),
	.combout(\P2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneii_lcell_comb \P2|LessThan0~2 (
// Equation(s):
// \P2|LessThan0~2_combout  = (\P1|SynthesisedPhase [11]) # ((\P1|SynthesisedPhase [8]) # ((\P1|SynthesisedPhase [9]) # (\P1|SynthesisedPhase [10])))

	.dataa(\P1|SynthesisedPhase [11]),
	.datab(\P1|SynthesisedPhase [8]),
	.datac(\P1|SynthesisedPhase [9]),
	.datad(\P1|SynthesisedPhase [10]),
	.cin(gnd),
	.combout(\P2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneii_lcell_comb \P2|LessThan0~3 (
// Equation(s):
// \P2|LessThan0~3_combout  = (\P1|SynthesisedPhase [13]) # ((\P1|SynthesisedPhase [15]) # ((\P1|SynthesisedPhase [14]) # (\P1|SynthesisedPhase [12])))

	.dataa(\P1|SynthesisedPhase [13]),
	.datab(\P1|SynthesisedPhase [15]),
	.datac(\P1|SynthesisedPhase [14]),
	.datad(\P1|SynthesisedPhase [12]),
	.cin(gnd),
	.combout(\P2|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneii_lcell_comb \P2|LessThan0~4 (
// Equation(s):
// \P2|LessThan0~4_combout  = (\P2|LessThan0~1_combout ) # ((\P2|LessThan0~2_combout ) # ((\P2|LessThan0~0_combout ) # (\P2|LessThan0~3_combout )))

	.dataa(\P2|LessThan0~1_combout ),
	.datab(\P2|LessThan0~2_combout ),
	.datac(\P2|LessThan0~0_combout ),
	.datad(\P2|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\P2|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneii_lcell_comb \P2|LessThan0~5 (
// Equation(s):
// \P2|LessThan0~5_combout  = (\P1|SynthesisedPhase [19]) # ((\P1|SynthesisedPhase [17]) # ((\P1|SynthesisedPhase [18]) # (\P1|SynthesisedPhase [16])))

	.dataa(\P1|SynthesisedPhase [19]),
	.datab(\P1|SynthesisedPhase [17]),
	.datac(\P1|SynthesisedPhase [18]),
	.datad(\P1|SynthesisedPhase [16]),
	.cin(gnd),
	.combout(\P2|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneii_lcell_comb \P2|LessThan0~6 (
// Equation(s):
// \P2|LessThan0~6_combout  = (\P1|SynthesisedPhase [23]) # ((\P1|SynthesisedPhase [20]) # ((\P1|SynthesisedPhase [22]) # (\P1|SynthesisedPhase [21])))

	.dataa(\P1|SynthesisedPhase [23]),
	.datab(\P1|SynthesisedPhase [20]),
	.datac(\P1|SynthesisedPhase [22]),
	.datad(\P1|SynthesisedPhase [21]),
	.cin(gnd),
	.combout(\P2|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneii_lcell_comb \P2|LessThan0~7 (
// Equation(s):
// \P2|LessThan0~7_combout  = (\P1|SynthesisedPhase [25]) # ((\P1|SynthesisedPhase [27]) # ((\P1|SynthesisedPhase [26]) # (\P1|SynthesisedPhase [24])))

	.dataa(\P1|SynthesisedPhase [25]),
	.datab(\P1|SynthesisedPhase [27]),
	.datac(\P1|SynthesisedPhase [26]),
	.datad(\P1|SynthesisedPhase [24]),
	.cin(gnd),
	.combout(\P2|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
cycloneii_lcell_comb \P2|LessThan0~8 (
// Equation(s):
// \P2|LessThan0~8_combout  = (\P1|SynthesisedPhase [30]) # ((\P1|SynthesisedPhase [28]) # (\P1|SynthesisedPhase [29]))

	.dataa(\P1|SynthesisedPhase [30]),
	.datab(vcc),
	.datac(\P1|SynthesisedPhase [28]),
	.datad(\P1|SynthesisedPhase [29]),
	.cin(gnd),
	.combout(\P2|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~8 .lut_mask = 16'hFFFA;
defparam \P2|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneii_lcell_comb \P2|LessThan0~9 (
// Equation(s):
// \P2|LessThan0~9_combout  = (\P2|LessThan0~7_combout ) # ((\P2|LessThan0~6_combout ) # ((\P2|LessThan0~8_combout ) # (\P2|LessThan0~5_combout )))

	.dataa(\P2|LessThan0~7_combout ),
	.datab(\P2|LessThan0~6_combout ),
	.datac(\P2|LessThan0~8_combout ),
	.datad(\P2|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\P2|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneii_lcell_comb \P2|LessThan0~10 (
// Equation(s):
// \P2|LessThan0~10_combout  = ((!\P2|LessThan0~9_combout  & !\P2|LessThan0~4_combout )) # (!\P1|SynthesisedPhase [31])

	.dataa(vcc),
	.datab(\P1|SynthesisedPhase [31]),
	.datac(\P2|LessThan0~9_combout ),
	.datad(\P2|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\P2|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~10 .lut_mask = 16'h333F;
defparam \P2|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneii_lcell_comb \P1|SynthesisedPhase~83 (
// Equation(s):
// \P1|SynthesisedPhase~83_combout  = (\reset~combout  & \P1|address [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\P1|address [2]),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~83_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~83 .lut_mask = 16'hF000;
defparam \P1|SynthesisedPhase~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N6
cycloneii_lcell_comb \C1|Step[31]~18 (
// Equation(s):
// \C1|Step[31]~18_combout  = (\Switchadd~combout  & (\reset~combout  & \Switchsub~combout ))

	.dataa(vcc),
	.datab(\Switchadd~combout ),
	.datac(\reset~combout ),
	.datad(\Switchsub~combout ),
	.cin(gnd),
	.combout(\C1|Step[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[31]~18 .lut_mask = 16'hC000;
defparam \C1|Step[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cycloneii_lcell_comb \C1|Step[25]~29 (
// Equation(s):
// \C1|Step[25]~29_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~46_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~46_combout ))))

	.dataa(\C1|Add3~46_combout ),
	.datab(\C1|Add2~46_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[25]~29 .lut_mask = 16'h0CFA;
defparam \C1|Step[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cycloneii_lcell_comb \C1|Step[17]~45 (
// Equation(s):
// \C1|Step[17]~45_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & (\C1|Add2~30_combout )) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~30_combout )))))

	.dataa(\C1|Add2~30_combout ),
	.datab(\C1|Add3~30_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[17]~45 .lut_mask = 16'h0AFC;
defparam \C1|Step[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneii_lcell_comb \C1|Step[11]~57 (
// Equation(s):
// \C1|Step[11]~57_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & (\C1|Add2~18_combout )) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~18_combout )))))

	.dataa(\C1|Add2~18_combout ),
	.datab(\C1|Step[14]~13_combout ),
	.datac(\C1|Add3~18_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[11]~57 .lut_mask = 16'h22FC;
defparam \C1|Step[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneii_lcell_comb \C1|Step[0]~77 (
// Equation(s):
// \C1|Step[0]~77_combout  = (\Switchsub~combout  & (!\Switchadd~combout  & (\C1|Add0~0_combout ))) # (!\Switchsub~combout  & (((\C1|Add1~0_combout ))))

	.dataa(\Switchadd~combout ),
	.datab(\C1|Add0~0_combout ),
	.datac(\Switchsub~combout ),
	.datad(\C1|Add1~0_combout ),
	.cin(gnd),
	.combout(\C1|Step[0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[0]~77 .lut_mask = 16'h4F40;
defparam \C1|Step[0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneii_lcell_comb \phaseControler|phase[28] (
// Equation(s):
// \phaseControler|phase [28] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~46_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [28])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~46_combout ),
	.datac(\phaseControler|phase [28]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [28]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[28] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
cycloneii_lcell_comb \phaseControler|phase[27] (
// Equation(s):
// \phaseControler|phase [27] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~44_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [27])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~44_combout ),
	.datac(\phaseControler|phase [27]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [27]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[27] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneii_lcell_comb \phaseControler|phase[23] (
// Equation(s):
// \phaseControler|phase [23] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~36_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [23]))))

	.dataa(\phaseControler|phase [23]),
	.datab(\reset~combout ),
	.datac(\phaseControler|Add0~36_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [23]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[23] .lut_mask = 16'hC088;
defparam \phaseControler|phase[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
cycloneii_lcell_comb \phaseControler|phase[19] (
// Equation(s):
// \phaseControler|phase [19] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~28_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [19])))))

	.dataa(\phaseControler|Add0~28_combout ),
	.datab(\phaseControler|phase [19]),
	.datac(\reset~combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [19]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[19] .lut_mask = 16'hA0C0;
defparam \phaseControler|phase[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneii_lcell_comb \phaseControler|phase[17] (
// Equation(s):
// \phaseControler|phase [17] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~24_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [17])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~24_combout ),
	.datac(\phaseControler|phase [17]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [17]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[17] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[30]));
// synopsys translate_off
defparam \PWMDuty[30]~I .input_async_reset = "none";
defparam \PWMDuty[30]~I .input_power_up = "low";
defparam \PWMDuty[30]~I .input_register_mode = "none";
defparam \PWMDuty[30]~I .input_sync_reset = "none";
defparam \PWMDuty[30]~I .oe_async_reset = "none";
defparam \PWMDuty[30]~I .oe_power_up = "low";
defparam \PWMDuty[30]~I .oe_register_mode = "none";
defparam \PWMDuty[30]~I .oe_sync_reset = "none";
defparam \PWMDuty[30]~I .operation_mode = "input";
defparam \PWMDuty[30]~I .output_async_reset = "none";
defparam \PWMDuty[30]~I .output_power_up = "low";
defparam \PWMDuty[30]~I .output_register_mode = "none";
defparam \PWMDuty[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[28]));
// synopsys translate_off
defparam \PWMDuty[28]~I .input_async_reset = "none";
defparam \PWMDuty[28]~I .input_power_up = "low";
defparam \PWMDuty[28]~I .input_register_mode = "none";
defparam \PWMDuty[28]~I .input_sync_reset = "none";
defparam \PWMDuty[28]~I .oe_async_reset = "none";
defparam \PWMDuty[28]~I .oe_power_up = "low";
defparam \PWMDuty[28]~I .oe_register_mode = "none";
defparam \PWMDuty[28]~I .oe_sync_reset = "none";
defparam \PWMDuty[28]~I .operation_mode = "input";
defparam \PWMDuty[28]~I .output_async_reset = "none";
defparam \PWMDuty[28]~I .output_power_up = "low";
defparam \PWMDuty[28]~I .output_register_mode = "none";
defparam \PWMDuty[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[24]));
// synopsys translate_off
defparam \PWMDuty[24]~I .input_async_reset = "none";
defparam \PWMDuty[24]~I .input_power_up = "low";
defparam \PWMDuty[24]~I .input_register_mode = "none";
defparam \PWMDuty[24]~I .input_sync_reset = "none";
defparam \PWMDuty[24]~I .oe_async_reset = "none";
defparam \PWMDuty[24]~I .oe_power_up = "low";
defparam \PWMDuty[24]~I .oe_register_mode = "none";
defparam \PWMDuty[24]~I .oe_sync_reset = "none";
defparam \PWMDuty[24]~I .operation_mode = "input";
defparam \PWMDuty[24]~I .output_async_reset = "none";
defparam \PWMDuty[24]~I .output_power_up = "low";
defparam \PWMDuty[24]~I .output_register_mode = "none";
defparam \PWMDuty[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[21]));
// synopsys translate_off
defparam \PWMDuty[21]~I .input_async_reset = "none";
defparam \PWMDuty[21]~I .input_power_up = "low";
defparam \PWMDuty[21]~I .input_register_mode = "none";
defparam \PWMDuty[21]~I .input_sync_reset = "none";
defparam \PWMDuty[21]~I .oe_async_reset = "none";
defparam \PWMDuty[21]~I .oe_power_up = "low";
defparam \PWMDuty[21]~I .oe_register_mode = "none";
defparam \PWMDuty[21]~I .oe_sync_reset = "none";
defparam \PWMDuty[21]~I .operation_mode = "input";
defparam \PWMDuty[21]~I .output_async_reset = "none";
defparam \PWMDuty[21]~I .output_power_up = "low";
defparam \PWMDuty[21]~I .output_register_mode = "none";
defparam \PWMDuty[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[20]));
// synopsys translate_off
defparam \PWMDuty[20]~I .input_async_reset = "none";
defparam \PWMDuty[20]~I .input_power_up = "low";
defparam \PWMDuty[20]~I .input_register_mode = "none";
defparam \PWMDuty[20]~I .input_sync_reset = "none";
defparam \PWMDuty[20]~I .oe_async_reset = "none";
defparam \PWMDuty[20]~I .oe_power_up = "low";
defparam \PWMDuty[20]~I .oe_register_mode = "none";
defparam \PWMDuty[20]~I .oe_sync_reset = "none";
defparam \PWMDuty[20]~I .operation_mode = "input";
defparam \PWMDuty[20]~I .output_async_reset = "none";
defparam \PWMDuty[20]~I .output_power_up = "low";
defparam \PWMDuty[20]~I .output_register_mode = "none";
defparam \PWMDuty[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[17]));
// synopsys translate_off
defparam \PWMDuty[17]~I .input_async_reset = "none";
defparam \PWMDuty[17]~I .input_power_up = "low";
defparam \PWMDuty[17]~I .input_register_mode = "none";
defparam \PWMDuty[17]~I .input_sync_reset = "none";
defparam \PWMDuty[17]~I .oe_async_reset = "none";
defparam \PWMDuty[17]~I .oe_power_up = "low";
defparam \PWMDuty[17]~I .oe_register_mode = "none";
defparam \PWMDuty[17]~I .oe_sync_reset = "none";
defparam \PWMDuty[17]~I .operation_mode = "input";
defparam \PWMDuty[17]~I .output_async_reset = "none";
defparam \PWMDuty[17]~I .output_power_up = "low";
defparam \PWMDuty[17]~I .output_register_mode = "none";
defparam \PWMDuty[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[16]));
// synopsys translate_off
defparam \PWMDuty[16]~I .input_async_reset = "none";
defparam \PWMDuty[16]~I .input_power_up = "low";
defparam \PWMDuty[16]~I .input_register_mode = "none";
defparam \PWMDuty[16]~I .input_sync_reset = "none";
defparam \PWMDuty[16]~I .oe_async_reset = "none";
defparam \PWMDuty[16]~I .oe_power_up = "low";
defparam \PWMDuty[16]~I .oe_register_mode = "none";
defparam \PWMDuty[16]~I .oe_sync_reset = "none";
defparam \PWMDuty[16]~I .operation_mode = "input";
defparam \PWMDuty[16]~I .output_async_reset = "none";
defparam \PWMDuty[16]~I .output_power_up = "low";
defparam \PWMDuty[16]~I .output_register_mode = "none";
defparam \PWMDuty[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_179,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[15]));
// synopsys translate_off
defparam \PWMDuty[15]~I .input_async_reset = "none";
defparam \PWMDuty[15]~I .input_power_up = "low";
defparam \PWMDuty[15]~I .input_register_mode = "none";
defparam \PWMDuty[15]~I .input_sync_reset = "none";
defparam \PWMDuty[15]~I .oe_async_reset = "none";
defparam \PWMDuty[15]~I .oe_power_up = "low";
defparam \PWMDuty[15]~I .oe_register_mode = "none";
defparam \PWMDuty[15]~I .oe_sync_reset = "none";
defparam \PWMDuty[15]~I .operation_mode = "input";
defparam \PWMDuty[15]~I .output_async_reset = "none";
defparam \PWMDuty[15]~I .output_power_up = "low";
defparam \PWMDuty[15]~I .output_register_mode = "none";
defparam \PWMDuty[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_180,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[14]));
// synopsys translate_off
defparam \PWMDuty[14]~I .input_async_reset = "none";
defparam \PWMDuty[14]~I .input_power_up = "low";
defparam \PWMDuty[14]~I .input_register_mode = "none";
defparam \PWMDuty[14]~I .input_sync_reset = "none";
defparam \PWMDuty[14]~I .oe_async_reset = "none";
defparam \PWMDuty[14]~I .oe_power_up = "low";
defparam \PWMDuty[14]~I .oe_register_mode = "none";
defparam \PWMDuty[14]~I .oe_sync_reset = "none";
defparam \PWMDuty[14]~I .operation_mode = "input";
defparam \PWMDuty[14]~I .output_async_reset = "none";
defparam \PWMDuty[14]~I .output_power_up = "low";
defparam \PWMDuty[14]~I .output_register_mode = "none";
defparam \PWMDuty[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_185,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[13]));
// synopsys translate_off
defparam \PWMDuty[13]~I .input_async_reset = "none";
defparam \PWMDuty[13]~I .input_power_up = "low";
defparam \PWMDuty[13]~I .input_register_mode = "none";
defparam \PWMDuty[13]~I .input_sync_reset = "none";
defparam \PWMDuty[13]~I .oe_async_reset = "none";
defparam \PWMDuty[13]~I .oe_power_up = "low";
defparam \PWMDuty[13]~I .oe_register_mode = "none";
defparam \PWMDuty[13]~I .oe_sync_reset = "none";
defparam \PWMDuty[13]~I .operation_mode = "input";
defparam \PWMDuty[13]~I .output_async_reset = "none";
defparam \PWMDuty[13]~I .output_power_up = "low";
defparam \PWMDuty[13]~I .output_register_mode = "none";
defparam \PWMDuty[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[12]));
// synopsys translate_off
defparam \PWMDuty[12]~I .input_async_reset = "none";
defparam \PWMDuty[12]~I .input_power_up = "low";
defparam \PWMDuty[12]~I .input_register_mode = "none";
defparam \PWMDuty[12]~I .input_sync_reset = "none";
defparam \PWMDuty[12]~I .oe_async_reset = "none";
defparam \PWMDuty[12]~I .oe_power_up = "low";
defparam \PWMDuty[12]~I .oe_register_mode = "none";
defparam \PWMDuty[12]~I .oe_sync_reset = "none";
defparam \PWMDuty[12]~I .operation_mode = "input";
defparam \PWMDuty[12]~I .output_async_reset = "none";
defparam \PWMDuty[12]~I .output_power_up = "low";
defparam \PWMDuty[12]~I .output_register_mode = "none";
defparam \PWMDuty[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_188,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[11]));
// synopsys translate_off
defparam \PWMDuty[11]~I .input_async_reset = "none";
defparam \PWMDuty[11]~I .input_power_up = "low";
defparam \PWMDuty[11]~I .input_register_mode = "none";
defparam \PWMDuty[11]~I .input_sync_reset = "none";
defparam \PWMDuty[11]~I .oe_async_reset = "none";
defparam \PWMDuty[11]~I .oe_power_up = "low";
defparam \PWMDuty[11]~I .oe_register_mode = "none";
defparam \PWMDuty[11]~I .oe_sync_reset = "none";
defparam \PWMDuty[11]~I .operation_mode = "input";
defparam \PWMDuty[11]~I .output_async_reset = "none";
defparam \PWMDuty[11]~I .output_power_up = "low";
defparam \PWMDuty[11]~I .output_register_mode = "none";
defparam \PWMDuty[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[10]));
// synopsys translate_off
defparam \PWMDuty[10]~I .input_async_reset = "none";
defparam \PWMDuty[10]~I .input_power_up = "low";
defparam \PWMDuty[10]~I .input_register_mode = "none";
defparam \PWMDuty[10]~I .input_sync_reset = "none";
defparam \PWMDuty[10]~I .oe_async_reset = "none";
defparam \PWMDuty[10]~I .oe_power_up = "low";
defparam \PWMDuty[10]~I .oe_register_mode = "none";
defparam \PWMDuty[10]~I .oe_sync_reset = "none";
defparam \PWMDuty[10]~I .operation_mode = "input";
defparam \PWMDuty[10]~I .output_async_reset = "none";
defparam \PWMDuty[10]~I .output_power_up = "low";
defparam \PWMDuty[10]~I .output_register_mode = "none";
defparam \PWMDuty[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_187,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[9]));
// synopsys translate_off
defparam \PWMDuty[9]~I .input_async_reset = "none";
defparam \PWMDuty[9]~I .input_power_up = "low";
defparam \PWMDuty[9]~I .input_register_mode = "none";
defparam \PWMDuty[9]~I .input_sync_reset = "none";
defparam \PWMDuty[9]~I .oe_async_reset = "none";
defparam \PWMDuty[9]~I .oe_power_up = "low";
defparam \PWMDuty[9]~I .oe_register_mode = "none";
defparam \PWMDuty[9]~I .oe_sync_reset = "none";
defparam \PWMDuty[9]~I .operation_mode = "input";
defparam \PWMDuty[9]~I .output_async_reset = "none";
defparam \PWMDuty[9]~I .output_power_up = "low";
defparam \PWMDuty[9]~I .output_register_mode = "none";
defparam \PWMDuty[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_189,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[8]));
// synopsys translate_off
defparam \PWMDuty[8]~I .input_async_reset = "none";
defparam \PWMDuty[8]~I .input_power_up = "low";
defparam \PWMDuty[8]~I .input_register_mode = "none";
defparam \PWMDuty[8]~I .input_sync_reset = "none";
defparam \PWMDuty[8]~I .oe_async_reset = "none";
defparam \PWMDuty[8]~I .oe_power_up = "low";
defparam \PWMDuty[8]~I .oe_register_mode = "none";
defparam \PWMDuty[8]~I .oe_sync_reset = "none";
defparam \PWMDuty[8]~I .operation_mode = "input";
defparam \PWMDuty[8]~I .output_async_reset = "none";
defparam \PWMDuty[8]~I .output_power_up = "low";
defparam \PWMDuty[8]~I .output_register_mode = "none";
defparam \PWMDuty[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[7]));
// synopsys translate_off
defparam \PWMDuty[7]~I .input_async_reset = "none";
defparam \PWMDuty[7]~I .input_power_up = "low";
defparam \PWMDuty[7]~I .input_register_mode = "none";
defparam \PWMDuty[7]~I .input_sync_reset = "none";
defparam \PWMDuty[7]~I .oe_async_reset = "none";
defparam \PWMDuty[7]~I .oe_power_up = "low";
defparam \PWMDuty[7]~I .oe_register_mode = "none";
defparam \PWMDuty[7]~I .oe_sync_reset = "none";
defparam \PWMDuty[7]~I .operation_mode = "input";
defparam \PWMDuty[7]~I .output_async_reset = "none";
defparam \PWMDuty[7]~I .output_power_up = "low";
defparam \PWMDuty[7]~I .output_register_mode = "none";
defparam \PWMDuty[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_195,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[6]));
// synopsys translate_off
defparam \PWMDuty[6]~I .input_async_reset = "none";
defparam \PWMDuty[6]~I .input_power_up = "low";
defparam \PWMDuty[6]~I .input_register_mode = "none";
defparam \PWMDuty[6]~I .input_sync_reset = "none";
defparam \PWMDuty[6]~I .oe_async_reset = "none";
defparam \PWMDuty[6]~I .oe_power_up = "low";
defparam \PWMDuty[6]~I .oe_register_mode = "none";
defparam \PWMDuty[6]~I .oe_sync_reset = "none";
defparam \PWMDuty[6]~I .operation_mode = "input";
defparam \PWMDuty[6]~I .output_async_reset = "none";
defparam \PWMDuty[6]~I .output_power_up = "low";
defparam \PWMDuty[6]~I .output_register_mode = "none";
defparam \PWMDuty[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[5]));
// synopsys translate_off
defparam \PWMDuty[5]~I .input_async_reset = "none";
defparam \PWMDuty[5]~I .input_power_up = "low";
defparam \PWMDuty[5]~I .input_register_mode = "none";
defparam \PWMDuty[5]~I .input_sync_reset = "none";
defparam \PWMDuty[5]~I .oe_async_reset = "none";
defparam \PWMDuty[5]~I .oe_power_up = "low";
defparam \PWMDuty[5]~I .oe_register_mode = "none";
defparam \PWMDuty[5]~I .oe_sync_reset = "none";
defparam \PWMDuty[5]~I .operation_mode = "input";
defparam \PWMDuty[5]~I .output_async_reset = "none";
defparam \PWMDuty[5]~I .output_power_up = "low";
defparam \PWMDuty[5]~I .output_register_mode = "none";
defparam \PWMDuty[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_191,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[4]));
// synopsys translate_off
defparam \PWMDuty[4]~I .input_async_reset = "none";
defparam \PWMDuty[4]~I .input_power_up = "low";
defparam \PWMDuty[4]~I .input_register_mode = "none";
defparam \PWMDuty[4]~I .input_sync_reset = "none";
defparam \PWMDuty[4]~I .oe_async_reset = "none";
defparam \PWMDuty[4]~I .oe_power_up = "low";
defparam \PWMDuty[4]~I .oe_register_mode = "none";
defparam \PWMDuty[4]~I .oe_sync_reset = "none";
defparam \PWMDuty[4]~I .operation_mode = "input";
defparam \PWMDuty[4]~I .output_async_reset = "none";
defparam \PWMDuty[4]~I .output_power_up = "low";
defparam \PWMDuty[4]~I .output_register_mode = "none";
defparam \PWMDuty[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_182,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[3]));
// synopsys translate_off
defparam \PWMDuty[3]~I .input_async_reset = "none";
defparam \PWMDuty[3]~I .input_power_up = "low";
defparam \PWMDuty[3]~I .input_register_mode = "none";
defparam \PWMDuty[3]~I .input_sync_reset = "none";
defparam \PWMDuty[3]~I .oe_async_reset = "none";
defparam \PWMDuty[3]~I .oe_power_up = "low";
defparam \PWMDuty[3]~I .oe_register_mode = "none";
defparam \PWMDuty[3]~I .oe_sync_reset = "none";
defparam \PWMDuty[3]~I .operation_mode = "input";
defparam \PWMDuty[3]~I .output_async_reset = "none";
defparam \PWMDuty[3]~I .output_power_up = "low";
defparam \PWMDuty[3]~I .output_register_mode = "none";
defparam \PWMDuty[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_181,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[1]));
// synopsys translate_off
defparam \PWMDuty[1]~I .input_async_reset = "none";
defparam \PWMDuty[1]~I .input_power_up = "low";
defparam \PWMDuty[1]~I .input_register_mode = "none";
defparam \PWMDuty[1]~I .input_sync_reset = "none";
defparam \PWMDuty[1]~I .oe_async_reset = "none";
defparam \PWMDuty[1]~I .oe_power_up = "low";
defparam \PWMDuty[1]~I .oe_register_mode = "none";
defparam \PWMDuty[1]~I .oe_sync_reset = "none";
defparam \PWMDuty[1]~I .operation_mode = "input";
defparam \PWMDuty[1]~I .output_async_reset = "none";
defparam \PWMDuty[1]~I .output_power_up = "low";
defparam \PWMDuty[1]~I .output_register_mode = "none";
defparam \PWMDuty[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_192,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[0]));
// synopsys translate_off
defparam \PWMDuty[0]~I .input_async_reset = "none";
defparam \PWMDuty[0]~I .input_power_up = "low";
defparam \PWMDuty[0]~I .input_register_mode = "none";
defparam \PWMDuty[0]~I .input_sync_reset = "none";
defparam \PWMDuty[0]~I .oe_async_reset = "none";
defparam \PWMDuty[0]~I .oe_power_up = "low";
defparam \PWMDuty[0]~I .oe_register_mode = "none";
defparam \PWMDuty[0]~I .oe_sync_reset = "none";
defparam \PWMDuty[0]~I .operation_mode = "input";
defparam \PWMDuty[0]~I .output_async_reset = "none";
defparam \PWMDuty[0]~I .output_power_up = "low";
defparam \PWMDuty[0]~I .output_register_mode = "none";
defparam \PWMDuty[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[31]));
// synopsys translate_off
defparam \PWMDuty[31]~I .input_async_reset = "none";
defparam \PWMDuty[31]~I .input_power_up = "low";
defparam \PWMDuty[31]~I .input_register_mode = "none";
defparam \PWMDuty[31]~I .input_sync_reset = "none";
defparam \PWMDuty[31]~I .oe_async_reset = "none";
defparam \PWMDuty[31]~I .oe_power_up = "low";
defparam \PWMDuty[31]~I .oe_register_mode = "none";
defparam \PWMDuty[31]~I .oe_sync_reset = "none";
defparam \PWMDuty[31]~I .operation_mode = "input";
defparam \PWMDuty[31]~I .output_async_reset = "none";
defparam \PWMDuty[31]~I .output_power_up = "low";
defparam \PWMDuty[31]~I .output_register_mode = "none";
defparam \PWMDuty[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \phasesub~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\phasesub~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(phasesub));
// synopsys translate_off
defparam \phasesub~I .input_async_reset = "none";
defparam \phasesub~I .input_power_up = "low";
defparam \phasesub~I .input_register_mode = "none";
defparam \phasesub~I .input_sync_reset = "none";
defparam \phasesub~I .oe_async_reset = "none";
defparam \phasesub~I .oe_power_up = "low";
defparam \phasesub~I .oe_register_mode = "none";
defparam \phasesub~I .oe_sync_reset = "none";
defparam \phasesub~I .operation_mode = "input";
defparam \phasesub~I .output_async_reset = "none";
defparam \phasesub~I .output_power_up = "low";
defparam \phasesub~I .output_register_mode = "none";
defparam \phasesub~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \phaseadd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\phaseadd~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(phaseadd));
// synopsys translate_off
defparam \phaseadd~I .input_async_reset = "none";
defparam \phaseadd~I .input_power_up = "low";
defparam \phaseadd~I .input_register_mode = "none";
defparam \phaseadd~I .input_sync_reset = "none";
defparam \phaseadd~I .oe_async_reset = "none";
defparam \phaseadd~I .oe_power_up = "low";
defparam \phaseadd~I .oe_register_mode = "none";
defparam \phaseadd~I .oe_sync_reset = "none";
defparam \phaseadd~I .operation_mode = "input";
defparam \phaseadd~I .output_async_reset = "none";
defparam \phaseadd~I .output_power_up = "low";
defparam \phaseadd~I .output_register_mode = "none";
defparam \phaseadd~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
cycloneii_lcell_comb \phaseControler|phase[31]~0 (
// Equation(s):
// \phaseControler|phase[31]~0_combout  = (!\phaseadd~combout ) # (!\phasesub~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\phasesub~combout ),
	.datad(\phaseadd~combout ),
	.cin(gnd),
	.combout(\phaseControler|phase[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[31]~0 .lut_mask = 16'h0FFF;
defparam \phaseControler|phase[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \phaseControler|phase[31]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\phaseControler|phase[31]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\phaseControler|phase[31]~0clkctrl_outclk ));
// synopsys translate_off
defparam \phaseControler|phase[31]~0clkctrl .clock_type = "global clock";
defparam \phaseControler|phase[31]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneii_lcell_comb \phaseControler|phase[20] (
// Equation(s):
// \phaseControler|phase [20] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~30_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [20])))))

	.dataa(\phaseControler|Add0~30_combout ),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase [20]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [20]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[20] .lut_mask = 16'h88C0;
defparam \phaseControler|phase[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneii_lcell_comb \phaseControler|phase[12] (
// Equation(s):
// \phaseControler|phase [12] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~14_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [12])))))

	.dataa(\phaseControler|Add0~14_combout ),
	.datab(\phaseControler|phase [12]),
	.datac(\reset~combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [12]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[12] .lut_mask = 16'hA0C0;
defparam \phaseControler|phase[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
cycloneii_lcell_comb \phaseControler|phase[8] (
// Equation(s):
// \phaseControler|phase [8] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~6_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [8])))))

	.dataa(\phaseControler|Add0~6_combout ),
	.datab(\phaseControler|phase [8]),
	.datac(\reset~combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [8]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[8] .lut_mask = 16'hA0C0;
defparam \phaseControler|phase[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneii_lcell_comb \phaseControler|phase[7] (
// Equation(s):
// \phaseControler|phase [7] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~4_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [7])))))

	.dataa(\phaseControler|Add0~4_combout ),
	.datab(\phaseControler|phase [7]),
	.datac(\reset~combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [7]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[7] .lut_mask = 16'hA0C0;
defparam \phaseControler|phase[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneii_lcell_comb \phaseControler|phase[5] (
// Equation(s):
// \phaseControler|phase [5] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~0_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [5])))))

	.dataa(\phaseControler|Add0~0_combout ),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase [5]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [5]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[5] .lut_mask = 16'h88C0;
defparam \phaseControler|phase[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneii_lcell_comb \phaseControler|Add0~2 (
// Equation(s):
// \phaseControler|Add0~2_combout  = (\phasesub~combout  & ((\phaseControler|phase [6] & (\phaseControler|Add0~1  & VCC)) # (!\phaseControler|phase [6] & (!\phaseControler|Add0~1 )))) # (!\phasesub~combout  & ((\phaseControler|phase [6] & 
// (!\phaseControler|Add0~1 )) # (!\phaseControler|phase [6] & ((\phaseControler|Add0~1 ) # (GND)))))
// \phaseControler|Add0~3  = CARRY((\phasesub~combout  & (!\phaseControler|phase [6] & !\phaseControler|Add0~1 )) # (!\phasesub~combout  & ((!\phaseControler|Add0~1 ) # (!\phaseControler|phase [6]))))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~1 ),
	.combout(\phaseControler|Add0~2_combout ),
	.cout(\phaseControler|Add0~3 ));
// synopsys translate_off
defparam \phaseControler|Add0~2 .lut_mask = 16'h9617;
defparam \phaseControler|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneii_lcell_comb \phaseControler|phase[6] (
// Equation(s):
// \phaseControler|phase [6] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~2_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [6]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [6]),
	.datac(\phaseControler|Add0~2_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [6]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[6] .lut_mask = 16'hA088;
defparam \phaseControler|phase[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneii_lcell_comb \phaseControler|Add0~10 (
// Equation(s):
// \phaseControler|Add0~10_combout  = (\phaseControler|phase [10] & ((\phasesub~combout  & (!\phaseControler|Add0~9 )) # (!\phasesub~combout  & (\phaseControler|Add0~9  & VCC)))) # (!\phaseControler|phase [10] & ((\phasesub~combout  & 
// ((\phaseControler|Add0~9 ) # (GND))) # (!\phasesub~combout  & (!\phaseControler|Add0~9 ))))
// \phaseControler|Add0~11  = CARRY((\phaseControler|phase [10] & (\phasesub~combout  & !\phaseControler|Add0~9 )) # (!\phaseControler|phase [10] & ((\phasesub~combout ) # (!\phaseControler|Add0~9 ))))

	.dataa(\phaseControler|phase [10]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~9 ),
	.combout(\phaseControler|Add0~10_combout ),
	.cout(\phaseControler|Add0~11 ));
// synopsys translate_off
defparam \phaseControler|Add0~10 .lut_mask = 16'h694D;
defparam \phaseControler|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneii_lcell_comb \phaseControler|Add0~12 (
// Equation(s):
// \phaseControler|Add0~12_combout  = ((\phaseControler|phase [11] $ (\phasesub~combout  $ (!\phaseControler|Add0~11 )))) # (GND)
// \phaseControler|Add0~13  = CARRY((\phaseControler|phase [11] & ((\phasesub~combout ) # (!\phaseControler|Add0~11 ))) # (!\phaseControler|phase [11] & (\phasesub~combout  & !\phaseControler|Add0~11 )))

	.dataa(\phaseControler|phase [11]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~11 ),
	.combout(\phaseControler|Add0~12_combout ),
	.cout(\phaseControler|Add0~13 ));
// synopsys translate_off
defparam \phaseControler|Add0~12 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneii_lcell_comb \phaseControler|Add0~16 (
// Equation(s):
// \phaseControler|Add0~16_combout  = ((\phaseControler|phase [13] $ (\phasesub~combout  $ (\phaseControler|Add0~15 )))) # (GND)
// \phaseControler|Add0~17  = CARRY((\phaseControler|phase [13] & ((!\phaseControler|Add0~15 ) # (!\phasesub~combout ))) # (!\phaseControler|phase [13] & (!\phasesub~combout  & !\phaseControler|Add0~15 )))

	.dataa(\phaseControler|phase [13]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~15 ),
	.combout(\phaseControler|Add0~16_combout ),
	.cout(\phaseControler|Add0~17 ));
// synopsys translate_off
defparam \phaseControler|Add0~16 .lut_mask = 16'h962B;
defparam \phaseControler|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneii_lcell_comb \phaseControler|Add0~18 (
// Equation(s):
// \phaseControler|Add0~18_combout  = (\phaseControler|phase [14] & ((\phasesub~combout  & (!\phaseControler|Add0~17 )) # (!\phasesub~combout  & (\phaseControler|Add0~17  & VCC)))) # (!\phaseControler|phase [14] & ((\phasesub~combout  & 
// ((\phaseControler|Add0~17 ) # (GND))) # (!\phasesub~combout  & (!\phaseControler|Add0~17 ))))
// \phaseControler|Add0~19  = CARRY((\phaseControler|phase [14] & (\phasesub~combout  & !\phaseControler|Add0~17 )) # (!\phaseControler|phase [14] & ((\phasesub~combout ) # (!\phaseControler|Add0~17 ))))

	.dataa(\phaseControler|phase [14]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~17 ),
	.combout(\phaseControler|Add0~18_combout ),
	.cout(\phaseControler|Add0~19 ));
// synopsys translate_off
defparam \phaseControler|Add0~18 .lut_mask = 16'h694D;
defparam \phaseControler|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneii_lcell_comb \phaseControler|Add0~20 (
// Equation(s):
// \phaseControler|Add0~20_combout  = ((\phasesub~combout  $ (\phaseControler|phase [15] $ (\phaseControler|Add0~19 )))) # (GND)
// \phaseControler|Add0~21  = CARRY((\phasesub~combout  & (\phaseControler|phase [15] & !\phaseControler|Add0~19 )) # (!\phasesub~combout  & ((\phaseControler|phase [15]) # (!\phaseControler|Add0~19 ))))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~19 ),
	.combout(\phaseControler|Add0~20_combout ),
	.cout(\phaseControler|Add0~21 ));
// synopsys translate_off
defparam \phaseControler|Add0~20 .lut_mask = 16'h964D;
defparam \phaseControler|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneii_lcell_comb \phaseControler|phase[15] (
// Equation(s):
// \phaseControler|phase [15] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~20_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [15]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [15]),
	.datac(\phaseControler|Add0~20_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [15]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[15] .lut_mask = 16'hA088;
defparam \phaseControler|phase[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneii_lcell_comb \phaseControler|Add0~22 (
// Equation(s):
// \phaseControler|Add0~22_combout  = (\phasesub~combout  & ((\phaseControler|phase [16] & (!\phaseControler|Add0~21 )) # (!\phaseControler|phase [16] & ((\phaseControler|Add0~21 ) # (GND))))) # (!\phasesub~combout  & ((\phaseControler|phase [16] & 
// (\phaseControler|Add0~21  & VCC)) # (!\phaseControler|phase [16] & (!\phaseControler|Add0~21 ))))
// \phaseControler|Add0~23  = CARRY((\phasesub~combout  & ((!\phaseControler|Add0~21 ) # (!\phaseControler|phase [16]))) # (!\phasesub~combout  & (!\phaseControler|phase [16] & !\phaseControler|Add0~21 )))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~21 ),
	.combout(\phaseControler|Add0~22_combout ),
	.cout(\phaseControler|Add0~23 ));
// synopsys translate_off
defparam \phaseControler|Add0~22 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneii_lcell_comb \phaseControler|phase[16] (
// Equation(s):
// \phaseControler|phase [16] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~22_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [16]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [16]),
	.datac(\phaseControler|Add0~22_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [16]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[16] .lut_mask = 16'hA088;
defparam \phaseControler|phase[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneii_lcell_comb \phaseControler|Add0~26 (
// Equation(s):
// \phaseControler|Add0~26_combout  = (\phasesub~combout  & ((\phaseControler|phase [18] & (\phaseControler|Add0~25  & VCC)) # (!\phaseControler|phase [18] & (!\phaseControler|Add0~25 )))) # (!\phasesub~combout  & ((\phaseControler|phase [18] & 
// (!\phaseControler|Add0~25 )) # (!\phaseControler|phase [18] & ((\phaseControler|Add0~25 ) # (GND)))))
// \phaseControler|Add0~27  = CARRY((\phasesub~combout  & (!\phaseControler|phase [18] & !\phaseControler|Add0~25 )) # (!\phasesub~combout  & ((!\phaseControler|Add0~25 ) # (!\phaseControler|phase [18]))))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~25 ),
	.combout(\phaseControler|Add0~26_combout ),
	.cout(\phaseControler|Add0~27 ));
// synopsys translate_off
defparam \phaseControler|Add0~26 .lut_mask = 16'h9617;
defparam \phaseControler|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneii_lcell_comb \phaseControler|phase[18] (
// Equation(s):
// \phaseControler|phase [18] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~26_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [18]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [18]),
	.datac(\phaseControler|Add0~26_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [18]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[18] .lut_mask = 16'hA088;
defparam \phaseControler|phase[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneii_lcell_comb \phaseControler|Add0~32 (
// Equation(s):
// \phaseControler|Add0~32_combout  = ((\phasesub~combout  $ (\phaseControler|phase [21] $ (!\phaseControler|Add0~31 )))) # (GND)
// \phaseControler|Add0~33  = CARRY((\phasesub~combout  & ((\phaseControler|phase [21]) # (!\phaseControler|Add0~31 ))) # (!\phasesub~combout  & (\phaseControler|phase [21] & !\phaseControler|Add0~31 )))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~31 ),
	.combout(\phaseControler|Add0~32_combout ),
	.cout(\phaseControler|Add0~33 ));
// synopsys translate_off
defparam \phaseControler|Add0~32 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneii_lcell_comb \phaseControler|phase[21] (
// Equation(s):
// \phaseControler|phase [21] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~32_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [21]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [21]),
	.datac(\phaseControler|Add0~32_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [21]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[21] .lut_mask = 16'hA088;
defparam \phaseControler|phase[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneii_lcell_comb \phaseControler|Add0~34 (
// Equation(s):
// \phaseControler|Add0~34_combout  = (\phasesub~combout  & ((\phaseControler|phase [22] & (!\phaseControler|Add0~33 )) # (!\phaseControler|phase [22] & ((\phaseControler|Add0~33 ) # (GND))))) # (!\phasesub~combout  & ((\phaseControler|phase [22] & 
// (\phaseControler|Add0~33  & VCC)) # (!\phaseControler|phase [22] & (!\phaseControler|Add0~33 ))))
// \phaseControler|Add0~35  = CARRY((\phasesub~combout  & ((!\phaseControler|Add0~33 ) # (!\phaseControler|phase [22]))) # (!\phasesub~combout  & (!\phaseControler|phase [22] & !\phaseControler|Add0~33 )))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~33 ),
	.combout(\phaseControler|Add0~34_combout ),
	.cout(\phaseControler|Add0~35 ));
// synopsys translate_off
defparam \phaseControler|Add0~34 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
cycloneii_lcell_comb \phaseControler|phase[22] (
// Equation(s):
// \phaseControler|phase [22] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~34_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [22]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [22]),
	.datac(\phaseControler|Add0~34_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [22]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[22] .lut_mask = 16'hA088;
defparam \phaseControler|phase[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneii_lcell_comb \phaseControler|Add0~38 (
// Equation(s):
// \phaseControler|Add0~38_combout  = (\phaseControler|phase [24] & ((\phasesub~combout  & (!\phaseControler|Add0~37 )) # (!\phasesub~combout  & (\phaseControler|Add0~37  & VCC)))) # (!\phaseControler|phase [24] & ((\phasesub~combout  & 
// ((\phaseControler|Add0~37 ) # (GND))) # (!\phasesub~combout  & (!\phaseControler|Add0~37 ))))
// \phaseControler|Add0~39  = CARRY((\phaseControler|phase [24] & (\phasesub~combout  & !\phaseControler|Add0~37 )) # (!\phaseControler|phase [24] & ((\phasesub~combout ) # (!\phaseControler|Add0~37 ))))

	.dataa(\phaseControler|phase [24]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~37 ),
	.combout(\phaseControler|Add0~38_combout ),
	.cout(\phaseControler|Add0~39 ));
// synopsys translate_off
defparam \phaseControler|Add0~38 .lut_mask = 16'h694D;
defparam \phaseControler|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneii_lcell_comb \phaseControler|Add0~40 (
// Equation(s):
// \phaseControler|Add0~40_combout  = ((\phasesub~combout  $ (\phaseControler|phase [25] $ (\phaseControler|Add0~39 )))) # (GND)
// \phaseControler|Add0~41  = CARRY((\phasesub~combout  & (\phaseControler|phase [25] & !\phaseControler|Add0~39 )) # (!\phasesub~combout  & ((\phaseControler|phase [25]) # (!\phaseControler|Add0~39 ))))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~39 ),
	.combout(\phaseControler|Add0~40_combout ),
	.cout(\phaseControler|Add0~41 ));
// synopsys translate_off
defparam \phaseControler|Add0~40 .lut_mask = 16'h964D;
defparam \phaseControler|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneii_lcell_comb \phaseControler|phase[25] (
// Equation(s):
// \phaseControler|phase [25] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~40_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [25]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [25]),
	.datac(\phaseControler|Add0~40_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [25]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[25] .lut_mask = 16'hA088;
defparam \phaseControler|phase[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneii_lcell_comb \phaseControler|Add0~42 (
// Equation(s):
// \phaseControler|Add0~42_combout  = (\phaseControler|phase [26] & ((\phasesub~combout  & (!\phaseControler|Add0~41 )) # (!\phasesub~combout  & (\phaseControler|Add0~41  & VCC)))) # (!\phaseControler|phase [26] & ((\phasesub~combout  & 
// ((\phaseControler|Add0~41 ) # (GND))) # (!\phasesub~combout  & (!\phaseControler|Add0~41 ))))
// \phaseControler|Add0~43  = CARRY((\phaseControler|phase [26] & (\phasesub~combout  & !\phaseControler|Add0~41 )) # (!\phaseControler|phase [26] & ((\phasesub~combout ) # (!\phaseControler|Add0~41 ))))

	.dataa(\phaseControler|phase [26]),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~41 ),
	.combout(\phaseControler|Add0~42_combout ),
	.cout(\phaseControler|Add0~43 ));
// synopsys translate_off
defparam \phaseControler|Add0~42 .lut_mask = 16'h694D;
defparam \phaseControler|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneii_lcell_comb \phaseControler|Add0~48 (
// Equation(s):
// \phaseControler|Add0~48_combout  = ((\phasesub~combout  $ (\phaseControler|phase [29] $ (\phaseControler|Add0~47 )))) # (GND)
// \phaseControler|Add0~49  = CARRY((\phasesub~combout  & (\phaseControler|phase [29] & !\phaseControler|Add0~47 )) # (!\phasesub~combout  & ((\phaseControler|phase [29]) # (!\phaseControler|Add0~47 ))))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~47 ),
	.combout(\phaseControler|Add0~48_combout ),
	.cout(\phaseControler|Add0~49 ));
// synopsys translate_off
defparam \phaseControler|Add0~48 .lut_mask = 16'h964D;
defparam \phaseControler|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneii_lcell_comb \phaseControler|phase[29] (
// Equation(s):
// \phaseControler|phase [29] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~48_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [29])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~48_combout ),
	.datac(\phaseControler|phase [29]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [29]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[29] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneii_lcell_comb \phaseControler|Add0~50 (
// Equation(s):
// \phaseControler|Add0~50_combout  = (\phasesub~combout  & ((\phaseControler|phase [30] & (!\phaseControler|Add0~49 )) # (!\phaseControler|phase [30] & ((\phaseControler|Add0~49 ) # (GND))))) # (!\phasesub~combout  & ((\phaseControler|phase [30] & 
// (\phaseControler|Add0~49  & VCC)) # (!\phaseControler|phase [30] & (!\phaseControler|Add0~49 ))))
// \phaseControler|Add0~51  = CARRY((\phasesub~combout  & ((!\phaseControler|Add0~49 ) # (!\phaseControler|phase [30]))) # (!\phasesub~combout  & (!\phaseControler|phase [30] & !\phaseControler|Add0~49 )))

	.dataa(\phasesub~combout ),
	.datab(\phaseControler|phase [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~49 ),
	.combout(\phaseControler|Add0~50_combout ),
	.cout(\phaseControler|Add0~51 ));
// synopsys translate_off
defparam \phaseControler|Add0~50 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneii_lcell_comb \phaseControler|phase[30] (
// Equation(s):
// \phaseControler|phase [30] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~50_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [30]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [30]),
	.datac(\phaseControler|phase[31]~0clkctrl_outclk ),
	.datad(\phaseControler|Add0~50_combout ),
	.cin(gnd),
	.combout(\phaseControler|phase [30]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[30] .lut_mask = 16'hA808;
defparam \phaseControler|phase[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneii_lcell_comb \phaseControler|Add0~52 (
// Equation(s):
// \phaseControler|Add0~52_combout  = \phasesub~combout  $ (\phaseControler|Add0~51  $ (\phaseControler|phase [31]))

	.dataa(vcc),
	.datab(\phasesub~combout ),
	.datac(vcc),
	.datad(\phaseControler|phase [31]),
	.cin(\phaseControler|Add0~51 ),
	.combout(\phaseControler|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \phaseControler|Add0~52 .lut_mask = 16'hC33C;
defparam \phaseControler|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
cycloneii_lcell_comb \phaseControler|phase[31] (
// Equation(s):
// \phaseControler|phase [31] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~52_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [31]))))

	.dataa(\phaseControler|phase [31]),
	.datab(\reset~combout ),
	.datac(\phaseControler|Add0~52_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [31]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[31] .lut_mask = 16'hC088;
defparam \phaseControler|phase[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SwitchMicrosub~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SwitchMicrosub~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SwitchMicrosub));
// synopsys translate_off
defparam \SwitchMicrosub~I .input_async_reset = "none";
defparam \SwitchMicrosub~I .input_power_up = "low";
defparam \SwitchMicrosub~I .input_register_mode = "none";
defparam \SwitchMicrosub~I .input_sync_reset = "none";
defparam \SwitchMicrosub~I .oe_async_reset = "none";
defparam \SwitchMicrosub~I .oe_power_up = "low";
defparam \SwitchMicrosub~I .oe_register_mode = "none";
defparam \SwitchMicrosub~I .oe_sync_reset = "none";
defparam \SwitchMicrosub~I .operation_mode = "input";
defparam \SwitchMicrosub~I .output_async_reset = "none";
defparam \SwitchMicrosub~I .output_power_up = "low";
defparam \SwitchMicrosub~I .output_register_mode = "none";
defparam \SwitchMicrosub~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SwitchNanoadd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SwitchNanoadd~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SwitchNanoadd));
// synopsys translate_off
defparam \SwitchNanoadd~I .input_async_reset = "none";
defparam \SwitchNanoadd~I .input_power_up = "low";
defparam \SwitchNanoadd~I .input_register_mode = "none";
defparam \SwitchNanoadd~I .input_sync_reset = "none";
defparam \SwitchNanoadd~I .oe_async_reset = "none";
defparam \SwitchNanoadd~I .oe_power_up = "low";
defparam \SwitchNanoadd~I .oe_register_mode = "none";
defparam \SwitchNanoadd~I .oe_sync_reset = "none";
defparam \SwitchNanoadd~I .operation_mode = "input";
defparam \SwitchNanoadd~I .output_async_reset = "none";
defparam \SwitchNanoadd~I .output_power_up = "low";
defparam \SwitchNanoadd~I .output_register_mode = "none";
defparam \SwitchNanoadd~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SwitchNanosub~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SwitchNanosub~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SwitchNanosub));
// synopsys translate_off
defparam \SwitchNanosub~I .input_async_reset = "none";
defparam \SwitchNanosub~I .input_power_up = "low";
defparam \SwitchNanosub~I .input_register_mode = "none";
defparam \SwitchNanosub~I .input_sync_reset = "none";
defparam \SwitchNanosub~I .oe_async_reset = "none";
defparam \SwitchNanosub~I .oe_power_up = "low";
defparam \SwitchNanosub~I .oe_register_mode = "none";
defparam \SwitchNanosub~I .oe_sync_reset = "none";
defparam \SwitchNanosub~I .operation_mode = "input";
defparam \SwitchNanosub~I .output_async_reset = "none";
defparam \SwitchNanosub~I .output_power_up = "low";
defparam \SwitchNanosub~I .output_register_mode = "none";
defparam \SwitchNanosub~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
cycloneii_lcell_comb \C1|Step[0]~17 (
// Equation(s):
// \C1|Step[0]~17_combout  = (\SwitchNanoadd~combout  & \SwitchNanosub~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SwitchNanoadd~combout ),
	.datad(\SwitchNanosub~combout ),
	.cin(gnd),
	.combout(\C1|Step[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[0]~17 .lut_mask = 16'hF000;
defparam \C1|Step[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SwitchMicroadd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SwitchMicroadd~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SwitchMicroadd));
// synopsys translate_off
defparam \SwitchMicroadd~I .input_async_reset = "none";
defparam \SwitchMicroadd~I .input_power_up = "low";
defparam \SwitchMicroadd~I .input_register_mode = "none";
defparam \SwitchMicroadd~I .input_sync_reset = "none";
defparam \SwitchMicroadd~I .oe_async_reset = "none";
defparam \SwitchMicroadd~I .oe_power_up = "low";
defparam \SwitchMicroadd~I .oe_register_mode = "none";
defparam \SwitchMicroadd~I .oe_sync_reset = "none";
defparam \SwitchMicroadd~I .operation_mode = "input";
defparam \SwitchMicroadd~I .output_async_reset = "none";
defparam \SwitchMicroadd~I .output_power_up = "low";
defparam \SwitchMicroadd~I .output_register_mode = "none";
defparam \SwitchMicroadd~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N22
cycloneii_lcell_comb \C1|Step[31]~78 (
// Equation(s):
// \C1|Step[31]~78_combout  = (((!\SwitchMicroadd~combout ) # (!\C1|Step[0]~17_combout )) # (!\SwitchMicrosub~combout )) # (!\C1|Step[31]~18_combout )

	.dataa(\C1|Step[31]~18_combout ),
	.datab(\SwitchMicrosub~combout ),
	.datac(\C1|Step[0]~17_combout ),
	.datad(\SwitchMicroadd~combout ),
	.cin(gnd),
	.combout(\C1|Step[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[31]~78 .lut_mask = 16'h7FFF;
defparam \C1|Step[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \C1|Step[31]~78clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\C1|Step[31]~78_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\C1|Step[31]~78clkctrl_outclk ));
// synopsys translate_off
defparam \C1|Step[31]~78clkctrl .clock_type = "global clock";
defparam \C1|Step[31]~78clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N2
cycloneii_lcell_comb \C1|Add5~5 (
// Equation(s):
// \C1|Add5~5_combout  = \C1|Step [1] $ (VCC)
// \C1|Add5~6  = CARRY(\C1|Step [1])

	.dataa(\C1|Step [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add5~5_combout ),
	.cout(\C1|Add5~6 ));
// synopsys translate_off
defparam \C1|Add5~5 .lut_mask = 16'h55AA;
defparam \C1|Add5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneii_lcell_comb \C1|Add4~0 (
// Equation(s):
// \C1|Add4~0_combout  = \C1|Step [1] $ (VCC)
// \C1|Add4~1  = CARRY(\C1|Step [1])

	.dataa(vcc),
	.datab(\C1|Step [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add4~0_combout ),
	.cout(\C1|Add4~1 ));
// synopsys translate_off
defparam \C1|Add4~0 .lut_mask = 16'h33CC;
defparam \C1|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Switchsub~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Switchsub~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Switchsub));
// synopsys translate_off
defparam \Switchsub~I .input_async_reset = "none";
defparam \Switchsub~I .input_power_up = "low";
defparam \Switchsub~I .input_register_mode = "none";
defparam \Switchsub~I .input_sync_reset = "none";
defparam \Switchsub~I .oe_async_reset = "none";
defparam \Switchsub~I .oe_power_up = "low";
defparam \Switchsub~I .oe_register_mode = "none";
defparam \Switchsub~I .oe_sync_reset = "none";
defparam \Switchsub~I .operation_mode = "input";
defparam \Switchsub~I .output_async_reset = "none";
defparam \Switchsub~I .output_power_up = "low";
defparam \Switchsub~I .output_register_mode = "none";
defparam \Switchsub~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneii_lcell_comb \C1|Add0~2 (
// Equation(s):
// \C1|Add0~2_combout  = (\C1|Step [1] & (\C1|Add0~1  & VCC)) # (!\C1|Step [1] & (!\C1|Add0~1 ))
// \C1|Add0~3  = CARRY((!\C1|Step [1] & !\C1|Add0~1 ))

	.dataa(vcc),
	.datab(\C1|Step [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~1 ),
	.combout(\C1|Add0~2_combout ),
	.cout(\C1|Add0~3 ));
// synopsys translate_off
defparam \C1|Add0~2 .lut_mask = 16'hC303;
defparam \C1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N16
cycloneii_lcell_comb \C1|Step[0]~80 (
// Equation(s):
// \C1|Step[0]~80_combout  = (!\C1|Step[31]~18_combout  & (\SwitchMicrosub~combout  & (\C1|Step[0]~17_combout  & \SwitchMicroadd~combout )))

	.dataa(\C1|Step[31]~18_combout ),
	.datab(\SwitchMicrosub~combout ),
	.datac(\C1|Step[0]~17_combout ),
	.datad(\SwitchMicroadd~combout ),
	.cin(gnd),
	.combout(\C1|Step[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[0]~80 .lut_mask = 16'h4000;
defparam \C1|Step[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneii_lcell_comb \C1|Step[0] (
// Equation(s):
// \C1|Step [0] = (\C1|Step[0]~80_combout  & (\C1|Step[0]~77_combout )) # (!\C1|Step[0]~80_combout  & ((\C1|Step [0])))

	.dataa(\C1|Step[0]~77_combout ),
	.datab(\C1|Step [0]),
	.datac(vcc),
	.datad(\C1|Step[0]~80_combout ),
	.cin(gnd),
	.combout(\C1|Step [0]),
	.cout());
// synopsys translate_off
defparam \C1|Step[0] .lut_mask = 16'hAACC;
defparam \C1|Step[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
cycloneii_lcell_comb \C1|Add1~2 (
// Equation(s):
// \C1|Add1~2_combout  = (\C1|Step [1] & (!\C1|Add1~1 )) # (!\C1|Step [1] & ((\C1|Add1~1 ) # (GND)))
// \C1|Add1~3  = CARRY((!\C1|Add1~1 ) # (!\C1|Step [1]))

	.dataa(\C1|Step [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~1 ),
	.combout(\C1|Add1~2_combout ),
	.cout(\C1|Add1~3 ));
// synopsys translate_off
defparam \C1|Add1~2 .lut_mask = 16'h5A5F;
defparam \C1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneii_lcell_comb \C1|Add5~124 (
// Equation(s):
// \C1|Add5~124_combout  = (\Switchsub~combout  & (!\Switchadd~combout  & (\C1|Add0~2_combout ))) # (!\Switchsub~combout  & (((\C1|Add1~2_combout ))))

	.dataa(\Switchadd~combout ),
	.datab(\Switchsub~combout ),
	.datac(\C1|Add0~2_combout ),
	.datad(\C1|Add1~2_combout ),
	.cin(gnd),
	.combout(\C1|Add5~124_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~124 .lut_mask = 16'h7340;
defparam \C1|Add5~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneii_lcell_comb \C1|Add5~125 (
// Equation(s):
// \C1|Add5~125_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Add5~124_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~0_combout ))))

	.dataa(\SwitchNanosub~combout ),
	.datab(\C1|Add4~0_combout ),
	.datac(\SwitchNanoadd~combout ),
	.datad(\C1|Add5~124_combout ),
	.cin(gnd),
	.combout(\C1|Add5~125_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~125 .lut_mask = 16'hA808;
defparam \C1|Add5~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N0
cycloneii_lcell_comb \C1|Add5~126 (
// Equation(s):
// \C1|Add5~126_combout  = (\C1|Add5~125_combout ) # ((\C1|Add5~5_combout  & !\SwitchNanosub~combout ))

	.dataa(vcc),
	.datab(\C1|Add5~5_combout ),
	.datac(\SwitchNanosub~combout ),
	.datad(\C1|Add5~125_combout ),
	.cin(gnd),
	.combout(\C1|Add5~126_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~126 .lut_mask = 16'hFF0C;
defparam \C1|Add5~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N18
cycloneii_lcell_comb \C1|Step[1]~79 (
// Equation(s):
// \C1|Step[1]~79_combout  = ((!\C1|Step[31]~18_combout  & (\SwitchMicrosub~combout  & \SwitchMicroadd~combout ))) # (!\C1|Step[0]~17_combout )

	.dataa(\C1|Step[31]~18_combout ),
	.datab(\SwitchMicrosub~combout ),
	.datac(\C1|Step[0]~17_combout ),
	.datad(\SwitchMicroadd~combout ),
	.cin(gnd),
	.combout(\C1|Step[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[1]~79 .lut_mask = 16'h4F0F;
defparam \C1|Step[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneii_lcell_comb \C1|Step[1] (
// Equation(s):
// \C1|Step [1] = (\C1|Step[1]~79_combout  & ((\C1|Add5~126_combout ))) # (!\C1|Step[1]~79_combout  & (\C1|Step [1]))

	.dataa(vcc),
	.datab(\C1|Step [1]),
	.datac(\C1|Add5~126_combout ),
	.datad(\C1|Step[1]~79_combout ),
	.cin(gnd),
	.combout(\C1|Step [1]),
	.cout());
// synopsys translate_off
defparam \C1|Step[1] .lut_mask = 16'hF0CC;
defparam \C1|Step[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneii_lcell_comb \C1|Add0~4 (
// Equation(s):
// \C1|Add0~4_combout  = (\C1|Step [2] & (\C1|Add0~3  $ (GND))) # (!\C1|Step [2] & (!\C1|Add0~3  & VCC))
// \C1|Add0~5  = CARRY((\C1|Step [2] & !\C1|Add0~3 ))

	.dataa(\C1|Step [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~3 ),
	.combout(\C1|Add0~4_combout ),
	.cout(\C1|Add0~5 ));
// synopsys translate_off
defparam \C1|Add0~4 .lut_mask = 16'hA50A;
defparam \C1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneii_lcell_comb \C1|Add0~6 (
// Equation(s):
// \C1|Add0~6_combout  = (\C1|Step [3] & (\C1|Add0~5  & VCC)) # (!\C1|Step [3] & (!\C1|Add0~5 ))
// \C1|Add0~7  = CARRY((!\C1|Step [3] & !\C1|Add0~5 ))

	.dataa(vcc),
	.datab(\C1|Step [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~5 ),
	.combout(\C1|Add0~6_combout ),
	.cout(\C1|Add0~7 ));
// synopsys translate_off
defparam \C1|Add0~6 .lut_mask = 16'hC303;
defparam \C1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Switchadd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Switchadd~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Switchadd));
// synopsys translate_off
defparam \Switchadd~I .input_async_reset = "none";
defparam \Switchadd~I .input_power_up = "low";
defparam \Switchadd~I .input_register_mode = "none";
defparam \Switchadd~I .input_sync_reset = "none";
defparam \Switchadd~I .oe_async_reset = "none";
defparam \Switchadd~I .oe_power_up = "low";
defparam \Switchadd~I .oe_register_mode = "none";
defparam \Switchadd~I .oe_sync_reset = "none";
defparam \Switchadd~I .operation_mode = "input";
defparam \Switchadd~I .output_async_reset = "none";
defparam \Switchadd~I .output_power_up = "low";
defparam \Switchadd~I .output_register_mode = "none";
defparam \Switchadd~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneii_lcell_comb \C1|Step[14]~12 (
// Equation(s):
// \C1|Step[14]~12_combout  = (\SwitchMicroadd~combout  & (\SwitchMicrosub~combout  & ((!\Switchadd~combout ) # (!\Switchsub~combout ))))

	.dataa(\Switchsub~combout ),
	.datab(\Switchadd~combout ),
	.datac(\SwitchMicroadd~combout ),
	.datad(\SwitchMicrosub~combout ),
	.cin(gnd),
	.combout(\C1|Step[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[14]~12 .lut_mask = 16'h7000;
defparam \C1|Step[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N4
cycloneii_lcell_comb \C1|Add3~2 (
// Equation(s):
// \C1|Add3~2_combout  = (\C1|Step [3] & (!\C1|Add3~1 )) # (!\C1|Step [3] & ((\C1|Add3~1 ) # (GND)))
// \C1|Add3~3  = CARRY((!\C1|Add3~1 ) # (!\C1|Step [3]))

	.dataa(vcc),
	.datab(\C1|Step [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~1 ),
	.combout(\C1|Add3~2_combout ),
	.cout(\C1|Add3~3 ));
// synopsys translate_off
defparam \C1|Add3~2 .lut_mask = 16'h3C3F;
defparam \C1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneii_lcell_comb \C1|Step[14]~13 (
// Equation(s):
// \C1|Step[14]~13_combout  = (\SwitchMicrosub~combout  & \SwitchMicroadd~combout )

	.dataa(vcc),
	.datab(\SwitchMicrosub~combout ),
	.datac(vcc),
	.datad(\SwitchMicroadd~combout ),
	.cin(gnd),
	.combout(\C1|Step[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[14]~13 .lut_mask = 16'hCC00;
defparam \C1|Step[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneii_lcell_comb \C1|Step[14]~14 (
// Equation(s):
// \C1|Step[14]~14_combout  = (\SwitchMicrosub~combout  & ((\Switchsub~combout ) # (!\SwitchMicroadd~combout )))

	.dataa(vcc),
	.datab(\SwitchMicrosub~combout ),
	.datac(\Switchsub~combout ),
	.datad(\SwitchMicroadd~combout ),
	.cin(gnd),
	.combout(\C1|Step[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[14]~14 .lut_mask = 16'hC0CC;
defparam \C1|Step[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneii_lcell_comb \C1|Step[3]~73 (
// Equation(s):
// \C1|Step[3]~73_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & (\C1|Add2~2_combout )) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~2_combout )))))

	.dataa(\C1|Add2~2_combout ),
	.datab(\C1|Add3~2_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[3]~73 .lut_mask = 16'h0AFC;
defparam \C1|Step[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneii_lcell_comb \C1|Step[3]~74 (
// Equation(s):
// \C1|Step[3]~74_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[3]~73_combout  & (\C1|Add1~6_combout )) # (!\C1|Step[3]~73_combout  & ((\C1|Add0~6_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[3]~73_combout ))))

	.dataa(\C1|Add1~6_combout ),
	.datab(\C1|Add0~6_combout ),
	.datac(\C1|Step[14]~12_combout ),
	.datad(\C1|Step[3]~73_combout ),
	.cin(gnd),
	.combout(\C1|Step[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[3]~74 .lut_mask = 16'hAFC0;
defparam \C1|Step[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneii_lcell_comb \C1|Add5~120 (
// Equation(s):
// \C1|Add5~120_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[3]~74_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~4_combout ))))

	.dataa(\C1|Add4~4_combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\SwitchNanoadd~combout ),
	.datad(\C1|Step[3]~74_combout ),
	.cin(gnd),
	.combout(\C1|Add5~120_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~120 .lut_mask = 16'hC808;
defparam \C1|Add5~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneii_lcell_comb \C1|Add5~121 (
// Equation(s):
// \C1|Add5~121_combout  = (\C1|Add5~120_combout ) # ((\C1|Add5~9_combout  & !\SwitchNanosub~combout ))

	.dataa(\C1|Add5~9_combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~120_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add5~121_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~121 .lut_mask = 16'hF2F2;
defparam \C1|Add5~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneii_lcell_comb \C1|Step[3] (
// Equation(s):
// \C1|Step [3] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~121_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [3]))

	.dataa(\C1|Step [3]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~121_combout ),
	.cin(gnd),
	.combout(\C1|Step [3]),
	.cout());
// synopsys translate_off
defparam \C1|Step[3] .lut_mask = 16'hFA0A;
defparam \C1|Step[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N4
cycloneii_lcell_comb \C1|Add5~7 (
// Equation(s):
// \C1|Add5~7_combout  = (\C1|Step [2] & (!\C1|Add5~6 )) # (!\C1|Step [2] & ((\C1|Add5~6 ) # (GND)))
// \C1|Add5~8  = CARRY((!\C1|Add5~6 ) # (!\C1|Step [2]))

	.dataa(\C1|Step [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~6 ),
	.combout(\C1|Add5~7_combout ),
	.cout(\C1|Add5~8 ));
// synopsys translate_off
defparam \C1|Add5~7 .lut_mask = 16'h5A5F;
defparam \C1|Add5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N8
cycloneii_lcell_comb \C1|Add5~11 (
// Equation(s):
// \C1|Add5~11_combout  = (\C1|Step [4] & (!\C1|Add5~10 )) # (!\C1|Step [4] & ((\C1|Add5~10 ) # (GND)))
// \C1|Add5~12  = CARRY((!\C1|Add5~10 ) # (!\C1|Step [4]))

	.dataa(vcc),
	.datab(\C1|Step [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~10 ),
	.combout(\C1|Add5~11_combout ),
	.cout(\C1|Add5~12 ));
// synopsys translate_off
defparam \C1|Add5~11 .lut_mask = 16'h3C3F;
defparam \C1|Add5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneii_lcell_comb \C1|Add0~8 (
// Equation(s):
// \C1|Add0~8_combout  = (\C1|Step [4] & ((GND) # (!\C1|Add0~7 ))) # (!\C1|Step [4] & (\C1|Add0~7  $ (GND)))
// \C1|Add0~9  = CARRY((\C1|Step [4]) # (!\C1|Add0~7 ))

	.dataa(vcc),
	.datab(\C1|Step [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~7 ),
	.combout(\C1|Add0~8_combout ),
	.cout(\C1|Add0~9 ));
// synopsys translate_off
defparam \C1|Add0~8 .lut_mask = 16'h3CCF;
defparam \C1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N6
cycloneii_lcell_comb \C1|Add3~4 (
// Equation(s):
// \C1|Add3~4_combout  = (\C1|Step [4] & (\C1|Add3~3  $ (GND))) # (!\C1|Step [4] & (!\C1|Add3~3  & VCC))
// \C1|Add3~5  = CARRY((\C1|Step [4] & !\C1|Add3~3 ))

	.dataa(\C1|Step [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~3 ),
	.combout(\C1|Add3~4_combout ),
	.cout(\C1|Add3~5 ));
// synopsys translate_off
defparam \C1|Add3~4 .lut_mask = 16'hA50A;
defparam \C1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneii_lcell_comb \C1|Step[4]~71 (
// Equation(s):
// \C1|Step[4]~71_combout  = (\C1|Step[14]~14_combout  & (\C1|Add2~4_combout  & ((!\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & (((\C1|Add3~4_combout ) # (\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add2~4_combout ),
	.datab(\C1|Add3~4_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[4]~71 .lut_mask = 16'h0FAC;
defparam \C1|Step[4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneii_lcell_comb \C1|Step[4]~72 (
// Equation(s):
// \C1|Step[4]~72_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[4]~71_combout  & (\C1|Add1~8_combout )) # (!\C1|Step[4]~71_combout  & ((\C1|Add0~8_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[4]~71_combout ))))

	.dataa(\C1|Add1~8_combout ),
	.datab(\C1|Add0~8_combout ),
	.datac(\C1|Step[14]~12_combout ),
	.datad(\C1|Step[4]~71_combout ),
	.cin(gnd),
	.combout(\C1|Step[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[4]~72 .lut_mask = 16'hAFC0;
defparam \C1|Step[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneii_lcell_comb \C1|Add5~118 (
// Equation(s):
// \C1|Add5~118_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[4]~72_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~6_combout ))))

	.dataa(\C1|Add4~6_combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\SwitchNanoadd~combout ),
	.datad(\C1|Step[4]~72_combout ),
	.cin(gnd),
	.combout(\C1|Add5~118_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~118 .lut_mask = 16'hC808;
defparam \C1|Add5~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneii_lcell_comb \C1|Add5~119 (
// Equation(s):
// \C1|Add5~119_combout  = (\C1|Add5~118_combout ) # ((\C1|Add5~11_combout  & !\SwitchNanosub~combout ))

	.dataa(vcc),
	.datab(\C1|Add5~11_combout ),
	.datac(\C1|Add5~118_combout ),
	.datad(\SwitchNanosub~combout ),
	.cin(gnd),
	.combout(\C1|Add5~119_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~119 .lut_mask = 16'hF0FC;
defparam \C1|Add5~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneii_lcell_comb \C1|Step[4] (
// Equation(s):
// \C1|Step [4] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~119_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [4]))

	.dataa(vcc),
	.datab(\C1|Step [4]),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~119_combout ),
	.cin(gnd),
	.combout(\C1|Step [4]),
	.cout());
// synopsys translate_off
defparam \C1|Step[4] .lut_mask = 16'hFC0C;
defparam \C1|Step[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneii_lcell_comb \C1|Add4~2 (
// Equation(s):
// \C1|Add4~2_combout  = (\C1|Step [2] & (\C1|Add4~1  & VCC)) # (!\C1|Step [2] & (!\C1|Add4~1 ))
// \C1|Add4~3  = CARRY((!\C1|Step [2] & !\C1|Add4~1 ))

	.dataa(\C1|Step [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~1 ),
	.combout(\C1|Add4~2_combout ),
	.cout(\C1|Add4~3 ));
// synopsys translate_off
defparam \C1|Add4~2 .lut_mask = 16'hA505;
defparam \C1|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneii_lcell_comb \C1|Add4~8 (
// Equation(s):
// \C1|Add4~8_combout  = (\C1|Step [5] & (\C1|Add4~7  $ (GND))) # (!\C1|Step [5] & (!\C1|Add4~7  & VCC))
// \C1|Add4~9  = CARRY((\C1|Step [5] & !\C1|Add4~7 ))

	.dataa(vcc),
	.datab(\C1|Step [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~7 ),
	.combout(\C1|Add4~8_combout ),
	.cout(\C1|Add4~9 ));
// synopsys translate_off
defparam \C1|Add4~8 .lut_mask = 16'hC30C;
defparam \C1|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneii_lcell_comb \C1|Add0~10 (
// Equation(s):
// \C1|Add0~10_combout  = (\C1|Step [5] & (!\C1|Add0~9 )) # (!\C1|Step [5] & ((\C1|Add0~9 ) # (GND)))
// \C1|Add0~11  = CARRY((!\C1|Add0~9 ) # (!\C1|Step [5]))

	.dataa(\C1|Step [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~9 ),
	.combout(\C1|Add0~10_combout ),
	.cout(\C1|Add0~11 ));
// synopsys translate_off
defparam \C1|Add0~10 .lut_mask = 16'h5A5F;
defparam \C1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N4
cycloneii_lcell_comb \C1|Add1~4 (
// Equation(s):
// \C1|Add1~4_combout  = (\C1|Step [2] & ((GND) # (!\C1|Add1~3 ))) # (!\C1|Step [2] & (\C1|Add1~3  $ (GND)))
// \C1|Add1~5  = CARRY((\C1|Step [2]) # (!\C1|Add1~3 ))

	.dataa(\C1|Step [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~3 ),
	.combout(\C1|Add1~4_combout ),
	.cout(\C1|Add1~5 ));
// synopsys translate_off
defparam \C1|Add1~4 .lut_mask = 16'h5AAF;
defparam \C1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
cycloneii_lcell_comb \C1|Add1~10 (
// Equation(s):
// \C1|Add1~10_combout  = (\C1|Step [5] & (\C1|Add1~9  & VCC)) # (!\C1|Step [5] & (!\C1|Add1~9 ))
// \C1|Add1~11  = CARRY((!\C1|Step [5] & !\C1|Add1~9 ))

	.dataa(vcc),
	.datab(\C1|Step [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~9 ),
	.combout(\C1|Add1~10_combout ),
	.cout(\C1|Add1~11 ));
// synopsys translate_off
defparam \C1|Add1~10 .lut_mask = 16'hC303;
defparam \C1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N2
cycloneii_lcell_comb \C1|Add2~0 (
// Equation(s):
// \C1|Add2~0_combout  = \C1|Step [2] $ (VCC)
// \C1|Add2~1  = CARRY(\C1|Step [2])

	.dataa(\C1|Step [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add2~0_combout ),
	.cout(\C1|Add2~1 ));
// synopsys translate_off
defparam \C1|Add2~0 .lut_mask = 16'h55AA;
defparam \C1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N8
cycloneii_lcell_comb \C1|Add2~6 (
// Equation(s):
// \C1|Add2~6_combout  = (\C1|Step [5] & (!\C1|Add2~5 )) # (!\C1|Step [5] & ((\C1|Add2~5 ) # (GND)))
// \C1|Add2~7  = CARRY((!\C1|Add2~5 ) # (!\C1|Step [5]))

	.dataa(\C1|Step [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~5 ),
	.combout(\C1|Add2~6_combout ),
	.cout(\C1|Add2~7 ));
// synopsys translate_off
defparam \C1|Add2~6 .lut_mask = 16'h5A5F;
defparam \C1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N12
cycloneii_lcell_comb \C1|Step[5]~69 (
// Equation(s):
// \C1|Step[5]~69_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~6_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~6_combout ))))

	.dataa(\C1|Add3~6_combout ),
	.datab(\C1|Add2~6_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[5]~69_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[5]~69 .lut_mask = 16'h0CFA;
defparam \C1|Step[5]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N30
cycloneii_lcell_comb \C1|Step[5]~70 (
// Equation(s):
// \C1|Step[5]~70_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[5]~69_combout  & ((\C1|Add1~10_combout ))) # (!\C1|Step[5]~69_combout  & (\C1|Add0~10_combout )))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[5]~69_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add0~10_combout ),
	.datac(\C1|Add1~10_combout ),
	.datad(\C1|Step[5]~69_combout ),
	.cin(gnd),
	.combout(\C1|Step[5]~70_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[5]~70 .lut_mask = 16'hF588;
defparam \C1|Step[5]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N8
cycloneii_lcell_comb \C1|Add5~116 (
// Equation(s):
// \C1|Add5~116_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[5]~70_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~8_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\C1|Add4~8_combout ),
	.datac(\SwitchNanosub~combout ),
	.datad(\C1|Step[5]~70_combout ),
	.cin(gnd),
	.combout(\C1|Add5~116_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~116 .lut_mask = 16'hE040;
defparam \C1|Add5~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N10
cycloneii_lcell_comb \C1|Add5~13 (
// Equation(s):
// \C1|Add5~13_combout  = (\C1|Step [5] & ((GND) # (!\C1|Add5~12 ))) # (!\C1|Step [5] & (\C1|Add5~12  $ (GND)))
// \C1|Add5~14  = CARRY((\C1|Step [5]) # (!\C1|Add5~12 ))

	.dataa(vcc),
	.datab(\C1|Step [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~12 ),
	.combout(\C1|Add5~13_combout ),
	.cout(\C1|Add5~14 ));
// synopsys translate_off
defparam \C1|Add5~13 .lut_mask = 16'h3CCF;
defparam \C1|Add5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N22
cycloneii_lcell_comb \C1|Add5~117 (
// Equation(s):
// \C1|Add5~117_combout  = (\C1|Add5~116_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~13_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~116_combout ),
	.datad(\C1|Add5~13_combout ),
	.cin(gnd),
	.combout(\C1|Add5~117_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~117 .lut_mask = 16'hF3F0;
defparam \C1|Add5~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N0
cycloneii_lcell_comb \C1|Step[5] (
// Equation(s):
// \C1|Step [5] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~117_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [5]))

	.dataa(vcc),
	.datab(\C1|Step [5]),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~117_combout ),
	.cin(gnd),
	.combout(\C1|Step [5]),
	.cout());
// synopsys translate_off
defparam \C1|Step[5] .lut_mask = 16'hFC0C;
defparam \C1|Step[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N12
cycloneii_lcell_comb \C1|Add5~15 (
// Equation(s):
// \C1|Add5~15_combout  = (\C1|Step [6] & (!\C1|Add5~14 )) # (!\C1|Step [6] & ((\C1|Add5~14 ) # (GND)))
// \C1|Add5~16  = CARRY((!\C1|Add5~14 ) # (!\C1|Step [6]))

	.dataa(\C1|Step [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~14 ),
	.combout(\C1|Add5~15_combout ),
	.cout(\C1|Add5~16 ));
// synopsys translate_off
defparam \C1|Add5~15 .lut_mask = 16'h5A5F;
defparam \C1|Add5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N14
cycloneii_lcell_comb \C1|Add5~17 (
// Equation(s):
// \C1|Add5~17_combout  = (\C1|Step [7] & (\C1|Add5~16  $ (GND))) # (!\C1|Step [7] & (!\C1|Add5~16  & VCC))
// \C1|Add5~18  = CARRY((\C1|Step [7] & !\C1|Add5~16 ))

	.dataa(\C1|Step [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~16 ),
	.combout(\C1|Add5~17_combout ),
	.cout(\C1|Add5~18 ));
// synopsys translate_off
defparam \C1|Add5~17 .lut_mask = 16'hA50A;
defparam \C1|Add5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneii_lcell_comb \C1|Add4~10 (
// Equation(s):
// \C1|Add4~10_combout  = (\C1|Step [6] & (\C1|Add4~9  & VCC)) # (!\C1|Step [6] & (!\C1|Add4~9 ))
// \C1|Add4~11  = CARRY((!\C1|Step [6] & !\C1|Add4~9 ))

	.dataa(\C1|Step [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~9 ),
	.combout(\C1|Add4~10_combout ),
	.cout(\C1|Add4~11 ));
// synopsys translate_off
defparam \C1|Add4~10 .lut_mask = 16'hA505;
defparam \C1|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneii_lcell_comb \C1|Add4~12 (
// Equation(s):
// \C1|Add4~12_combout  = (\C1|Step [7] & ((GND) # (!\C1|Add4~11 ))) # (!\C1|Step [7] & (\C1|Add4~11  $ (GND)))
// \C1|Add4~13  = CARRY((\C1|Step [7]) # (!\C1|Add4~11 ))

	.dataa(vcc),
	.datab(\C1|Step [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~11 ),
	.combout(\C1|Add4~12_combout ),
	.cout(\C1|Add4~13 ));
// synopsys translate_off
defparam \C1|Add4~12 .lut_mask = 16'h3CCF;
defparam \C1|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneii_lcell_comb \C1|Add1~12 (
// Equation(s):
// \C1|Add1~12_combout  = (\C1|Step [6] & ((GND) # (!\C1|Add1~11 ))) # (!\C1|Step [6] & (\C1|Add1~11  $ (GND)))
// \C1|Add1~13  = CARRY((\C1|Step [6]) # (!\C1|Add1~11 ))

	.dataa(\C1|Step [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~11 ),
	.combout(\C1|Add1~12_combout ),
	.cout(\C1|Add1~13 ));
// synopsys translate_off
defparam \C1|Add1~12 .lut_mask = 16'h5AAF;
defparam \C1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N10
cycloneii_lcell_comb \C1|Add2~8 (
// Equation(s):
// \C1|Add2~8_combout  = (\C1|Step [6] & ((GND) # (!\C1|Add2~7 ))) # (!\C1|Step [6] & (\C1|Add2~7  $ (GND)))
// \C1|Add2~9  = CARRY((\C1|Step [6]) # (!\C1|Add2~7 ))

	.dataa(vcc),
	.datab(\C1|Step [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~7 ),
	.combout(\C1|Add2~8_combout ),
	.cout(\C1|Add2~9 ));
// synopsys translate_off
defparam \C1|Add2~8 .lut_mask = 16'h3CCF;
defparam \C1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneii_lcell_comb \C1|Step[6]~67 (
// Equation(s):
// \C1|Step[6]~67_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~8_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~8_combout ))))

	.dataa(\C1|Add3~8_combout ),
	.datab(\C1|Add2~8_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[6]~67 .lut_mask = 16'h0CFA;
defparam \C1|Step[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneii_lcell_comb \C1|Step[6]~68 (
// Equation(s):
// \C1|Step[6]~68_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[6]~67_combout  & ((\C1|Add1~12_combout ))) # (!\C1|Step[6]~67_combout  & (\C1|Add0~12_combout )))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[6]~67_combout ))))

	.dataa(\C1|Add0~12_combout ),
	.datab(\C1|Add1~12_combout ),
	.datac(\C1|Step[14]~12_combout ),
	.datad(\C1|Step[6]~67_combout ),
	.cin(gnd),
	.combout(\C1|Step[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[6]~68 .lut_mask = 16'hCFA0;
defparam \C1|Step[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneii_lcell_comb \C1|Add5~114 (
// Equation(s):
// \C1|Add5~114_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[6]~68_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~10_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~10_combout ),
	.datad(\C1|Step[6]~68_combout ),
	.cin(gnd),
	.combout(\C1|Add5~114_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~114 .lut_mask = 16'hC840;
defparam \C1|Add5~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneii_lcell_comb \C1|Add5~115 (
// Equation(s):
// \C1|Add5~115_combout  = (\C1|Add5~114_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~15_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~114_combout ),
	.datad(\C1|Add5~15_combout ),
	.cin(gnd),
	.combout(\C1|Add5~115_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~115 .lut_mask = 16'hF3F0;
defparam \C1|Add5~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneii_lcell_comb \C1|Step[6] (
// Equation(s):
// \C1|Step [6] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~115_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [6]))

	.dataa(\C1|Step [6]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~115_combout ),
	.cin(gnd),
	.combout(\C1|Step [6]),
	.cout());
// synopsys translate_off
defparam \C1|Step[6] .lut_mask = 16'hFA0A;
defparam \C1|Step[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
cycloneii_lcell_comb \C1|Add0~14 (
// Equation(s):
// \C1|Add0~14_combout  = (\C1|Step [7] & (\C1|Add0~13  & VCC)) # (!\C1|Step [7] & (!\C1|Add0~13 ))
// \C1|Add0~15  = CARRY((!\C1|Step [7] & !\C1|Add0~13 ))

	.dataa(\C1|Step [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~13 ),
	.combout(\C1|Add0~14_combout ),
	.cout(\C1|Add0~15 ));
// synopsys translate_off
defparam \C1|Add0~14 .lut_mask = 16'hA505;
defparam \C1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
cycloneii_lcell_comb \C1|Add1~14 (
// Equation(s):
// \C1|Add1~14_combout  = (\C1|Step [7] & (!\C1|Add1~13 )) # (!\C1|Step [7] & ((\C1|Add1~13 ) # (GND)))
// \C1|Add1~15  = CARRY((!\C1|Add1~13 ) # (!\C1|Step [7]))

	.dataa(vcc),
	.datab(\C1|Step [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~13 ),
	.combout(\C1|Add1~14_combout ),
	.cout(\C1|Add1~15 ));
// synopsys translate_off
defparam \C1|Add1~14 .lut_mask = 16'h3C3F;
defparam \C1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N12
cycloneii_lcell_comb \C1|Add2~10 (
// Equation(s):
// \C1|Add2~10_combout  = (\C1|Step [7] & (\C1|Add2~9  & VCC)) # (!\C1|Step [7] & (!\C1|Add2~9 ))
// \C1|Add2~11  = CARRY((!\C1|Step [7] & !\C1|Add2~9 ))

	.dataa(\C1|Step [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~9 ),
	.combout(\C1|Add2~10_combout ),
	.cout(\C1|Add2~11 ));
// synopsys translate_off
defparam \C1|Add2~10 .lut_mask = 16'hA505;
defparam \C1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneii_lcell_comb \C1|Step[7]~65 (
// Equation(s):
// \C1|Step[7]~65_combout  = (\C1|Step[14]~14_combout  & (((\C1|Add2~10_combout  & !\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~10_combout ) # ((\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add3~10_combout ),
	.datab(\C1|Add2~10_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[7]~65 .lut_mask = 16'h0FCA;
defparam \C1|Step[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneii_lcell_comb \C1|Step[7]~66 (
// Equation(s):
// \C1|Step[7]~66_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[7]~65_combout  & ((\C1|Add1~14_combout ))) # (!\C1|Step[7]~65_combout  & (\C1|Add0~14_combout )))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[7]~65_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add0~14_combout ),
	.datac(\C1|Add1~14_combout ),
	.datad(\C1|Step[7]~65_combout ),
	.cin(gnd),
	.combout(\C1|Step[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[7]~66 .lut_mask = 16'hF588;
defparam \C1|Step[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneii_lcell_comb \C1|Add5~112 (
// Equation(s):
// \C1|Add5~112_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[7]~66_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~12_combout ))))

	.dataa(\SwitchNanosub~combout ),
	.datab(\C1|Add4~12_combout ),
	.datac(\SwitchNanoadd~combout ),
	.datad(\C1|Step[7]~66_combout ),
	.cin(gnd),
	.combout(\C1|Add5~112_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~112 .lut_mask = 16'hA808;
defparam \C1|Add5~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneii_lcell_comb \C1|Add5~113 (
// Equation(s):
// \C1|Add5~113_combout  = (\C1|Add5~112_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~17_combout ))

	.dataa(\SwitchNanosub~combout ),
	.datab(vcc),
	.datac(\C1|Add5~17_combout ),
	.datad(\C1|Add5~112_combout ),
	.cin(gnd),
	.combout(\C1|Add5~113_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~113 .lut_mask = 16'hFF50;
defparam \C1|Add5~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneii_lcell_comb \C1|Step[7] (
// Equation(s):
// \C1|Step [7] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~113_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [7]))

	.dataa(\C1|Step [7]),
	.datab(vcc),
	.datac(\C1|Add5~113_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [7]),
	.cout());
// synopsys translate_off
defparam \C1|Step[7] .lut_mask = 16'hF0AA;
defparam \C1|Step[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cycloneii_lcell_comb \C1|Add4~14 (
// Equation(s):
// \C1|Add4~14_combout  = (\C1|Step [8] & (!\C1|Add4~13 )) # (!\C1|Step [8] & ((\C1|Add4~13 ) # (GND)))
// \C1|Add4~15  = CARRY((!\C1|Add4~13 ) # (!\C1|Step [8]))

	.dataa(vcc),
	.datab(\C1|Step [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~13 ),
	.combout(\C1|Add4~14_combout ),
	.cout(\C1|Add4~15 ));
// synopsys translate_off
defparam \C1|Add4~14 .lut_mask = 16'h3C3F;
defparam \C1|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
cycloneii_lcell_comb \C1|Add1~16 (
// Equation(s):
// \C1|Add1~16_combout  = (\C1|Step [8] & ((GND) # (!\C1|Add1~15 ))) # (!\C1|Step [8] & (\C1|Add1~15  $ (GND)))
// \C1|Add1~17  = CARRY((\C1|Step [8]) # (!\C1|Add1~15 ))

	.dataa(vcc),
	.datab(\C1|Step [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~15 ),
	.combout(\C1|Add1~16_combout ),
	.cout(\C1|Add1~17 ));
// synopsys translate_off
defparam \C1|Add1~16 .lut_mask = 16'h3CCF;
defparam \C1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N14
cycloneii_lcell_comb \C1|Add3~12 (
// Equation(s):
// \C1|Add3~12_combout  = (\C1|Step [8] & ((GND) # (!\C1|Add3~11 ))) # (!\C1|Step [8] & (\C1|Add3~11  $ (GND)))
// \C1|Add3~13  = CARRY((\C1|Step [8]) # (!\C1|Add3~11 ))

	.dataa(\C1|Step [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~11 ),
	.combout(\C1|Add3~12_combout ),
	.cout(\C1|Add3~13 ));
// synopsys translate_off
defparam \C1|Add3~12 .lut_mask = 16'h5AAF;
defparam \C1|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneii_lcell_comb \C1|Step[8]~63 (
// Equation(s):
// \C1|Step[8]~63_combout  = (\C1|Step[14]~14_combout  & (\C1|Add2~12_combout  & ((!\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & (((\C1|Add3~12_combout ) # (\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add2~12_combout ),
	.datab(\C1|Add3~12_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[8]~63 .lut_mask = 16'h0FAC;
defparam \C1|Step[8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneii_lcell_comb \C1|Step[8]~64 (
// Equation(s):
// \C1|Step[8]~64_combout  = (\C1|Step[8]~63_combout  & (((\C1|Add1~16_combout ) # (!\C1|Step[14]~12_combout )))) # (!\C1|Step[8]~63_combout  & (\C1|Add0~16_combout  & ((\C1|Step[14]~12_combout ))))

	.dataa(\C1|Add0~16_combout ),
	.datab(\C1|Add1~16_combout ),
	.datac(\C1|Step[8]~63_combout ),
	.datad(\C1|Step[14]~12_combout ),
	.cin(gnd),
	.combout(\C1|Step[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[8]~64 .lut_mask = 16'hCAF0;
defparam \C1|Step[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneii_lcell_comb \C1|Add5~110 (
// Equation(s):
// \C1|Add5~110_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[8]~64_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~14_combout ))))

	.dataa(\SwitchNanosub~combout ),
	.datab(\C1|Add4~14_combout ),
	.datac(\SwitchNanoadd~combout ),
	.datad(\C1|Step[8]~64_combout ),
	.cin(gnd),
	.combout(\C1|Add5~110_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~110 .lut_mask = 16'hA808;
defparam \C1|Add5~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N16
cycloneii_lcell_comb \C1|Add5~19 (
// Equation(s):
// \C1|Add5~19_combout  = (\C1|Step [8] & (\C1|Add5~18  & VCC)) # (!\C1|Step [8] & (!\C1|Add5~18 ))
// \C1|Add5~20  = CARRY((!\C1|Step [8] & !\C1|Add5~18 ))

	.dataa(vcc),
	.datab(\C1|Step [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~18 ),
	.combout(\C1|Add5~19_combout ),
	.cout(\C1|Add5~20 ));
// synopsys translate_off
defparam \C1|Add5~19 .lut_mask = 16'hC303;
defparam \C1|Add5~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneii_lcell_comb \C1|Add5~111 (
// Equation(s):
// \C1|Add5~111_combout  = (\C1|Add5~110_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~19_combout ))

	.dataa(\SwitchNanosub~combout ),
	.datab(vcc),
	.datac(\C1|Add5~110_combout ),
	.datad(\C1|Add5~19_combout ),
	.cin(gnd),
	.combout(\C1|Add5~111_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~111 .lut_mask = 16'hF5F0;
defparam \C1|Add5~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneii_lcell_comb \C1|Step[8] (
// Equation(s):
// \C1|Step [8] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~111_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [8]))

	.dataa(\C1|Step [8]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~111_combout ),
	.cin(gnd),
	.combout(\C1|Step [8]),
	.cout());
// synopsys translate_off
defparam \C1|Step[8] .lut_mask = 16'hFA0A;
defparam \C1|Step[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneii_lcell_comb \C1|Add4~16 (
// Equation(s):
// \C1|Add4~16_combout  = (\C1|Step [9] & (\C1|Add4~15  $ (GND))) # (!\C1|Step [9] & (!\C1|Add4~15  & VCC))
// \C1|Add4~17  = CARRY((\C1|Step [9] & !\C1|Add4~15 ))

	.dataa(\C1|Step [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~15 ),
	.combout(\C1|Add4~16_combout ),
	.cout(\C1|Add4~17 ));
// synopsys translate_off
defparam \C1|Add4~16 .lut_mask = 16'hA50A;
defparam \C1|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneii_lcell_comb \C1|Add4~18 (
// Equation(s):
// \C1|Add4~18_combout  = (\C1|Step [10] & (!\C1|Add4~17 )) # (!\C1|Step [10] & ((\C1|Add4~17 ) # (GND)))
// \C1|Add4~19  = CARRY((!\C1|Add4~17 ) # (!\C1|Step [10]))

	.dataa(\C1|Step [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~17 ),
	.combout(\C1|Add4~18_combout ),
	.cout(\C1|Add4~19 ));
// synopsys translate_off
defparam \C1|Add4~18 .lut_mask = 16'h5A5F;
defparam \C1|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneii_lcell_comb \C1|Add4~20 (
// Equation(s):
// \C1|Add4~20_combout  = (\C1|Step [11] & (\C1|Add4~19  $ (GND))) # (!\C1|Step [11] & (!\C1|Add4~19  & VCC))
// \C1|Add4~21  = CARRY((\C1|Step [11] & !\C1|Add4~19 ))

	.dataa(\C1|Step [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~19 ),
	.combout(\C1|Add4~20_combout ),
	.cout(\C1|Add4~21 ));
// synopsys translate_off
defparam \C1|Add4~20 .lut_mask = 16'hA50A;
defparam \C1|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneii_lcell_comb \C1|Add4~22 (
// Equation(s):
// \C1|Add4~22_combout  = (\C1|Step [12] & (!\C1|Add4~21 )) # (!\C1|Step [12] & ((\C1|Add4~21 ) # (GND)))
// \C1|Add4~23  = CARRY((!\C1|Add4~21 ) # (!\C1|Step [12]))

	.dataa(\C1|Step [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~21 ),
	.combout(\C1|Add4~22_combout ),
	.cout(\C1|Add4~23 ));
// synopsys translate_off
defparam \C1|Add4~22 .lut_mask = 16'h5A5F;
defparam \C1|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneii_lcell_comb \C1|Add4~24 (
// Equation(s):
// \C1|Add4~24_combout  = (\C1|Step [13] & (\C1|Add4~23  $ (GND))) # (!\C1|Step [13] & (!\C1|Add4~23  & VCC))
// \C1|Add4~25  = CARRY((\C1|Step [13] & !\C1|Add4~23 ))

	.dataa(\C1|Step [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~23 ),
	.combout(\C1|Add4~24_combout ),
	.cout(\C1|Add4~25 ));
// synopsys translate_off
defparam \C1|Add4~24 .lut_mask = 16'hA50A;
defparam \C1|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneii_lcell_comb \C1|Add4~26 (
// Equation(s):
// \C1|Add4~26_combout  = (\C1|Step [14] & (!\C1|Add4~25 )) # (!\C1|Step [14] & ((\C1|Add4~25 ) # (GND)))
// \C1|Add4~27  = CARRY((!\C1|Add4~25 ) # (!\C1|Step [14]))

	.dataa(\C1|Step [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~25 ),
	.combout(\C1|Add4~26_combout ),
	.cout(\C1|Add4~27 ));
// synopsys translate_off
defparam \C1|Add4~26 .lut_mask = 16'h5A5F;
defparam \C1|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
cycloneii_lcell_comb \C1|Add4~30 (
// Equation(s):
// \C1|Add4~30_combout  = (\C1|Step [16] & (!\C1|Add4~29 )) # (!\C1|Step [16] & ((\C1|Add4~29 ) # (GND)))
// \C1|Add4~31  = CARRY((!\C1|Add4~29 ) # (!\C1|Step [16]))

	.dataa(\C1|Step [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~29 ),
	.combout(\C1|Add4~30_combout ),
	.cout(\C1|Add4~31 ));
// synopsys translate_off
defparam \C1|Add4~30 .lut_mask = 16'h5A5F;
defparam \C1|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneii_lcell_comb \C1|Add0~18 (
// Equation(s):
// \C1|Add0~18_combout  = (\C1|Step [9] & (!\C1|Add0~17 )) # (!\C1|Step [9] & ((\C1|Add0~17 ) # (GND)))
// \C1|Add0~19  = CARRY((!\C1|Add0~17 ) # (!\C1|Step [9]))

	.dataa(\C1|Step [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~17 ),
	.combout(\C1|Add0~18_combout ),
	.cout(\C1|Add0~19 ));
// synopsys translate_off
defparam \C1|Add0~18 .lut_mask = 16'h5A5F;
defparam \C1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneii_lcell_comb \C1|Add0~20 (
// Equation(s):
// \C1|Add0~20_combout  = (\C1|Step [10] & ((GND) # (!\C1|Add0~19 ))) # (!\C1|Step [10] & (\C1|Add0~19  $ (GND)))
// \C1|Add0~21  = CARRY((\C1|Step [10]) # (!\C1|Add0~19 ))

	.dataa(\C1|Step [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~19 ),
	.combout(\C1|Add0~20_combout ),
	.cout(\C1|Add0~21 ));
// synopsys translate_off
defparam \C1|Add0~20 .lut_mask = 16'h5AAF;
defparam \C1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneii_lcell_comb \C1|Add0~22 (
// Equation(s):
// \C1|Add0~22_combout  = (\C1|Step [11] & (!\C1|Add0~21 )) # (!\C1|Step [11] & ((\C1|Add0~21 ) # (GND)))
// \C1|Add0~23  = CARRY((!\C1|Add0~21 ) # (!\C1|Step [11]))

	.dataa(\C1|Step [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~21 ),
	.combout(\C1|Add0~22_combout ),
	.cout(\C1|Add0~23 ));
// synopsys translate_off
defparam \C1|Add0~22 .lut_mask = 16'h5A5F;
defparam \C1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneii_lcell_comb \C1|Add0~24 (
// Equation(s):
// \C1|Add0~24_combout  = (\C1|Step [12] & (\C1|Add0~23  $ (GND))) # (!\C1|Step [12] & (!\C1|Add0~23  & VCC))
// \C1|Add0~25  = CARRY((\C1|Step [12] & !\C1|Add0~23 ))

	.dataa(\C1|Step [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~23 ),
	.combout(\C1|Add0~24_combout ),
	.cout(\C1|Add0~25 ));
// synopsys translate_off
defparam \C1|Add0~24 .lut_mask = 16'hA50A;
defparam \C1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneii_lcell_comb \C1|Add0~26 (
// Equation(s):
// \C1|Add0~26_combout  = (\C1|Step [13] & (!\C1|Add0~25 )) # (!\C1|Step [13] & ((\C1|Add0~25 ) # (GND)))
// \C1|Add0~27  = CARRY((!\C1|Add0~25 ) # (!\C1|Step [13]))

	.dataa(\C1|Step [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~25 ),
	.combout(\C1|Add0~26_combout ),
	.cout(\C1|Add0~27 ));
// synopsys translate_off
defparam \C1|Add0~26 .lut_mask = 16'h5A5F;
defparam \C1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneii_lcell_comb \C1|Add0~28 (
// Equation(s):
// \C1|Add0~28_combout  = (\C1|Step [14] & ((GND) # (!\C1|Add0~27 ))) # (!\C1|Step [14] & (\C1|Add0~27  $ (GND)))
// \C1|Add0~29  = CARRY((\C1|Step [14]) # (!\C1|Add0~27 ))

	.dataa(vcc),
	.datab(\C1|Step [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~27 ),
	.combout(\C1|Add0~28_combout ),
	.cout(\C1|Add0~29 ));
// synopsys translate_off
defparam \C1|Add0~28 .lut_mask = 16'h3CCF;
defparam \C1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N18
cycloneii_lcell_comb \C1|Add5~21 (
// Equation(s):
// \C1|Add5~21_combout  = (\C1|Step [9] & ((GND) # (!\C1|Add5~20 ))) # (!\C1|Step [9] & (\C1|Add5~20  $ (GND)))
// \C1|Add5~22  = CARRY((\C1|Step [9]) # (!\C1|Add5~20 ))

	.dataa(\C1|Step [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~20 ),
	.combout(\C1|Add5~21_combout ),
	.cout(\C1|Add5~22 ));
// synopsys translate_off
defparam \C1|Add5~21 .lut_mask = 16'h5AAF;
defparam \C1|Add5~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N20
cycloneii_lcell_comb \C1|Add5~23 (
// Equation(s):
// \C1|Add5~23_combout  = (\C1|Step [10] & (\C1|Add5~22  & VCC)) # (!\C1|Step [10] & (!\C1|Add5~22 ))
// \C1|Add5~24  = CARRY((!\C1|Step [10] & !\C1|Add5~22 ))

	.dataa(\C1|Step [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~22 ),
	.combout(\C1|Add5~23_combout ),
	.cout(\C1|Add5~24 ));
// synopsys translate_off
defparam \C1|Add5~23 .lut_mask = 16'hA505;
defparam \C1|Add5~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N16
cycloneii_lcell_comb \C1|Add3~14 (
// Equation(s):
// \C1|Add3~14_combout  = (\C1|Step [9] & (!\C1|Add3~13 )) # (!\C1|Step [9] & ((\C1|Add3~13 ) # (GND)))
// \C1|Add3~15  = CARRY((!\C1|Add3~13 ) # (!\C1|Step [9]))

	.dataa(vcc),
	.datab(\C1|Step [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~13 ),
	.combout(\C1|Add3~14_combout ),
	.cout(\C1|Add3~15 ));
// synopsys translate_off
defparam \C1|Add3~14 .lut_mask = 16'h3C3F;
defparam \C1|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneii_lcell_comb \C1|Step[9]~61 (
// Equation(s):
// \C1|Step[9]~61_combout  = (\C1|Step[14]~14_combout  & (\C1|Add2~14_combout  & ((!\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & (((\C1|Add3~14_combout ) # (\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add2~14_combout ),
	.datab(\C1|Add3~14_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[9]~61_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[9]~61 .lut_mask = 16'h0FAC;
defparam \C1|Step[9]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneii_lcell_comb \C1|Step[9]~62 (
// Equation(s):
// \C1|Step[9]~62_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[9]~61_combout  & (\C1|Add1~18_combout )) # (!\C1|Step[9]~61_combout  & ((\C1|Add0~18_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[9]~61_combout ))))

	.dataa(\C1|Add1~18_combout ),
	.datab(\C1|Add0~18_combout ),
	.datac(\C1|Step[14]~12_combout ),
	.datad(\C1|Step[9]~61_combout ),
	.cin(gnd),
	.combout(\C1|Step[9]~62_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[9]~62 .lut_mask = 16'hAFC0;
defparam \C1|Step[9]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
cycloneii_lcell_comb \C1|Add5~108 (
// Equation(s):
// \C1|Add5~108_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[9]~62_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~16_combout ))))

	.dataa(\SwitchNanosub~combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\C1|Add4~16_combout ),
	.datad(\C1|Step[9]~62_combout ),
	.cin(gnd),
	.combout(\C1|Add5~108_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~108 .lut_mask = 16'hA820;
defparam \C1|Add5~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneii_lcell_comb \C1|Add5~109 (
// Equation(s):
// \C1|Add5~109_combout  = (\C1|Add5~108_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~21_combout ))

	.dataa(\SwitchNanosub~combout ),
	.datab(vcc),
	.datac(\C1|Add5~21_combout ),
	.datad(\C1|Add5~108_combout ),
	.cin(gnd),
	.combout(\C1|Add5~109_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~109 .lut_mask = 16'hFF50;
defparam \C1|Add5~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneii_lcell_comb \C1|Step[9] (
// Equation(s):
// \C1|Step [9] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~109_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [9]))

	.dataa(vcc),
	.datab(\C1|Step [9]),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~109_combout ),
	.cin(gnd),
	.combout(\C1|Step [9]),
	.cout());
// synopsys translate_off
defparam \C1|Step[9] .lut_mask = 16'hFC0C;
defparam \C1|Step[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N18
cycloneii_lcell_comb \C1|Add2~16 (
// Equation(s):
// \C1|Add2~16_combout  = (\C1|Step [10] & ((GND) # (!\C1|Add2~15 ))) # (!\C1|Step [10] & (\C1|Add2~15  $ (GND)))
// \C1|Add2~17  = CARRY((\C1|Step [10]) # (!\C1|Add2~15 ))

	.dataa(vcc),
	.datab(\C1|Step [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~15 ),
	.combout(\C1|Add2~16_combout ),
	.cout(\C1|Add2~17 ));
// synopsys translate_off
defparam \C1|Add2~16 .lut_mask = 16'h3CCF;
defparam \C1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneii_lcell_comb \C1|Step[10]~59 (
// Equation(s):
// \C1|Step[10]~59_combout  = (\C1|Step[14]~14_combout  & (((\C1|Add2~16_combout  & !\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~16_combout ) # ((\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add3~16_combout ),
	.datab(\C1|Add2~16_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[10]~59 .lut_mask = 16'h0FCA;
defparam \C1|Step[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneii_lcell_comb \C1|Step[10]~60 (
// Equation(s):
// \C1|Step[10]~60_combout  = (\C1|Step[10]~59_combout  & ((\C1|Add1~20_combout ) # ((!\C1|Step[14]~12_combout )))) # (!\C1|Step[10]~59_combout  & (((\C1|Add0~20_combout  & \C1|Step[14]~12_combout ))))

	.dataa(\C1|Add1~20_combout ),
	.datab(\C1|Add0~20_combout ),
	.datac(\C1|Step[10]~59_combout ),
	.datad(\C1|Step[14]~12_combout ),
	.cin(gnd),
	.combout(\C1|Step[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[10]~60 .lut_mask = 16'hACF0;
defparam \C1|Step[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneii_lcell_comb \C1|Add5~106 (
// Equation(s):
// \C1|Add5~106_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[10]~60_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~18_combout ))))

	.dataa(\SwitchNanosub~combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\C1|Add4~18_combout ),
	.datad(\C1|Step[10]~60_combout ),
	.cin(gnd),
	.combout(\C1|Add5~106_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~106 .lut_mask = 16'hA820;
defparam \C1|Add5~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneii_lcell_comb \C1|Add5~107 (
// Equation(s):
// \C1|Add5~107_combout  = (\C1|Add5~106_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~23_combout ))

	.dataa(\SwitchNanosub~combout ),
	.datab(vcc),
	.datac(\C1|Add5~23_combout ),
	.datad(\C1|Add5~106_combout ),
	.cin(gnd),
	.combout(\C1|Add5~107_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~107 .lut_mask = 16'hFF50;
defparam \C1|Add5~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneii_lcell_comb \C1|Step[10] (
// Equation(s):
// \C1|Step [10] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~107_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [10]))

	.dataa(\C1|Step [10]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~107_combout ),
	.cin(gnd),
	.combout(\C1|Step [10]),
	.cout());
// synopsys translate_off
defparam \C1|Step[10] .lut_mask = 16'hFA0A;
defparam \C1|Step[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N22
cycloneii_lcell_comb \C1|Add2~20 (
// Equation(s):
// \C1|Add2~20_combout  = (\C1|Step [12] & (\C1|Add2~19  $ (GND))) # (!\C1|Step [12] & (!\C1|Add2~19  & VCC))
// \C1|Add2~21  = CARRY((\C1|Step [12] & !\C1|Add2~19 ))

	.dataa(vcc),
	.datab(\C1|Step [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~19 ),
	.combout(\C1|Add2~20_combout ),
	.cout(\C1|Add2~21 ));
// synopsys translate_off
defparam \C1|Add2~20 .lut_mask = 16'hC30C;
defparam \C1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneii_lcell_comb \C1|Step[12]~55 (
// Equation(s):
// \C1|Step[12]~55_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~20_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~20_combout ))))

	.dataa(\C1|Add3~20_combout ),
	.datab(\C1|Add2~20_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[12]~55_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[12]~55 .lut_mask = 16'h0CFA;
defparam \C1|Step[12]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneii_lcell_comb \C1|Step[12]~56 (
// Equation(s):
// \C1|Step[12]~56_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[12]~55_combout  & (\C1|Add1~24_combout )) # (!\C1|Step[12]~55_combout  & ((\C1|Add0~24_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[12]~55_combout ))))

	.dataa(\C1|Add1~24_combout ),
	.datab(\C1|Step[14]~12_combout ),
	.datac(\C1|Add0~24_combout ),
	.datad(\C1|Step[12]~55_combout ),
	.cin(gnd),
	.combout(\C1|Step[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[12]~56 .lut_mask = 16'hBBC0;
defparam \C1|Step[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneii_lcell_comb \C1|Add5~102 (
// Equation(s):
// \C1|Add5~102_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[12]~56_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~22_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~22_combout ),
	.datad(\C1|Step[12]~56_combout ),
	.cin(gnd),
	.combout(\C1|Add5~102_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~102 .lut_mask = 16'hC840;
defparam \C1|Add5~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N22
cycloneii_lcell_comb \C1|Add5~25 (
// Equation(s):
// \C1|Add5~25_combout  = (\C1|Step [11] & ((GND) # (!\C1|Add5~24 ))) # (!\C1|Step [11] & (\C1|Add5~24  $ (GND)))
// \C1|Add5~26  = CARRY((\C1|Step [11]) # (!\C1|Add5~24 ))

	.dataa(vcc),
	.datab(\C1|Step [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~24 ),
	.combout(\C1|Add5~25_combout ),
	.cout(\C1|Add5~26 ));
// synopsys translate_off
defparam \C1|Add5~25 .lut_mask = 16'h3CCF;
defparam \C1|Add5~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
cycloneii_lcell_comb \C1|Add1~22 (
// Equation(s):
// \C1|Add1~22_combout  = (\C1|Step [11] & (\C1|Add1~21  & VCC)) # (!\C1|Step [11] & (!\C1|Add1~21 ))
// \C1|Add1~23  = CARRY((!\C1|Step [11] & !\C1|Add1~21 ))

	.dataa(vcc),
	.datab(\C1|Step [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~21 ),
	.combout(\C1|Add1~22_combout ),
	.cout(\C1|Add1~23 ));
// synopsys translate_off
defparam \C1|Add1~22 .lut_mask = 16'hC303;
defparam \C1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneii_lcell_comb \C1|Step[11]~58 (
// Equation(s):
// \C1|Step[11]~58_combout  = (\C1|Step[11]~57_combout  & (((\C1|Add1~22_combout )) # (!\C1|Step[14]~12_combout ))) # (!\C1|Step[11]~57_combout  & (\C1|Step[14]~12_combout  & ((\C1|Add0~22_combout ))))

	.dataa(\C1|Step[11]~57_combout ),
	.datab(\C1|Step[14]~12_combout ),
	.datac(\C1|Add1~22_combout ),
	.datad(\C1|Add0~22_combout ),
	.cin(gnd),
	.combout(\C1|Step[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[11]~58 .lut_mask = 16'hE6A2;
defparam \C1|Step[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
cycloneii_lcell_comb \C1|Add5~104 (
// Equation(s):
// \C1|Add5~104_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & (\C1|Step[11]~58_combout )) # (!\SwitchNanoadd~combout  & ((\C1|Add4~20_combout )))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Step[11]~58_combout ),
	.datad(\C1|Add4~20_combout ),
	.cin(gnd),
	.combout(\C1|Add5~104_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~104 .lut_mask = 16'hC480;
defparam \C1|Add5~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
cycloneii_lcell_comb \C1|Add5~105 (
// Equation(s):
// \C1|Add5~105_combout  = (\C1|Add5~104_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~25_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~25_combout ),
	.datad(\C1|Add5~104_combout ),
	.cin(gnd),
	.combout(\C1|Add5~105_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~105 .lut_mask = 16'hFF30;
defparam \C1|Add5~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneii_lcell_comb \C1|Step[11] (
// Equation(s):
// \C1|Step [11] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~105_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [11]))

	.dataa(vcc),
	.datab(\C1|Step [11]),
	.datac(\C1|Add5~105_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [11]),
	.cout());
// synopsys translate_off
defparam \C1|Step[11] .lut_mask = 16'hF0CC;
defparam \C1|Step[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N24
cycloneii_lcell_comb \C1|Add5~27 (
// Equation(s):
// \C1|Add5~27_combout  = (\C1|Step [12] & (\C1|Add5~26  & VCC)) # (!\C1|Step [12] & (!\C1|Add5~26 ))
// \C1|Add5~28  = CARRY((!\C1|Step [12] & !\C1|Add5~26 ))

	.dataa(\C1|Step [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~26 ),
	.combout(\C1|Add5~27_combout ),
	.cout(\C1|Add5~28 ));
// synopsys translate_off
defparam \C1|Add5~27 .lut_mask = 16'hA505;
defparam \C1|Add5~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneii_lcell_comb \C1|Add5~103 (
// Equation(s):
// \C1|Add5~103_combout  = (\C1|Add5~102_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~27_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~102_combout ),
	.datad(\C1|Add5~27_combout ),
	.cin(gnd),
	.combout(\C1|Add5~103_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~103 .lut_mask = 16'hF3F0;
defparam \C1|Add5~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneii_lcell_comb \C1|Step[12] (
// Equation(s):
// \C1|Step [12] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~103_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [12]))

	.dataa(\C1|Step [12]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~103_combout ),
	.cin(gnd),
	.combout(\C1|Step [12]),
	.cout());
// synopsys translate_off
defparam \C1|Step[12] .lut_mask = 16'hFA0A;
defparam \C1|Step[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N24
cycloneii_lcell_comb \C1|Add2~22 (
// Equation(s):
// \C1|Add2~22_combout  = (\C1|Step [13] & (!\C1|Add2~21 )) # (!\C1|Step [13] & ((\C1|Add2~21 ) # (GND)))
// \C1|Add2~23  = CARRY((!\C1|Add2~21 ) # (!\C1|Step [13]))

	.dataa(vcc),
	.datab(\C1|Step [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~21 ),
	.combout(\C1|Add2~22_combout ),
	.cout(\C1|Add2~23 ));
// synopsys translate_off
defparam \C1|Add2~22 .lut_mask = 16'h3C3F;
defparam \C1|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneii_lcell_comb \C1|Step[13]~53 (
// Equation(s):
// \C1|Step[13]~53_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~22_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~22_combout ))))

	.dataa(\C1|Add3~22_combout ),
	.datab(\C1|Add2~22_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[13]~53 .lut_mask = 16'h0CFA;
defparam \C1|Step[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneii_lcell_comb \C1|Step[13]~54 (
// Equation(s):
// \C1|Step[13]~54_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[13]~53_combout  & (\C1|Add1~26_combout )) # (!\C1|Step[13]~53_combout  & ((\C1|Add0~26_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[13]~53_combout ))))

	.dataa(\C1|Add1~26_combout ),
	.datab(\C1|Step[14]~12_combout ),
	.datac(\C1|Add0~26_combout ),
	.datad(\C1|Step[13]~53_combout ),
	.cin(gnd),
	.combout(\C1|Step[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[13]~54 .lut_mask = 16'hBBC0;
defparam \C1|Step[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneii_lcell_comb \C1|Add5~100 (
// Equation(s):
// \C1|Add5~100_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[13]~54_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~24_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\C1|Add4~24_combout ),
	.datac(\SwitchNanosub~combout ),
	.datad(\C1|Step[13]~54_combout ),
	.cin(gnd),
	.combout(\C1|Add5~100_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~100 .lut_mask = 16'hE040;
defparam \C1|Add5~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N26
cycloneii_lcell_comb \C1|Add5~29 (
// Equation(s):
// \C1|Add5~29_combout  = (\C1|Step [13] & ((GND) # (!\C1|Add5~28 ))) # (!\C1|Step [13] & (\C1|Add5~28  $ (GND)))
// \C1|Add5~30  = CARRY((\C1|Step [13]) # (!\C1|Add5~28 ))

	.dataa(vcc),
	.datab(\C1|Step [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~28 ),
	.combout(\C1|Add5~29_combout ),
	.cout(\C1|Add5~30 ));
// synopsys translate_off
defparam \C1|Add5~29 .lut_mask = 16'h3CCF;
defparam \C1|Add5~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneii_lcell_comb \C1|Add5~101 (
// Equation(s):
// \C1|Add5~101_combout  = (\C1|Add5~100_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~29_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~100_combout ),
	.datad(\C1|Add5~29_combout ),
	.cin(gnd),
	.combout(\C1|Add5~101_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~101 .lut_mask = 16'hF3F0;
defparam \C1|Add5~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneii_lcell_comb \C1|Step[13] (
// Equation(s):
// \C1|Step [13] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~101_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [13]))

	.dataa(vcc),
	.datab(\C1|Step [13]),
	.datac(\C1|Add5~101_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [13]),
	.cout());
// synopsys translate_off
defparam \C1|Step[13] .lut_mask = 16'hF0CC;
defparam \C1|Step[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N26
cycloneii_lcell_comb \C1|Add2~24 (
// Equation(s):
// \C1|Add2~24_combout  = (\C1|Step [14] & ((GND) # (!\C1|Add2~23 ))) # (!\C1|Step [14] & (\C1|Add2~23  $ (GND)))
// \C1|Add2~25  = CARRY((\C1|Step [14]) # (!\C1|Add2~23 ))

	.dataa(vcc),
	.datab(\C1|Step [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~23 ),
	.combout(\C1|Add2~24_combout ),
	.cout(\C1|Add2~25 ));
// synopsys translate_off
defparam \C1|Add2~24 .lut_mask = 16'h3CCF;
defparam \C1|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneii_lcell_comb \C1|Step[14]~51 (
// Equation(s):
// \C1|Step[14]~51_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~24_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~24_combout ))))

	.dataa(\C1|Add3~24_combout ),
	.datab(\C1|Add2~24_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[14]~51 .lut_mask = 16'h0CFA;
defparam \C1|Step[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneii_lcell_comb \C1|Step[14]~52 (
// Equation(s):
// \C1|Step[14]~52_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[14]~51_combout  & (\C1|Add1~28_combout )) # (!\C1|Step[14]~51_combout  & ((\C1|Add0~28_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[14]~51_combout ))))

	.dataa(\C1|Add1~28_combout ),
	.datab(\C1|Step[14]~12_combout ),
	.datac(\C1|Add0~28_combout ),
	.datad(\C1|Step[14]~51_combout ),
	.cin(gnd),
	.combout(\C1|Step[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[14]~52 .lut_mask = 16'hBBC0;
defparam \C1|Step[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneii_lcell_comb \C1|Add5~98 (
// Equation(s):
// \C1|Add5~98_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[14]~52_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~26_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~26_combout ),
	.datad(\C1|Step[14]~52_combout ),
	.cin(gnd),
	.combout(\C1|Add5~98_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~98 .lut_mask = 16'hC840;
defparam \C1|Add5~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N28
cycloneii_lcell_comb \C1|Add5~31 (
// Equation(s):
// \C1|Add5~31_combout  = (\C1|Step [14] & (\C1|Add5~30  & VCC)) # (!\C1|Step [14] & (!\C1|Add5~30 ))
// \C1|Add5~32  = CARRY((!\C1|Step [14] & !\C1|Add5~30 ))

	.dataa(\C1|Step [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~30 ),
	.combout(\C1|Add5~31_combout ),
	.cout(\C1|Add5~32 ));
// synopsys translate_off
defparam \C1|Add5~31 .lut_mask = 16'hA505;
defparam \C1|Add5~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneii_lcell_comb \C1|Add5~99 (
// Equation(s):
// \C1|Add5~99_combout  = (\C1|Add5~98_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~31_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~98_combout ),
	.datad(\C1|Add5~31_combout ),
	.cin(gnd),
	.combout(\C1|Add5~99_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~99 .lut_mask = 16'hF3F0;
defparam \C1|Add5~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneii_lcell_comb \C1|Step[14] (
// Equation(s):
// \C1|Step [14] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~99_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [14]))

	.dataa(vcc),
	.datab(\C1|Step [14]),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~99_combout ),
	.cin(gnd),
	.combout(\C1|Step [14]),
	.cout());
// synopsys translate_off
defparam \C1|Step[14] .lut_mask = 16'hFC0C;
defparam \C1|Step[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneii_lcell_comb \C1|Add0~30 (
// Equation(s):
// \C1|Add0~30_combout  = (\C1|Step [15] & (\C1|Add0~29  & VCC)) # (!\C1|Step [15] & (!\C1|Add0~29 ))
// \C1|Add0~31  = CARRY((!\C1|Step [15] & !\C1|Add0~29 ))

	.dataa(\C1|Step [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~29 ),
	.combout(\C1|Add0~30_combout ),
	.cout(\C1|Add0~31 ));
// synopsys translate_off
defparam \C1|Add0~30 .lut_mask = 16'hA505;
defparam \C1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N0
cycloneii_lcell_comb \C1|Add0~32 (
// Equation(s):
// \C1|Add0~32_combout  = (\C1|Step [16] & (\C1|Add0~31  $ (GND))) # (!\C1|Step [16] & (!\C1|Add0~31  & VCC))
// \C1|Add0~33  = CARRY((\C1|Step [16] & !\C1|Add0~31 ))

	.dataa(\C1|Step [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~31 ),
	.combout(\C1|Add0~32_combout ),
	.cout(\C1|Add0~33 ));
// synopsys translate_off
defparam \C1|Add0~32 .lut_mask = 16'hA50A;
defparam \C1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N30
cycloneii_lcell_comb \C1|Add5~33 (
// Equation(s):
// \C1|Add5~33_combout  = (\C1|Step [15] & ((GND) # (!\C1|Add5~32 ))) # (!\C1|Step [15] & (\C1|Add5~32  $ (GND)))
// \C1|Add5~34  = CARRY((\C1|Step [15]) # (!\C1|Add5~32 ))

	.dataa(vcc),
	.datab(\C1|Step [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~32 ),
	.combout(\C1|Add5~33_combout ),
	.cout(\C1|Add5~34 ));
// synopsys translate_off
defparam \C1|Add5~33 .lut_mask = 16'h3CCF;
defparam \C1|Add5~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
cycloneii_lcell_comb \C1|Add1~30 (
// Equation(s):
// \C1|Add1~30_combout  = (\C1|Step [15] & (!\C1|Add1~29 )) # (!\C1|Step [15] & ((\C1|Add1~29 ) # (GND)))
// \C1|Add1~31  = CARRY((!\C1|Add1~29 ) # (!\C1|Step [15]))

	.dataa(vcc),
	.datab(\C1|Step [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~29 ),
	.combout(\C1|Add1~30_combout ),
	.cout(\C1|Add1~31 ));
// synopsys translate_off
defparam \C1|Add1~30 .lut_mask = 16'h3C3F;
defparam \C1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N28
cycloneii_lcell_comb \C1|Add3~26 (
// Equation(s):
// \C1|Add3~26_combout  = (\C1|Step [15] & (\C1|Add3~25  & VCC)) # (!\C1|Step [15] & (!\C1|Add3~25 ))
// \C1|Add3~27  = CARRY((!\C1|Step [15] & !\C1|Add3~25 ))

	.dataa(vcc),
	.datab(\C1|Step [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~25 ),
	.combout(\C1|Add3~26_combout ),
	.cout(\C1|Add3~27 ));
// synopsys translate_off
defparam \C1|Add3~26 .lut_mask = 16'hC303;
defparam \C1|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
cycloneii_lcell_comb \C1|Step[15]~49 (
// Equation(s):
// \C1|Step[15]~49_combout  = (\C1|Step[14]~14_combout  & (\C1|Add2~26_combout  & ((!\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & (((\C1|Add3~26_combout ) # (\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add2~26_combout ),
	.datab(\C1|Add3~26_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[15]~49 .lut_mask = 16'h0FAC;
defparam \C1|Step[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N18
cycloneii_lcell_comb \C1|Step[15]~50 (
// Equation(s):
// \C1|Step[15]~50_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[15]~49_combout  & (\C1|Add1~30_combout )) # (!\C1|Step[15]~49_combout  & ((\C1|Add0~30_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[15]~49_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~30_combout ),
	.datac(\C1|Add0~30_combout ),
	.datad(\C1|Step[15]~49_combout ),
	.cin(gnd),
	.combout(\C1|Step[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[15]~50 .lut_mask = 16'hDDA0;
defparam \C1|Step[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N28
cycloneii_lcell_comb \C1|Add5~96 (
// Equation(s):
// \C1|Add5~96_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[15]~50_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~28_combout ))))

	.dataa(\C1|Add4~28_combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\SwitchNanosub~combout ),
	.datad(\C1|Step[15]~50_combout ),
	.cin(gnd),
	.combout(\C1|Add5~96_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~96 .lut_mask = 16'hE020;
defparam \C1|Add5~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N6
cycloneii_lcell_comb \C1|Add5~97 (
// Equation(s):
// \C1|Add5~97_combout  = (\C1|Add5~96_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~33_combout ))

	.dataa(\SwitchNanosub~combout ),
	.datab(vcc),
	.datac(\C1|Add5~33_combout ),
	.datad(\C1|Add5~96_combout ),
	.cin(gnd),
	.combout(\C1|Add5~97_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~97 .lut_mask = 16'hFF50;
defparam \C1|Add5~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
cycloneii_lcell_comb \C1|Step[15] (
// Equation(s):
// \C1|Step [15] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~97_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [15]))

	.dataa(\C1|Step [15]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~97_combout ),
	.cin(gnd),
	.combout(\C1|Step [15]),
	.cout());
// synopsys translate_off
defparam \C1|Step[15] .lut_mask = 16'hFA0A;
defparam \C1|Step[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N30
cycloneii_lcell_comb \C1|Add3~28 (
// Equation(s):
// \C1|Add3~28_combout  = (\C1|Step [16] & (\C1|Add3~27  $ (GND))) # (!\C1|Step [16] & (!\C1|Add3~27  & VCC))
// \C1|Add3~29  = CARRY((\C1|Step [16] & !\C1|Add3~27 ))

	.dataa(vcc),
	.datab(\C1|Step [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~27 ),
	.combout(\C1|Add3~28_combout ),
	.cout(\C1|Add3~29 ));
// synopsys translate_off
defparam \C1|Add3~28 .lut_mask = 16'hC30C;
defparam \C1|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
cycloneii_lcell_comb \C1|Step[16]~47 (
// Equation(s):
// \C1|Step[16]~47_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & (\C1|Add2~28_combout )) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~28_combout )))))

	.dataa(\C1|Add2~28_combout ),
	.datab(\C1|Add3~28_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[16]~47 .lut_mask = 16'h0AFC;
defparam \C1|Step[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
cycloneii_lcell_comb \C1|Step[16]~48 (
// Equation(s):
// \C1|Step[16]~48_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[16]~47_combout  & (\C1|Add1~32_combout )) # (!\C1|Step[16]~47_combout  & ((\C1|Add0~32_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[16]~47_combout ))))

	.dataa(\C1|Add1~32_combout ),
	.datab(\C1|Step[14]~12_combout ),
	.datac(\C1|Add0~32_combout ),
	.datad(\C1|Step[16]~47_combout ),
	.cin(gnd),
	.combout(\C1|Step[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[16]~48 .lut_mask = 16'hBBC0;
defparam \C1|Step[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
cycloneii_lcell_comb \C1|Add5~94 (
// Equation(s):
// \C1|Add5~94_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[16]~48_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~30_combout ))))

	.dataa(\SwitchNanosub~combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\C1|Add4~30_combout ),
	.datad(\C1|Step[16]~48_combout ),
	.cin(gnd),
	.combout(\C1|Add5~94_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~94 .lut_mask = 16'hA820;
defparam \C1|Add5~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneii_lcell_comb \C1|Add5~95 (
// Equation(s):
// \C1|Add5~95_combout  = (\C1|Add5~94_combout ) # ((\C1|Add5~35_combout  & !\SwitchNanosub~combout ))

	.dataa(\C1|Add5~35_combout ),
	.datab(vcc),
	.datac(\SwitchNanosub~combout ),
	.datad(\C1|Add5~94_combout ),
	.cin(gnd),
	.combout(\C1|Add5~95_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~95 .lut_mask = 16'hFF0A;
defparam \C1|Add5~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
cycloneii_lcell_comb \C1|Step[16] (
// Equation(s):
// \C1|Step [16] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~95_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [16]))

	.dataa(vcc),
	.datab(\C1|Step [16]),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~95_combout ),
	.cin(gnd),
	.combout(\C1|Step [16]),
	.cout());
// synopsys translate_off
defparam \C1|Step[16] .lut_mask = 16'hFC0C;
defparam \C1|Step[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N2
cycloneii_lcell_comb \C1|Add5~37 (
// Equation(s):
// \C1|Add5~37_combout  = (\C1|Step [17] & ((GND) # (!\C1|Add5~36 ))) # (!\C1|Step [17] & (\C1|Add5~36  $ (GND)))
// \C1|Add5~38  = CARRY((\C1|Step [17]) # (!\C1|Add5~36 ))

	.dataa(\C1|Step [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~36 ),
	.combout(\C1|Add5~37_combout ),
	.cout(\C1|Add5~38 ));
// synopsys translate_off
defparam \C1|Add5~37 .lut_mask = 16'h5AAF;
defparam \C1|Add5~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N4
cycloneii_lcell_comb \C1|Add5~39 (
// Equation(s):
// \C1|Add5~39_combout  = (\C1|Step [18] & (\C1|Add5~38  & VCC)) # (!\C1|Step [18] & (!\C1|Add5~38 ))
// \C1|Add5~40  = CARRY((!\C1|Step [18] & !\C1|Add5~38 ))

	.dataa(\C1|Step [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~38 ),
	.combout(\C1|Add5~39_combout ),
	.cout(\C1|Add5~40 ));
// synopsys translate_off
defparam \C1|Add5~39 .lut_mask = 16'hA505;
defparam \C1|Add5~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N6
cycloneii_lcell_comb \C1|Add5~41 (
// Equation(s):
// \C1|Add5~41_combout  = (\C1|Step [19] & ((GND) # (!\C1|Add5~40 ))) # (!\C1|Step [19] & (\C1|Add5~40  $ (GND)))
// \C1|Add5~42  = CARRY((\C1|Step [19]) # (!\C1|Add5~40 ))

	.dataa(\C1|Step [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~40 ),
	.combout(\C1|Add5~41_combout ),
	.cout(\C1|Add5~42 ));
// synopsys translate_off
defparam \C1|Add5~41 .lut_mask = 16'h5AAF;
defparam \C1|Add5~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N8
cycloneii_lcell_comb \C1|Add5~43 (
// Equation(s):
// \C1|Add5~43_combout  = (\C1|Step [20] & (\C1|Add5~42  & VCC)) # (!\C1|Step [20] & (!\C1|Add5~42 ))
// \C1|Add5~44  = CARRY((!\C1|Step [20] & !\C1|Add5~42 ))

	.dataa(vcc),
	.datab(\C1|Step [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~42 ),
	.combout(\C1|Add5~43_combout ),
	.cout(\C1|Add5~44 ));
// synopsys translate_off
defparam \C1|Add5~43 .lut_mask = 16'hC303;
defparam \C1|Add5~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
cycloneii_lcell_comb \C1|Add0~34 (
// Equation(s):
// \C1|Add0~34_combout  = (\C1|Step [17] & (!\C1|Add0~33 )) # (!\C1|Step [17] & ((\C1|Add0~33 ) # (GND)))
// \C1|Add0~35  = CARRY((!\C1|Add0~33 ) # (!\C1|Step [17]))

	.dataa(vcc),
	.datab(\C1|Step [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~33 ),
	.combout(\C1|Add0~34_combout ),
	.cout(\C1|Add0~35 ));
// synopsys translate_off
defparam \C1|Add0~34 .lut_mask = 16'h3C3F;
defparam \C1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N2
cycloneii_lcell_comb \C1|Add1~34 (
// Equation(s):
// \C1|Add1~34_combout  = (\C1|Step [17] & (\C1|Add1~33  & VCC)) # (!\C1|Step [17] & (!\C1|Add1~33 ))
// \C1|Add1~35  = CARRY((!\C1|Step [17] & !\C1|Add1~33 ))

	.dataa(vcc),
	.datab(\C1|Step [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~33 ),
	.combout(\C1|Add1~34_combout ),
	.cout(\C1|Add1~35 ));
// synopsys translate_off
defparam \C1|Add1~34 .lut_mask = 16'hC303;
defparam \C1|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cycloneii_lcell_comb \C1|Step[17]~46 (
// Equation(s):
// \C1|Step[17]~46_combout  = (\C1|Step[17]~45_combout  & (((\C1|Add1~34_combout )) # (!\C1|Step[14]~12_combout ))) # (!\C1|Step[17]~45_combout  & (\C1|Step[14]~12_combout  & (\C1|Add0~34_combout )))

	.dataa(\C1|Step[17]~45_combout ),
	.datab(\C1|Step[14]~12_combout ),
	.datac(\C1|Add0~34_combout ),
	.datad(\C1|Add1~34_combout ),
	.cin(gnd),
	.combout(\C1|Step[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[17]~46 .lut_mask = 16'hEA62;
defparam \C1|Step[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N2
cycloneii_lcell_comb \C1|Add4~32 (
// Equation(s):
// \C1|Add4~32_combout  = (\C1|Step [17] & (\C1|Add4~31  $ (GND))) # (!\C1|Step [17] & (!\C1|Add4~31  & VCC))
// \C1|Add4~33  = CARRY((\C1|Step [17] & !\C1|Add4~31 ))

	.dataa(vcc),
	.datab(\C1|Step [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~31 ),
	.combout(\C1|Add4~32_combout ),
	.cout(\C1|Add4~33 ));
// synopsys translate_off
defparam \C1|Add4~32 .lut_mask = 16'hC30C;
defparam \C1|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N8
cycloneii_lcell_comb \C1|Add5~92 (
// Equation(s):
// \C1|Add5~92_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & (\C1|Step[17]~46_combout )) # (!\SwitchNanoadd~combout  & ((\C1|Add4~32_combout )))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Step[17]~46_combout ),
	.datad(\C1|Add4~32_combout ),
	.cin(gnd),
	.combout(\C1|Add5~92_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~92 .lut_mask = 16'hC480;
defparam \C1|Add5~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N10
cycloneii_lcell_comb \C1|Add5~93 (
// Equation(s):
// \C1|Add5~93_combout  = (\C1|Add5~92_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~37_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~92_combout ),
	.datad(\C1|Add5~37_combout ),
	.cin(gnd),
	.combout(\C1|Add5~93_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~93 .lut_mask = 16'hF3F0;
defparam \C1|Add5~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
cycloneii_lcell_comb \C1|Step[17] (
// Equation(s):
// \C1|Step [17] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~93_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [17]))

	.dataa(vcc),
	.datab(\C1|Step [17]),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~93_combout ),
	.cin(gnd),
	.combout(\C1|Step [17]),
	.cout());
// synopsys translate_off
defparam \C1|Step[17] .lut_mask = 16'hFC0C;
defparam \C1|Step[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N4
cycloneii_lcell_comb \C1|Add4~34 (
// Equation(s):
// \C1|Add4~34_combout  = (\C1|Step [18] & (!\C1|Add4~33 )) # (!\C1|Step [18] & ((\C1|Add4~33 ) # (GND)))
// \C1|Add4~35  = CARRY((!\C1|Add4~33 ) # (!\C1|Step [18]))

	.dataa(vcc),
	.datab(\C1|Step [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~33 ),
	.combout(\C1|Add4~34_combout ),
	.cout(\C1|Add4~35 ));
// synopsys translate_off
defparam \C1|Add4~34 .lut_mask = 16'h3C3F;
defparam \C1|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N2
cycloneii_lcell_comb \C1|Add2~32 (
// Equation(s):
// \C1|Add2~32_combout  = (\C1|Step [18] & (\C1|Add2~31  $ (GND))) # (!\C1|Step [18] & (!\C1|Add2~31  & VCC))
// \C1|Add2~33  = CARRY((\C1|Step [18] & !\C1|Add2~31 ))

	.dataa(\C1|Step [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~31 ),
	.combout(\C1|Add2~32_combout ),
	.cout(\C1|Add2~33 ));
// synopsys translate_off
defparam \C1|Add2~32 .lut_mask = 16'hA50A;
defparam \C1|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
cycloneii_lcell_comb \C1|Step[18]~43 (
// Equation(s):
// \C1|Step[18]~43_combout  = (\C1|Step[14]~14_combout  & (((\C1|Add2~32_combout  & !\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~32_combout ) # ((\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add3~32_combout ),
	.datab(\C1|Add2~32_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[18]~43 .lut_mask = 16'h0FCA;
defparam \C1|Step[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N4
cycloneii_lcell_comb \C1|Add1~36 (
// Equation(s):
// \C1|Add1~36_combout  = (\C1|Step [18] & ((GND) # (!\C1|Add1~35 ))) # (!\C1|Step [18] & (\C1|Add1~35  $ (GND)))
// \C1|Add1~37  = CARRY((\C1|Step [18]) # (!\C1|Add1~35 ))

	.dataa(vcc),
	.datab(\C1|Step [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~35 ),
	.combout(\C1|Add1~36_combout ),
	.cout(\C1|Add1~37 ));
// synopsys translate_off
defparam \C1|Add1~36 .lut_mask = 16'h3CCF;
defparam \C1|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N4
cycloneii_lcell_comb \C1|Add0~36 (
// Equation(s):
// \C1|Add0~36_combout  = (\C1|Step [18] & (\C1|Add0~35  $ (GND))) # (!\C1|Step [18] & (!\C1|Add0~35  & VCC))
// \C1|Add0~37  = CARRY((\C1|Step [18] & !\C1|Add0~35 ))

	.dataa(vcc),
	.datab(\C1|Step [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~35 ),
	.combout(\C1|Add0~36_combout ),
	.cout(\C1|Add0~37 ));
// synopsys translate_off
defparam \C1|Add0~36 .lut_mask = 16'hC30C;
defparam \C1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
cycloneii_lcell_comb \C1|Step[18]~44 (
// Equation(s):
// \C1|Step[18]~44_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[18]~43_combout  & (\C1|Add1~36_combout )) # (!\C1|Step[18]~43_combout  & ((\C1|Add0~36_combout ))))) # (!\C1|Step[14]~12_combout  & (\C1|Step[18]~43_combout ))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Step[18]~43_combout ),
	.datac(\C1|Add1~36_combout ),
	.datad(\C1|Add0~36_combout ),
	.cin(gnd),
	.combout(\C1|Step[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[18]~44 .lut_mask = 16'hE6C4;
defparam \C1|Step[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
cycloneii_lcell_comb \C1|Add5~90 (
// Equation(s):
// \C1|Add5~90_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[18]~44_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~34_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~34_combout ),
	.datad(\C1|Step[18]~44_combout ),
	.cin(gnd),
	.combout(\C1|Add5~90_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~90 .lut_mask = 16'hC840;
defparam \C1|Add5~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N14
cycloneii_lcell_comb \C1|Add5~91 (
// Equation(s):
// \C1|Add5~91_combout  = (\C1|Add5~90_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~39_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~90_combout ),
	.datad(\C1|Add5~39_combout ),
	.cin(gnd),
	.combout(\C1|Add5~91_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~91 .lut_mask = 16'hF3F0;
defparam \C1|Add5~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
cycloneii_lcell_comb \C1|Step[18] (
// Equation(s):
// \C1|Step [18] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~91_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [18]))

	.dataa(vcc),
	.datab(\C1|Step [18]),
	.datac(\C1|Add5~91_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [18]),
	.cout());
// synopsys translate_off
defparam \C1|Step[18] .lut_mask = 16'hF0CC;
defparam \C1|Step[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N6
cycloneii_lcell_comb \C1|Add4~36 (
// Equation(s):
// \C1|Add4~36_combout  = (\C1|Step [19] & (\C1|Add4~35  $ (GND))) # (!\C1|Step [19] & (!\C1|Add4~35  & VCC))
// \C1|Add4~37  = CARRY((\C1|Step [19] & !\C1|Add4~35 ))

	.dataa(\C1|Step [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~35 ),
	.combout(\C1|Add4~36_combout ),
	.cout(\C1|Add4~37 ));
// synopsys translate_off
defparam \C1|Add4~36 .lut_mask = 16'hA50A;
defparam \C1|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N6
cycloneii_lcell_comb \C1|Add1~38 (
// Equation(s):
// \C1|Add1~38_combout  = (\C1|Step [19] & (\C1|Add1~37  & VCC)) # (!\C1|Step [19] & (!\C1|Add1~37 ))
// \C1|Add1~39  = CARRY((!\C1|Step [19] & !\C1|Add1~37 ))

	.dataa(vcc),
	.datab(\C1|Step [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~37 ),
	.combout(\C1|Add1~38_combout ),
	.cout(\C1|Add1~39 ));
// synopsys translate_off
defparam \C1|Add1~38 .lut_mask = 16'hC303;
defparam \C1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
cycloneii_lcell_comb \C1|Add0~38 (
// Equation(s):
// \C1|Add0~38_combout  = (\C1|Step [19] & (!\C1|Add0~37 )) # (!\C1|Step [19] & ((\C1|Add0~37 ) # (GND)))
// \C1|Add0~39  = CARRY((!\C1|Add0~37 ) # (!\C1|Step [19]))

	.dataa(vcc),
	.datab(\C1|Step [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~37 ),
	.combout(\C1|Add0~38_combout ),
	.cout(\C1|Add0~39 ));
// synopsys translate_off
defparam \C1|Add0~38 .lut_mask = 16'h3C3F;
defparam \C1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N4
cycloneii_lcell_comb \C1|Add2~34 (
// Equation(s):
// \C1|Add2~34_combout  = (\C1|Step [19] & (!\C1|Add2~33 )) # (!\C1|Step [19] & ((\C1|Add2~33 ) # (GND)))
// \C1|Add2~35  = CARRY((!\C1|Add2~33 ) # (!\C1|Step [19]))

	.dataa(\C1|Step [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~33 ),
	.combout(\C1|Add2~34_combout ),
	.cout(\C1|Add2~35 ));
// synopsys translate_off
defparam \C1|Add2~34 .lut_mask = 16'h5A5F;
defparam \C1|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N28
cycloneii_lcell_comb \C1|Step[19]~41 (
// Equation(s):
// \C1|Step[19]~41_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~34_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~34_combout ))))

	.dataa(\C1|Add3~34_combout ),
	.datab(\C1|Add2~34_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[19]~41 .lut_mask = 16'h0CFA;
defparam \C1|Step[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N26
cycloneii_lcell_comb \C1|Step[19]~42 (
// Equation(s):
// \C1|Step[19]~42_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[19]~41_combout  & (\C1|Add1~38_combout )) # (!\C1|Step[19]~41_combout  & ((\C1|Add0~38_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[19]~41_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~38_combout ),
	.datac(\C1|Add0~38_combout ),
	.datad(\C1|Step[19]~41_combout ),
	.cin(gnd),
	.combout(\C1|Step[19]~42_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[19]~42 .lut_mask = 16'hDDA0;
defparam \C1|Step[19]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N12
cycloneii_lcell_comb \C1|Add5~88 (
// Equation(s):
// \C1|Add5~88_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[19]~42_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~36_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~36_combout ),
	.datad(\C1|Step[19]~42_combout ),
	.cin(gnd),
	.combout(\C1|Add5~88_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~88 .lut_mask = 16'hC840;
defparam \C1|Add5~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N14
cycloneii_lcell_comb \C1|Add5~89 (
// Equation(s):
// \C1|Add5~89_combout  = (\C1|Add5~88_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~41_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~41_combout ),
	.datad(\C1|Add5~88_combout ),
	.cin(gnd),
	.combout(\C1|Add5~89_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~89 .lut_mask = 16'hFF30;
defparam \C1|Add5~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N16
cycloneii_lcell_comb \C1|Step[19] (
// Equation(s):
// \C1|Step [19] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~89_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [19]))

	.dataa(\C1|Step [19]),
	.datab(vcc),
	.datac(\C1|Add5~89_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [19]),
	.cout());
// synopsys translate_off
defparam \C1|Step[19] .lut_mask = 16'hF0AA;
defparam \C1|Step[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N8
cycloneii_lcell_comb \C1|Add1~40 (
// Equation(s):
// \C1|Add1~40_combout  = (\C1|Step [20] & ((GND) # (!\C1|Add1~39 ))) # (!\C1|Step [20] & (\C1|Add1~39  $ (GND)))
// \C1|Add1~41  = CARRY((\C1|Step [20]) # (!\C1|Add1~39 ))

	.dataa(\C1|Step [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~39 ),
	.combout(\C1|Add1~40_combout ),
	.cout(\C1|Add1~41 ));
// synopsys translate_off
defparam \C1|Add1~40 .lut_mask = 16'h5AAF;
defparam \C1|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N6
cycloneii_lcell_comb \C1|Add3~36 (
// Equation(s):
// \C1|Add3~36_combout  = (\C1|Step [20] & ((GND) # (!\C1|Add3~35 ))) # (!\C1|Step [20] & (\C1|Add3~35  $ (GND)))
// \C1|Add3~37  = CARRY((\C1|Step [20]) # (!\C1|Add3~35 ))

	.dataa(vcc),
	.datab(\C1|Step [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~35 ),
	.combout(\C1|Add3~36_combout ),
	.cout(\C1|Add3~37 ));
// synopsys translate_off
defparam \C1|Add3~36 .lut_mask = 16'h3CCF;
defparam \C1|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N20
cycloneii_lcell_comb \C1|Step[20]~39 (
// Equation(s):
// \C1|Step[20]~39_combout  = (\C1|Step[14]~14_combout  & (\C1|Add2~36_combout  & ((!\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & (((\C1|Add3~36_combout ) # (\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add2~36_combout ),
	.datab(\C1|Add3~36_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[20]~39 .lut_mask = 16'h0FAC;
defparam \C1|Step[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
cycloneii_lcell_comb \C1|Add0~40 (
// Equation(s):
// \C1|Add0~40_combout  = (\C1|Step [20] & (\C1|Add0~39  $ (GND))) # (!\C1|Step [20] & (!\C1|Add0~39  & VCC))
// \C1|Add0~41  = CARRY((\C1|Step [20] & !\C1|Add0~39 ))

	.dataa(vcc),
	.datab(\C1|Step [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~39 ),
	.combout(\C1|Add0~40_combout ),
	.cout(\C1|Add0~41 ));
// synopsys translate_off
defparam \C1|Add0~40 .lut_mask = 16'hC30C;
defparam \C1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N10
cycloneii_lcell_comb \C1|Step[20]~40 (
// Equation(s):
// \C1|Step[20]~40_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[20]~39_combout  & (\C1|Add1~40_combout )) # (!\C1|Step[20]~39_combout  & ((\C1|Add0~40_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[20]~39_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~40_combout ),
	.datac(\C1|Step[20]~39_combout ),
	.datad(\C1|Add0~40_combout ),
	.cin(gnd),
	.combout(\C1|Step[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[20]~40 .lut_mask = 16'hDAD0;
defparam \C1|Step[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N12
cycloneii_lcell_comb \C1|Add5~86 (
// Equation(s):
// \C1|Add5~86_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[20]~40_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~38_combout ))))

	.dataa(\C1|Add4~38_combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\SwitchNanosub~combout ),
	.datad(\C1|Step[20]~40_combout ),
	.cin(gnd),
	.combout(\C1|Add5~86_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~86 .lut_mask = 16'hE020;
defparam \C1|Add5~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N14
cycloneii_lcell_comb \C1|Add5~87 (
// Equation(s):
// \C1|Add5~87_combout  = (\C1|Add5~86_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~43_combout ))

	.dataa(\SwitchNanosub~combout ),
	.datab(vcc),
	.datac(\C1|Add5~43_combout ),
	.datad(\C1|Add5~86_combout ),
	.cin(gnd),
	.combout(\C1|Add5~87_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~87 .lut_mask = 16'hFF50;
defparam \C1|Add5~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N22
cycloneii_lcell_comb \C1|Step[20] (
// Equation(s):
// \C1|Step [20] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~87_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [20]))

	.dataa(vcc),
	.datab(\C1|Step [20]),
	.datac(\C1|Add5~87_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [20]),
	.cout());
// synopsys translate_off
defparam \C1|Step[20] .lut_mask = 16'hF0CC;
defparam \C1|Step[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N10
cycloneii_lcell_comb \C1|Add4~40 (
// Equation(s):
// \C1|Add4~40_combout  = (\C1|Step [21] & (\C1|Add4~39  $ (GND))) # (!\C1|Step [21] & (!\C1|Add4~39  & VCC))
// \C1|Add4~41  = CARRY((\C1|Step [21] & !\C1|Add4~39 ))

	.dataa(vcc),
	.datab(\C1|Step [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~39 ),
	.combout(\C1|Add4~40_combout ),
	.cout(\C1|Add4~41 ));
// synopsys translate_off
defparam \C1|Add4~40 .lut_mask = 16'hC30C;
defparam \C1|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N10
cycloneii_lcell_comb \C1|Add1~42 (
// Equation(s):
// \C1|Add1~42_combout  = (\C1|Step [21] & (!\C1|Add1~41 )) # (!\C1|Step [21] & ((\C1|Add1~41 ) # (GND)))
// \C1|Add1~43  = CARRY((!\C1|Add1~41 ) # (!\C1|Step [21]))

	.dataa(\C1|Step [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~41 ),
	.combout(\C1|Add1~42_combout ),
	.cout(\C1|Add1~43 ));
// synopsys translate_off
defparam \C1|Add1~42 .lut_mask = 16'h5A5F;
defparam \C1|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N10
cycloneii_lcell_comb \C1|Add0~42 (
// Equation(s):
// \C1|Add0~42_combout  = (\C1|Step [21] & (\C1|Add0~41  & VCC)) # (!\C1|Step [21] & (!\C1|Add0~41 ))
// \C1|Add0~43  = CARRY((!\C1|Step [21] & !\C1|Add0~41 ))

	.dataa(\C1|Step [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~41 ),
	.combout(\C1|Add0~42_combout ),
	.cout(\C1|Add0~43 ));
// synopsys translate_off
defparam \C1|Add0~42 .lut_mask = 16'hA505;
defparam \C1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N8
cycloneii_lcell_comb \C1|Add2~38 (
// Equation(s):
// \C1|Add2~38_combout  = (\C1|Step [21] & (!\C1|Add2~37 )) # (!\C1|Step [21] & ((\C1|Add2~37 ) # (GND)))
// \C1|Add2~39  = CARRY((!\C1|Add2~37 ) # (!\C1|Step [21]))

	.dataa(vcc),
	.datab(\C1|Step [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~37 ),
	.combout(\C1|Add2~38_combout ),
	.cout(\C1|Add2~39 ));
// synopsys translate_off
defparam \C1|Add2~38 .lut_mask = 16'h3C3F;
defparam \C1|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N28
cycloneii_lcell_comb \C1|Step[21]~37 (
// Equation(s):
// \C1|Step[21]~37_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~38_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~38_combout ))))

	.dataa(\C1|Add3~38_combout ),
	.datab(\C1|Add2~38_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[21]~37_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[21]~37 .lut_mask = 16'h0CFA;
defparam \C1|Step[21]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N18
cycloneii_lcell_comb \C1|Step[21]~38 (
// Equation(s):
// \C1|Step[21]~38_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[21]~37_combout  & (\C1|Add1~42_combout )) # (!\C1|Step[21]~37_combout  & ((\C1|Add0~42_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[21]~37_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~42_combout ),
	.datac(\C1|Add0~42_combout ),
	.datad(\C1|Step[21]~37_combout ),
	.cin(gnd),
	.combout(\C1|Step[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[21]~38 .lut_mask = 16'hDDA0;
defparam \C1|Step[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
cycloneii_lcell_comb \C1|Add5~84 (
// Equation(s):
// \C1|Add5~84_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[21]~38_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~40_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~40_combout ),
	.datad(\C1|Step[21]~38_combout ),
	.cin(gnd),
	.combout(\C1|Add5~84_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~84 .lut_mask = 16'hC840;
defparam \C1|Add5~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N10
cycloneii_lcell_comb \C1|Add5~45 (
// Equation(s):
// \C1|Add5~45_combout  = (\C1|Step [21] & ((GND) # (!\C1|Add5~44 ))) # (!\C1|Step [21] & (\C1|Add5~44  $ (GND)))
// \C1|Add5~46  = CARRY((\C1|Step [21]) # (!\C1|Add5~44 ))

	.dataa(vcc),
	.datab(\C1|Step [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~44 ),
	.combout(\C1|Add5~45_combout ),
	.cout(\C1|Add5~46 ));
// synopsys translate_off
defparam \C1|Add5~45 .lut_mask = 16'h3CCF;
defparam \C1|Add5~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N14
cycloneii_lcell_comb \C1|Add5~85 (
// Equation(s):
// \C1|Add5~85_combout  = (\C1|Add5~84_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~45_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~84_combout ),
	.datad(\C1|Add5~45_combout ),
	.cin(gnd),
	.combout(\C1|Add5~85_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~85 .lut_mask = 16'hF3F0;
defparam \C1|Add5~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N6
cycloneii_lcell_comb \C1|Step[21] (
// Equation(s):
// \C1|Step [21] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~85_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [21]))

	.dataa(\C1|Step [21]),
	.datab(vcc),
	.datac(\C1|Add5~85_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [21]),
	.cout());
// synopsys translate_off
defparam \C1|Step[21] .lut_mask = 16'hF0AA;
defparam \C1|Step[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N14
cycloneii_lcell_comb \C1|Add4~44 (
// Equation(s):
// \C1|Add4~44_combout  = (\C1|Step [23] & (\C1|Add4~43  $ (GND))) # (!\C1|Step [23] & (!\C1|Add4~43  & VCC))
// \C1|Add4~45  = CARRY((\C1|Step [23] & !\C1|Add4~43 ))

	.dataa(\C1|Step [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~43 ),
	.combout(\C1|Add4~44_combout ),
	.cout(\C1|Add4~45 ));
// synopsys translate_off
defparam \C1|Add4~44 .lut_mask = 16'hA50A;
defparam \C1|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N16
cycloneii_lcell_comb \C1|Add4~46 (
// Equation(s):
// \C1|Add4~46_combout  = (\C1|Step [24] & (!\C1|Add4~45 )) # (!\C1|Step [24] & ((\C1|Add4~45 ) # (GND)))
// \C1|Add4~47  = CARRY((!\C1|Add4~45 ) # (!\C1|Step [24]))

	.dataa(vcc),
	.datab(\C1|Step [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~45 ),
	.combout(\C1|Add4~46_combout ),
	.cout(\C1|Add4~47 ));
// synopsys translate_off
defparam \C1|Add4~46 .lut_mask = 16'h3C3F;
defparam \C1|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N12
cycloneii_lcell_comb \C1|Add1~44 (
// Equation(s):
// \C1|Add1~44_combout  = (\C1|Step [22] & ((GND) # (!\C1|Add1~43 ))) # (!\C1|Step [22] & (\C1|Add1~43  $ (GND)))
// \C1|Add1~45  = CARRY((\C1|Step [22]) # (!\C1|Add1~43 ))

	.dataa(\C1|Step [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~43 ),
	.combout(\C1|Add1~44_combout ),
	.cout(\C1|Add1~45 ));
// synopsys translate_off
defparam \C1|Add1~44 .lut_mask = 16'h5AAF;
defparam \C1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N10
cycloneii_lcell_comb \C1|Add2~40 (
// Equation(s):
// \C1|Add2~40_combout  = (\C1|Step [22] & (\C1|Add2~39  $ (GND))) # (!\C1|Step [22] & (!\C1|Add2~39  & VCC))
// \C1|Add2~41  = CARRY((\C1|Step [22] & !\C1|Add2~39 ))

	.dataa(vcc),
	.datab(\C1|Step [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~39 ),
	.combout(\C1|Add2~40_combout ),
	.cout(\C1|Add2~41 ));
// synopsys translate_off
defparam \C1|Add2~40 .lut_mask = 16'hC30C;
defparam \C1|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N8
cycloneii_lcell_comb \C1|Step[22]~35 (
// Equation(s):
// \C1|Step[22]~35_combout  = (\C1|Step[14]~14_combout  & (((\C1|Add2~40_combout  & !\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~40_combout ) # ((\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add3~40_combout ),
	.datab(\C1|Add2~40_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[22]~35_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[22]~35 .lut_mask = 16'h0FCA;
defparam \C1|Step[22]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
cycloneii_lcell_comb \C1|Add0~44 (
// Equation(s):
// \C1|Add0~44_combout  = (\C1|Step [22] & (\C1|Add0~43  $ (GND))) # (!\C1|Step [22] & (!\C1|Add0~43  & VCC))
// \C1|Add0~45  = CARRY((\C1|Step [22] & !\C1|Add0~43 ))

	.dataa(vcc),
	.datab(\C1|Step [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~43 ),
	.combout(\C1|Add0~44_combout ),
	.cout(\C1|Add0~45 ));
// synopsys translate_off
defparam \C1|Add0~44 .lut_mask = 16'hC30C;
defparam \C1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N30
cycloneii_lcell_comb \C1|Step[22]~36 (
// Equation(s):
// \C1|Step[22]~36_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[22]~35_combout  & (\C1|Add1~44_combout )) # (!\C1|Step[22]~35_combout  & ((\C1|Add0~44_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[22]~35_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~44_combout ),
	.datac(\C1|Step[22]~35_combout ),
	.datad(\C1|Add0~44_combout ),
	.cin(gnd),
	.combout(\C1|Step[22]~36_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[22]~36 .lut_mask = 16'hDAD0;
defparam \C1|Step[22]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N24
cycloneii_lcell_comb \C1|Add5~82 (
// Equation(s):
// \C1|Add5~82_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[22]~36_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~42_combout ))))

	.dataa(\C1|Add4~42_combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\SwitchNanosub~combout ),
	.datad(\C1|Step[22]~36_combout ),
	.cin(gnd),
	.combout(\C1|Add5~82_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~82 .lut_mask = 16'hE020;
defparam \C1|Add5~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N12
cycloneii_lcell_comb \C1|Add5~47 (
// Equation(s):
// \C1|Add5~47_combout  = (\C1|Step [22] & (\C1|Add5~46  & VCC)) # (!\C1|Step [22] & (!\C1|Add5~46 ))
// \C1|Add5~48  = CARRY((!\C1|Step [22] & !\C1|Add5~46 ))

	.dataa(vcc),
	.datab(\C1|Step [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~46 ),
	.combout(\C1|Add5~47_combout ),
	.cout(\C1|Add5~48 ));
// synopsys translate_off
defparam \C1|Add5~47 .lut_mask = 16'hC303;
defparam \C1|Add5~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N26
cycloneii_lcell_comb \C1|Add5~83 (
// Equation(s):
// \C1|Add5~83_combout  = (\C1|Add5~82_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~47_combout ))

	.dataa(\SwitchNanosub~combout ),
	.datab(vcc),
	.datac(\C1|Add5~82_combout ),
	.datad(\C1|Add5~47_combout ),
	.cin(gnd),
	.combout(\C1|Add5~83_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~83 .lut_mask = 16'hF5F0;
defparam \C1|Add5~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N4
cycloneii_lcell_comb \C1|Step[22] (
// Equation(s):
// \C1|Step [22] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~83_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [22]))

	.dataa(vcc),
	.datab(\C1|Step [22]),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~83_combout ),
	.cin(gnd),
	.combout(\C1|Step [22]),
	.cout());
// synopsys translate_off
defparam \C1|Step[22] .lut_mask = 16'hFC0C;
defparam \C1|Step[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N12
cycloneii_lcell_comb \C1|Add2~42 (
// Equation(s):
// \C1|Add2~42_combout  = (\C1|Step [23] & (!\C1|Add2~41 )) # (!\C1|Step [23] & ((\C1|Add2~41 ) # (GND)))
// \C1|Add2~43  = CARRY((!\C1|Add2~41 ) # (!\C1|Step [23]))

	.dataa(vcc),
	.datab(\C1|Step [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~41 ),
	.combout(\C1|Add2~42_combout ),
	.cout(\C1|Add2~43 ));
// synopsys translate_off
defparam \C1|Add2~42 .lut_mask = 16'h3C3F;
defparam \C1|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N20
cycloneii_lcell_comb \C1|Step[23]~33 (
// Equation(s):
// \C1|Step[23]~33_combout  = (\C1|Step[14]~14_combout  & (((\C1|Add2~42_combout  & !\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~42_combout ) # ((\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add3~42_combout ),
	.datab(\C1|Add2~42_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[23]~33_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[23]~33 .lut_mask = 16'h0FCA;
defparam \C1|Step[23]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N14
cycloneii_lcell_comb \C1|Add1~46 (
// Equation(s):
// \C1|Add1~46_combout  = (\C1|Step [23] & (\C1|Add1~45  & VCC)) # (!\C1|Step [23] & (!\C1|Add1~45 ))
// \C1|Add1~47  = CARRY((!\C1|Step [23] & !\C1|Add1~45 ))

	.dataa(vcc),
	.datab(\C1|Step [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~45 ),
	.combout(\C1|Add1~46_combout ),
	.cout(\C1|Add1~47 ));
// synopsys translate_off
defparam \C1|Add1~46 .lut_mask = 16'hC303;
defparam \C1|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N26
cycloneii_lcell_comb \C1|Step[23]~34 (
// Equation(s):
// \C1|Step[23]~34_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[23]~33_combout  & ((\C1|Add1~46_combout ))) # (!\C1|Step[23]~33_combout  & (\C1|Add0~46_combout )))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[23]~33_combout ))))

	.dataa(\C1|Add0~46_combout ),
	.datab(\C1|Step[14]~12_combout ),
	.datac(\C1|Step[23]~33_combout ),
	.datad(\C1|Add1~46_combout ),
	.cin(gnd),
	.combout(\C1|Step[23]~34_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[23]~34 .lut_mask = 16'hF838;
defparam \C1|Step[23]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N16
cycloneii_lcell_comb \C1|Add5~80 (
// Equation(s):
// \C1|Add5~80_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[23]~34_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~44_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~44_combout ),
	.datad(\C1|Step[23]~34_combout ),
	.cin(gnd),
	.combout(\C1|Add5~80_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~80 .lut_mask = 16'hC840;
defparam \C1|Add5~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N14
cycloneii_lcell_comb \C1|Add5~49 (
// Equation(s):
// \C1|Add5~49_combout  = (\C1|Step [23] & ((GND) # (!\C1|Add5~48 ))) # (!\C1|Step [23] & (\C1|Add5~48  $ (GND)))
// \C1|Add5~50  = CARRY((\C1|Step [23]) # (!\C1|Add5~48 ))

	.dataa(\C1|Step [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~48 ),
	.combout(\C1|Add5~49_combout ),
	.cout(\C1|Add5~50 ));
// synopsys translate_off
defparam \C1|Add5~49 .lut_mask = 16'h5AAF;
defparam \C1|Add5~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N10
cycloneii_lcell_comb \C1|Add5~81 (
// Equation(s):
// \C1|Add5~81_combout  = (\C1|Add5~80_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~49_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~80_combout ),
	.datad(\C1|Add5~49_combout ),
	.cin(gnd),
	.combout(\C1|Add5~81_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~81 .lut_mask = 16'hF3F0;
defparam \C1|Add5~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N4
cycloneii_lcell_comb \C1|Step[23] (
// Equation(s):
// \C1|Step [23] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~81_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [23]))

	.dataa(vcc),
	.datab(\C1|Step [23]),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~81_combout ),
	.cin(gnd),
	.combout(\C1|Step [23]),
	.cout());
// synopsys translate_off
defparam \C1|Step[23] .lut_mask = 16'hFC0C;
defparam \C1|Step[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N16
cycloneii_lcell_comb \C1|Add1~48 (
// Equation(s):
// \C1|Add1~48_combout  = (\C1|Step [24] & ((GND) # (!\C1|Add1~47 ))) # (!\C1|Step [24] & (\C1|Add1~47  $ (GND)))
// \C1|Add1~49  = CARRY((\C1|Step [24]) # (!\C1|Add1~47 ))

	.dataa(\C1|Step [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~47 ),
	.combout(\C1|Add1~48_combout ),
	.cout(\C1|Add1~49 ));
// synopsys translate_off
defparam \C1|Add1~48 .lut_mask = 16'h5AAF;
defparam \C1|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N14
cycloneii_lcell_comb \C1|Add3~44 (
// Equation(s):
// \C1|Add3~44_combout  = (\C1|Step [24] & ((GND) # (!\C1|Add3~43 ))) # (!\C1|Step [24] & (\C1|Add3~43  $ (GND)))
// \C1|Add3~45  = CARRY((\C1|Step [24]) # (!\C1|Add3~43 ))

	.dataa(vcc),
	.datab(\C1|Step [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~43 ),
	.combout(\C1|Add3~44_combout ),
	.cout(\C1|Add3~45 ));
// synopsys translate_off
defparam \C1|Add3~44 .lut_mask = 16'h3CCF;
defparam \C1|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneii_lcell_comb \C1|Step[24]~31 (
// Equation(s):
// \C1|Step[24]~31_combout  = (\C1|Step[14]~14_combout  & (\C1|Add2~44_combout  & ((!\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & (((\C1|Add3~44_combout ) # (\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add2~44_combout ),
	.datab(\C1|Add3~44_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[24]~31 .lut_mask = 16'h0FAC;
defparam \C1|Step[24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
cycloneii_lcell_comb \C1|Add0~48 (
// Equation(s):
// \C1|Add0~48_combout  = (\C1|Step [24] & (\C1|Add0~47  $ (GND))) # (!\C1|Step [24] & (!\C1|Add0~47  & VCC))
// \C1|Add0~49  = CARRY((\C1|Step [24] & !\C1|Add0~47 ))

	.dataa(\C1|Step [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~47 ),
	.combout(\C1|Add0~48_combout ),
	.cout(\C1|Add0~49 ));
// synopsys translate_off
defparam \C1|Add0~48 .lut_mask = 16'hA50A;
defparam \C1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneii_lcell_comb \C1|Step[24]~32 (
// Equation(s):
// \C1|Step[24]~32_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[24]~31_combout  & (\C1|Add1~48_combout )) # (!\C1|Step[24]~31_combout  & ((\C1|Add0~48_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[24]~31_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~48_combout ),
	.datac(\C1|Step[24]~31_combout ),
	.datad(\C1|Add0~48_combout ),
	.cin(gnd),
	.combout(\C1|Step[24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[24]~32 .lut_mask = 16'hDAD0;
defparam \C1|Step[24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneii_lcell_comb \C1|Add5~78 (
// Equation(s):
// \C1|Add5~78_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[24]~32_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~46_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~46_combout ),
	.datad(\C1|Step[24]~32_combout ),
	.cin(gnd),
	.combout(\C1|Add5~78_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~78 .lut_mask = 16'hC840;
defparam \C1|Add5~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N16
cycloneii_lcell_comb \C1|Add5~51 (
// Equation(s):
// \C1|Add5~51_combout  = (\C1|Step [24] & (\C1|Add5~50  & VCC)) # (!\C1|Step [24] & (!\C1|Add5~50 ))
// \C1|Add5~52  = CARRY((!\C1|Step [24] & !\C1|Add5~50 ))

	.dataa(vcc),
	.datab(\C1|Step [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~50 ),
	.combout(\C1|Add5~51_combout ),
	.cout(\C1|Add5~52 ));
// synopsys translate_off
defparam \C1|Add5~51 .lut_mask = 16'hC303;
defparam \C1|Add5~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneii_lcell_comb \C1|Add5~79 (
// Equation(s):
// \C1|Add5~79_combout  = (\C1|Add5~78_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~51_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~78_combout ),
	.datad(\C1|Add5~51_combout ),
	.cin(gnd),
	.combout(\C1|Add5~79_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~79 .lut_mask = 16'hF3F0;
defparam \C1|Add5~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneii_lcell_comb \C1|Step[24] (
// Equation(s):
// \C1|Step [24] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~79_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [24]))

	.dataa(\C1|Step [24]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~79_combout ),
	.cin(gnd),
	.combout(\C1|Step [24]),
	.cout());
// synopsys translate_off
defparam \C1|Step[24] .lut_mask = 16'hFA0A;
defparam \C1|Step[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N18
cycloneii_lcell_comb \C1|Add4~48 (
// Equation(s):
// \C1|Add4~48_combout  = (\C1|Step [25] & (\C1|Add4~47  $ (GND))) # (!\C1|Step [25] & (!\C1|Add4~47  & VCC))
// \C1|Add4~49  = CARRY((\C1|Step [25] & !\C1|Add4~47 ))

	.dataa(\C1|Step [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~47 ),
	.combout(\C1|Add4~48_combout ),
	.cout(\C1|Add4~49 ));
// synopsys translate_off
defparam \C1|Add4~48 .lut_mask = 16'hA50A;
defparam \C1|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N20
cycloneii_lcell_comb \C1|Add4~50 (
// Equation(s):
// \C1|Add4~50_combout  = (\C1|Step [26] & (!\C1|Add4~49 )) # (!\C1|Step [26] & ((\C1|Add4~49 ) # (GND)))
// \C1|Add4~51  = CARRY((!\C1|Add4~49 ) # (!\C1|Step [26]))

	.dataa(\C1|Step [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~49 ),
	.combout(\C1|Add4~50_combout ),
	.cout(\C1|Add4~51 ));
// synopsys translate_off
defparam \C1|Add4~50 .lut_mask = 16'h5A5F;
defparam \C1|Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N22
cycloneii_lcell_comb \C1|Add4~52 (
// Equation(s):
// \C1|Add4~52_combout  = (\C1|Step [27] & (\C1|Add4~51  $ (GND))) # (!\C1|Step [27] & (!\C1|Add4~51  & VCC))
// \C1|Add4~53  = CARRY((\C1|Step [27] & !\C1|Add4~51 ))

	.dataa(\C1|Step [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~51 ),
	.combout(\C1|Add4~52_combout ),
	.cout(\C1|Add4~53 ));
// synopsys translate_off
defparam \C1|Add4~52 .lut_mask = 16'hA50A;
defparam \C1|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N24
cycloneii_lcell_comb \C1|Add4~54 (
// Equation(s):
// \C1|Add4~54_combout  = (\C1|Step [28] & (!\C1|Add4~53 )) # (!\C1|Step [28] & ((\C1|Add4~53 ) # (GND)))
// \C1|Add4~55  = CARRY((!\C1|Add4~53 ) # (!\C1|Step [28]))

	.dataa(\C1|Step [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~53 ),
	.combout(\C1|Add4~54_combout ),
	.cout(\C1|Add4~55 ));
// synopsys translate_off
defparam \C1|Add4~54 .lut_mask = 16'h5A5F;
defparam \C1|Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N18
cycloneii_lcell_comb \C1|Add1~50 (
// Equation(s):
// \C1|Add1~50_combout  = (\C1|Step [25] & (\C1|Add1~49  & VCC)) # (!\C1|Step [25] & (!\C1|Add1~49 ))
// \C1|Add1~51  = CARRY((!\C1|Step [25] & !\C1|Add1~49 ))

	.dataa(vcc),
	.datab(\C1|Step [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~49 ),
	.combout(\C1|Add1~50_combout ),
	.cout(\C1|Add1~51 ));
// synopsys translate_off
defparam \C1|Add1~50 .lut_mask = 16'hC303;
defparam \C1|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
cycloneii_lcell_comb \C1|Add0~50 (
// Equation(s):
// \C1|Add0~50_combout  = (\C1|Step [25] & (!\C1|Add0~49 )) # (!\C1|Step [25] & ((\C1|Add0~49 ) # (GND)))
// \C1|Add0~51  = CARRY((!\C1|Add0~49 ) # (!\C1|Step [25]))

	.dataa(vcc),
	.datab(\C1|Step [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~49 ),
	.combout(\C1|Add0~50_combout ),
	.cout(\C1|Add0~51 ));
// synopsys translate_off
defparam \C1|Add0~50 .lut_mask = 16'h3C3F;
defparam \C1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneii_lcell_comb \C1|Step[25]~30 (
// Equation(s):
// \C1|Step[25]~30_combout  = (\C1|Step[25]~29_combout  & (((\C1|Add1~50_combout )) # (!\C1|Step[14]~12_combout ))) # (!\C1|Step[25]~29_combout  & (\C1|Step[14]~12_combout  & ((\C1|Add0~50_combout ))))

	.dataa(\C1|Step[25]~29_combout ),
	.datab(\C1|Step[14]~12_combout ),
	.datac(\C1|Add1~50_combout ),
	.datad(\C1|Add0~50_combout ),
	.cin(gnd),
	.combout(\C1|Step[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[25]~30 .lut_mask = 16'hE6A2;
defparam \C1|Step[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneii_lcell_comb \C1|Add5~76 (
// Equation(s):
// \C1|Add5~76_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[25]~30_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~48_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~48_combout ),
	.datad(\C1|Step[25]~30_combout ),
	.cin(gnd),
	.combout(\C1|Add5~76_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~76 .lut_mask = 16'hC840;
defparam \C1|Add5~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N18
cycloneii_lcell_comb \C1|Add5~53 (
// Equation(s):
// \C1|Add5~53_combout  = (\C1|Step [25] & ((GND) # (!\C1|Add5~52 ))) # (!\C1|Step [25] & (\C1|Add5~52  $ (GND)))
// \C1|Add5~54  = CARRY((\C1|Step [25]) # (!\C1|Add5~52 ))

	.dataa(vcc),
	.datab(\C1|Step [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~52 ),
	.combout(\C1|Add5~53_combout ),
	.cout(\C1|Add5~54 ));
// synopsys translate_off
defparam \C1|Add5~53 .lut_mask = 16'h3CCF;
defparam \C1|Add5~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneii_lcell_comb \C1|Add5~77 (
// Equation(s):
// \C1|Add5~77_combout  = (\C1|Add5~76_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~53_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~76_combout ),
	.datad(\C1|Add5~53_combout ),
	.cin(gnd),
	.combout(\C1|Add5~77_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~77 .lut_mask = 16'hF3F0;
defparam \C1|Add5~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneii_lcell_comb \C1|Step[25] (
// Equation(s):
// \C1|Step [25] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~77_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [25]))

	.dataa(vcc),
	.datab(\C1|Step [25]),
	.datac(\C1|Add5~77_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [25]),
	.cout());
// synopsys translate_off
defparam \C1|Step[25] .lut_mask = 16'hF0CC;
defparam \C1|Step[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N20
cycloneii_lcell_comb \C1|Add5~55 (
// Equation(s):
// \C1|Add5~55_combout  = (\C1|Step [26] & (\C1|Add5~54  & VCC)) # (!\C1|Step [26] & (!\C1|Add5~54 ))
// \C1|Add5~56  = CARRY((!\C1|Step [26] & !\C1|Add5~54 ))

	.dataa(vcc),
	.datab(\C1|Step [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~54 ),
	.combout(\C1|Add5~55_combout ),
	.cout(\C1|Add5~56 ));
// synopsys translate_off
defparam \C1|Add5~55 .lut_mask = 16'hC303;
defparam \C1|Add5~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N20
cycloneii_lcell_comb \C1|Add1~52 (
// Equation(s):
// \C1|Add1~52_combout  = (\C1|Step [26] & ((GND) # (!\C1|Add1~51 ))) # (!\C1|Step [26] & (\C1|Add1~51  $ (GND)))
// \C1|Add1~53  = CARRY((\C1|Step [26]) # (!\C1|Add1~51 ))

	.dataa(vcc),
	.datab(\C1|Step [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~51 ),
	.combout(\C1|Add1~52_combout ),
	.cout(\C1|Add1~53 ));
// synopsys translate_off
defparam \C1|Add1~52 .lut_mask = 16'h3CCF;
defparam \C1|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N18
cycloneii_lcell_comb \C1|Add2~48 (
// Equation(s):
// \C1|Add2~48_combout  = (\C1|Step [26] & (\C1|Add2~47  $ (GND))) # (!\C1|Step [26] & (!\C1|Add2~47  & VCC))
// \C1|Add2~49  = CARRY((\C1|Step [26] & !\C1|Add2~47 ))

	.dataa(vcc),
	.datab(\C1|Step [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~47 ),
	.combout(\C1|Add2~48_combout ),
	.cout(\C1|Add2~49 ));
// synopsys translate_off
defparam \C1|Add2~48 .lut_mask = 16'hC30C;
defparam \C1|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneii_lcell_comb \C1|Step[26]~27 (
// Equation(s):
// \C1|Step[26]~27_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~48_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~48_combout ))))

	.dataa(\C1|Add3~48_combout ),
	.datab(\C1|Add2~48_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[26]~27 .lut_mask = 16'h0CFA;
defparam \C1|Step[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N20
cycloneii_lcell_comb \C1|Add0~52 (
// Equation(s):
// \C1|Add0~52_combout  = (\C1|Step [26] & (\C1|Add0~51  $ (GND))) # (!\C1|Step [26] & (!\C1|Add0~51  & VCC))
// \C1|Add0~53  = CARRY((\C1|Step [26] & !\C1|Add0~51 ))

	.dataa(\C1|Step [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~51 ),
	.combout(\C1|Add0~52_combout ),
	.cout(\C1|Add0~53 ));
// synopsys translate_off
defparam \C1|Add0~52 .lut_mask = 16'hA50A;
defparam \C1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneii_lcell_comb \C1|Step[26]~28 (
// Equation(s):
// \C1|Step[26]~28_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[26]~27_combout  & (\C1|Add1~52_combout )) # (!\C1|Step[26]~27_combout  & ((\C1|Add0~52_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[26]~27_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~52_combout ),
	.datac(\C1|Step[26]~27_combout ),
	.datad(\C1|Add0~52_combout ),
	.cin(gnd),
	.combout(\C1|Step[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[26]~28 .lut_mask = 16'hDAD0;
defparam \C1|Step[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneii_lcell_comb \C1|Add5~74 (
// Equation(s):
// \C1|Add5~74_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[26]~28_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~50_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~50_combout ),
	.datad(\C1|Step[26]~28_combout ),
	.cin(gnd),
	.combout(\C1|Add5~74_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~74 .lut_mask = 16'hC840;
defparam \C1|Add5~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneii_lcell_comb \C1|Add5~75 (
// Equation(s):
// \C1|Add5~75_combout  = (\C1|Add5~74_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~55_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~55_combout ),
	.datad(\C1|Add5~74_combout ),
	.cin(gnd),
	.combout(\C1|Add5~75_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~75 .lut_mask = 16'hFF30;
defparam \C1|Add5~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneii_lcell_comb \C1|Step[26] (
// Equation(s):
// \C1|Step [26] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~75_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [26]))

	.dataa(vcc),
	.datab(\C1|Step [26]),
	.datac(\C1|Add5~75_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [26]),
	.cout());
// synopsys translate_off
defparam \C1|Step[26] .lut_mask = 16'hF0CC;
defparam \C1|Step[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N22
cycloneii_lcell_comb \C1|Add5~57 (
// Equation(s):
// \C1|Add5~57_combout  = (\C1|Step [27] & ((GND) # (!\C1|Add5~56 ))) # (!\C1|Step [27] & (\C1|Add5~56  $ (GND)))
// \C1|Add5~58  = CARRY((\C1|Step [27]) # (!\C1|Add5~56 ))

	.dataa(\C1|Step [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~56 ),
	.combout(\C1|Add5~57_combout ),
	.cout(\C1|Add5~58 ));
// synopsys translate_off
defparam \C1|Add5~57 .lut_mask = 16'h5AAF;
defparam \C1|Add5~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N24
cycloneii_lcell_comb \C1|Add5~59 (
// Equation(s):
// \C1|Add5~59_combout  = (\C1|Step [28] & (\C1|Add5~58  & VCC)) # (!\C1|Step [28] & (!\C1|Add5~58 ))
// \C1|Add5~60  = CARRY((!\C1|Step [28] & !\C1|Add5~58 ))

	.dataa(vcc),
	.datab(\C1|Step [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~58 ),
	.combout(\C1|Add5~59_combout ),
	.cout(\C1|Add5~60 ));
// synopsys translate_off
defparam \C1|Add5~59 .lut_mask = 16'hC303;
defparam \C1|Add5~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneii_lcell_comb \C1|Add5~72 (
// Equation(s):
// \C1|Add5~72_combout  = (\SwitchNanosub~combout  & (!\SwitchNanoadd~combout  & (\C1|Add4~54_combout ))) # (!\SwitchNanosub~combout  & (((\C1|Add5~59_combout ))))

	.dataa(\SwitchNanosub~combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\C1|Add4~54_combout ),
	.datad(\C1|Add5~59_combout ),
	.cin(gnd),
	.combout(\C1|Add5~72_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~72 .lut_mask = 16'h7520;
defparam \C1|Add5~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N22
cycloneii_lcell_comb \C1|Add1~54 (
// Equation(s):
// \C1|Add1~54_combout  = (\C1|Step [27] & (\C1|Add1~53  & VCC)) # (!\C1|Step [27] & (!\C1|Add1~53 ))
// \C1|Add1~55  = CARRY((!\C1|Step [27] & !\C1|Add1~53 ))

	.dataa(vcc),
	.datab(\C1|Step [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~53 ),
	.combout(\C1|Add1~54_combout ),
	.cout(\C1|Add1~55 ));
// synopsys translate_off
defparam \C1|Add1~54 .lut_mask = 16'hC303;
defparam \C1|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
cycloneii_lcell_comb \C1|Add0~54 (
// Equation(s):
// \C1|Add0~54_combout  = (\C1|Step [27] & (!\C1|Add0~53 )) # (!\C1|Step [27] & ((\C1|Add0~53 ) # (GND)))
// \C1|Add0~55  = CARRY((!\C1|Add0~53 ) # (!\C1|Step [27]))

	.dataa(\C1|Step [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~53 ),
	.combout(\C1|Add0~54_combout ),
	.cout(\C1|Add0~55 ));
// synopsys translate_off
defparam \C1|Add0~54 .lut_mask = 16'h5A5F;
defparam \C1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N20
cycloneii_lcell_comb \C1|Add3~50 (
// Equation(s):
// \C1|Add3~50_combout  = (\C1|Step [27] & (\C1|Add3~49  & VCC)) # (!\C1|Step [27] & (!\C1|Add3~49 ))
// \C1|Add3~51  = CARRY((!\C1|Step [27] & !\C1|Add3~49 ))

	.dataa(vcc),
	.datab(\C1|Step [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~49 ),
	.combout(\C1|Add3~50_combout ),
	.cout(\C1|Add3~51 ));
// synopsys translate_off
defparam \C1|Add3~50 .lut_mask = 16'hC303;
defparam \C1|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N22
cycloneii_lcell_comb \C1|Step[27]~25 (
// Equation(s):
// \C1|Step[27]~25_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & (\C1|Add2~50_combout )) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~50_combout )))))

	.dataa(\C1|Add2~50_combout ),
	.datab(\C1|Add3~50_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[27]~25 .lut_mask = 16'h0AFC;
defparam \C1|Step[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneii_lcell_comb \C1|Step[27]~26 (
// Equation(s):
// \C1|Step[27]~26_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[27]~25_combout  & (\C1|Add1~54_combout )) # (!\C1|Step[27]~25_combout  & ((\C1|Add0~54_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[27]~25_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~54_combout ),
	.datac(\C1|Add0~54_combout ),
	.datad(\C1|Step[27]~25_combout ),
	.cin(gnd),
	.combout(\C1|Step[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[27]~26 .lut_mask = 16'hDDA0;
defparam \C1|Step[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
cycloneii_lcell_comb \C1|Add5~73 (
// Equation(s):
// \C1|Add5~73_combout  = (\SwitchNanosub~combout  & (!\SwitchNanoadd~combout  & ((\C1|Add4~52_combout )))) # (!\SwitchNanosub~combout  & (((\C1|Add5~57_combout ))))

	.dataa(\SwitchNanosub~combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\C1|Add5~57_combout ),
	.datad(\C1|Add4~52_combout ),
	.cin(gnd),
	.combout(\C1|Add5~73_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~73 .lut_mask = 16'h7250;
defparam \C1|Add5~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
cycloneii_lcell_comb \C1|Add5~128 (
// Equation(s):
// \C1|Add5~128_combout  = (\C1|Add5~73_combout ) # ((\SwitchNanosub~combout  & (\SwitchNanoadd~combout  & \C1|Step[27]~26_combout )))

	.dataa(\SwitchNanosub~combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\C1|Step[27]~26_combout ),
	.datad(\C1|Add5~73_combout ),
	.cin(gnd),
	.combout(\C1|Add5~128_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~128 .lut_mask = 16'hFF80;
defparam \C1|Add5~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneii_lcell_comb \C1|Step[27] (
// Equation(s):
// \C1|Step [27] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~128_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [27]))

	.dataa(vcc),
	.datab(\C1|Step [27]),
	.datac(\C1|Add5~128_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [27]),
	.cout());
// synopsys translate_off
defparam \C1|Step[27] .lut_mask = 16'hF0CC;
defparam \C1|Step[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N24
cycloneii_lcell_comb \C1|Add1~56 (
// Equation(s):
// \C1|Add1~56_combout  = (\C1|Step [28] & ((GND) # (!\C1|Add1~55 ))) # (!\C1|Step [28] & (\C1|Add1~55  $ (GND)))
// \C1|Add1~57  = CARRY((\C1|Step [28]) # (!\C1|Add1~55 ))

	.dataa(\C1|Step [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~55 ),
	.combout(\C1|Add1~56_combout ),
	.cout(\C1|Add1~57 ));
// synopsys translate_off
defparam \C1|Add1~56 .lut_mask = 16'h5AAF;
defparam \C1|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N22
cycloneii_lcell_comb \C1|Add2~52 (
// Equation(s):
// \C1|Add2~52_combout  = (\C1|Step [28] & (\C1|Add2~51  $ (GND))) # (!\C1|Step [28] & (!\C1|Add2~51  & VCC))
// \C1|Add2~53  = CARRY((\C1|Step [28] & !\C1|Add2~51 ))

	.dataa(\C1|Step [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add2~51 ),
	.combout(\C1|Add2~52_combout ),
	.cout(\C1|Add2~53 ));
// synopsys translate_off
defparam \C1|Add2~52 .lut_mask = 16'hA50A;
defparam \C1|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneii_lcell_comb \C1|Step[28]~23 (
// Equation(s):
// \C1|Step[28]~23_combout  = (\C1|Step[14]~13_combout  & (((!\C1|Step[14]~14_combout )))) # (!\C1|Step[14]~13_combout  & ((\C1|Step[14]~14_combout  & ((\C1|Add2~52_combout ))) # (!\C1|Step[14]~14_combout  & (\C1|Add3~52_combout ))))

	.dataa(\C1|Add3~52_combout ),
	.datab(\C1|Add2~52_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Step[14]~14_combout ),
	.cin(gnd),
	.combout(\C1|Step[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[28]~23 .lut_mask = 16'h0CFA;
defparam \C1|Step[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
cycloneii_lcell_comb \C1|Add0~56 (
// Equation(s):
// \C1|Add0~56_combout  = (\C1|Step [28] & (\C1|Add0~55  $ (GND))) # (!\C1|Step [28] & (!\C1|Add0~55  & VCC))
// \C1|Add0~57  = CARRY((\C1|Step [28] & !\C1|Add0~55 ))

	.dataa(vcc),
	.datab(\C1|Step [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~55 ),
	.combout(\C1|Add0~56_combout ),
	.cout(\C1|Add0~57 ));
// synopsys translate_off
defparam \C1|Add0~56 .lut_mask = 16'hC30C;
defparam \C1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
cycloneii_lcell_comb \C1|Step[28]~24 (
// Equation(s):
// \C1|Step[28]~24_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[28]~23_combout  & (\C1|Add1~56_combout )) # (!\C1|Step[28]~23_combout  & ((\C1|Add0~56_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[28]~23_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~56_combout ),
	.datac(\C1|Step[28]~23_combout ),
	.datad(\C1|Add0~56_combout ),
	.cin(gnd),
	.combout(\C1|Step[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[28]~24 .lut_mask = 16'hDAD0;
defparam \C1|Step[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
cycloneii_lcell_comb \C1|Add5~127 (
// Equation(s):
// \C1|Add5~127_combout  = (\C1|Add5~72_combout ) # ((\SwitchNanosub~combout  & (\SwitchNanoadd~combout  & \C1|Step[28]~24_combout )))

	.dataa(\SwitchNanosub~combout ),
	.datab(\SwitchNanoadd~combout ),
	.datac(\C1|Add5~72_combout ),
	.datad(\C1|Step[28]~24_combout ),
	.cin(gnd),
	.combout(\C1|Add5~127_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~127 .lut_mask = 16'hF8F0;
defparam \C1|Add5~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
cycloneii_lcell_comb \C1|Step[28] (
// Equation(s):
// \C1|Step [28] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~127_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [28]))

	.dataa(\C1|Step [28]),
	.datab(vcc),
	.datac(\C1|Add5~127_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [28]),
	.cout());
// synopsys translate_off
defparam \C1|Step[28] .lut_mask = 16'hF0AA;
defparam \C1|Step[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N26
cycloneii_lcell_comb \C1|Add5~61 (
// Equation(s):
// \C1|Add5~61_combout  = (\C1|Step [29] & ((GND) # (!\C1|Add5~60 ))) # (!\C1|Step [29] & (\C1|Add5~60  $ (GND)))
// \C1|Add5~62  = CARRY((\C1|Step [29]) # (!\C1|Add5~60 ))

	.dataa(\C1|Step [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~60 ),
	.combout(\C1|Add5~61_combout ),
	.cout(\C1|Add5~62 ));
// synopsys translate_off
defparam \C1|Add5~61 .lut_mask = 16'h5AAF;
defparam \C1|Add5~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N28
cycloneii_lcell_comb \C1|Add5~63 (
// Equation(s):
// \C1|Add5~63_combout  = (\C1|Step [30] & (\C1|Add5~62  & VCC)) # (!\C1|Step [30] & (!\C1|Add5~62 ))
// \C1|Add5~64  = CARRY((!\C1|Step [30] & !\C1|Add5~62 ))

	.dataa(\C1|Step [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add5~62 ),
	.combout(\C1|Add5~63_combout ),
	.cout(\C1|Add5~64 ));
// synopsys translate_off
defparam \C1|Add5~63 .lut_mask = 16'hA505;
defparam \C1|Add5~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N30
cycloneii_lcell_comb \C1|Add5~65 (
// Equation(s):
// \C1|Add5~65_combout  = \C1|Add5~64  $ (\C1|Step [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Step [31]),
	.cin(\C1|Add5~64 ),
	.combout(\C1|Add5~65_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~65 .lut_mask = 16'h0FF0;
defparam \C1|Add5~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
cycloneii_lcell_comb \C1|Add4~56 (
// Equation(s):
// \C1|Add4~56_combout  = (\C1|Step [29] & (\C1|Add4~55  $ (GND))) # (!\C1|Step [29] & (!\C1|Add4~55  & VCC))
// \C1|Add4~57  = CARRY((\C1|Step [29] & !\C1|Add4~55 ))

	.dataa(vcc),
	.datab(\C1|Step [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~55 ),
	.combout(\C1|Add4~56_combout ),
	.cout(\C1|Add4~57 ));
// synopsys translate_off
defparam \C1|Add4~56 .lut_mask = 16'hC30C;
defparam \C1|Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N26
cycloneii_lcell_comb \C1|Add1~58 (
// Equation(s):
// \C1|Add1~58_combout  = (\C1|Step [29] & (\C1|Add1~57  & VCC)) # (!\C1|Step [29] & (!\C1|Add1~57 ))
// \C1|Add1~59  = CARRY((!\C1|Step [29] & !\C1|Add1~57 ))

	.dataa(vcc),
	.datab(\C1|Step [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~57 ),
	.combout(\C1|Add1~58_combout ),
	.cout(\C1|Add1~59 ));
// synopsys translate_off
defparam \C1|Add1~58 .lut_mask = 16'hC303;
defparam \C1|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N24
cycloneii_lcell_comb \C1|Add3~54 (
// Equation(s):
// \C1|Add3~54_combout  = (\C1|Step [29] & (\C1|Add3~53  & VCC)) # (!\C1|Step [29] & (!\C1|Add3~53 ))
// \C1|Add3~55  = CARRY((!\C1|Step [29] & !\C1|Add3~53 ))

	.dataa(vcc),
	.datab(\C1|Step [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add3~53 ),
	.combout(\C1|Add3~54_combout ),
	.cout(\C1|Add3~55 ));
// synopsys translate_off
defparam \C1|Add3~54 .lut_mask = 16'hC303;
defparam \C1|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneii_lcell_comb \C1|Step[29]~21 (
// Equation(s):
// \C1|Step[29]~21_combout  = (\C1|Step[14]~14_combout  & (\C1|Add2~54_combout  & (!\C1|Step[14]~13_combout ))) # (!\C1|Step[14]~14_combout  & (((\C1|Step[14]~13_combout ) # (\C1|Add3~54_combout ))))

	.dataa(\C1|Add2~54_combout ),
	.datab(\C1|Step[14]~14_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Add3~54_combout ),
	.cin(gnd),
	.combout(\C1|Step[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[29]~21 .lut_mask = 16'h3B38;
defparam \C1|Step[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
cycloneii_lcell_comb \C1|Add0~58 (
// Equation(s):
// \C1|Add0~58_combout  = (\C1|Step [29] & (!\C1|Add0~57 )) # (!\C1|Step [29] & ((\C1|Add0~57 ) # (GND)))
// \C1|Add0~59  = CARRY((!\C1|Add0~57 ) # (!\C1|Step [29]))

	.dataa(\C1|Step [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~57 ),
	.combout(\C1|Add0~58_combout ),
	.cout(\C1|Add0~59 ));
// synopsys translate_off
defparam \C1|Add0~58 .lut_mask = 16'h5A5F;
defparam \C1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N10
cycloneii_lcell_comb \C1|Step[29]~22 (
// Equation(s):
// \C1|Step[29]~22_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[29]~21_combout  & (\C1|Add1~58_combout )) # (!\C1|Step[29]~21_combout  & ((\C1|Add0~58_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[29]~21_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~58_combout ),
	.datac(\C1|Step[29]~21_combout ),
	.datad(\C1|Add0~58_combout ),
	.cin(gnd),
	.combout(\C1|Step[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[29]~22 .lut_mask = 16'hDAD0;
defparam \C1|Step[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N24
cycloneii_lcell_comb \C1|Add5~70 (
// Equation(s):
// \C1|Add5~70_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[29]~22_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~56_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~56_combout ),
	.datad(\C1|Step[29]~22_combout ),
	.cin(gnd),
	.combout(\C1|Add5~70_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~70 .lut_mask = 16'hC840;
defparam \C1|Add5~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N2
cycloneii_lcell_comb \C1|Add5~71 (
// Equation(s):
// \C1|Add5~71_combout  = (\C1|Add5~70_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~61_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~70_combout ),
	.datad(\C1|Add5~61_combout ),
	.cin(gnd),
	.combout(\C1|Add5~71_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~71 .lut_mask = 16'hF3F0;
defparam \C1|Add5~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N20
cycloneii_lcell_comb \C1|Step[29] (
// Equation(s):
// \C1|Step [29] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~71_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [29]))

	.dataa(\C1|Step [29]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~71_combout ),
	.cin(gnd),
	.combout(\C1|Step [29]),
	.cout());
// synopsys translate_off
defparam \C1|Step[29] .lut_mask = 16'hFA0A;
defparam \C1|Step[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N28
cycloneii_lcell_comb \C1|Add4~58 (
// Equation(s):
// \C1|Add4~58_combout  = (\C1|Step [30] & (!\C1|Add4~57 )) # (!\C1|Step [30] & ((\C1|Add4~57 ) # (GND)))
// \C1|Add4~59  = CARRY((!\C1|Add4~57 ) # (!\C1|Step [30]))

	.dataa(vcc),
	.datab(\C1|Step [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add4~57 ),
	.combout(\C1|Add4~58_combout ),
	.cout(\C1|Add4~59 ));
// synopsys translate_off
defparam \C1|Add4~58 .lut_mask = 16'h3C3F;
defparam \C1|Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N14
cycloneii_lcell_comb \C1|Step[30]~19 (
// Equation(s):
// \C1|Step[30]~19_combout  = (\C1|Step[14]~14_combout  & (((\C1|Add2~56_combout  & !\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~56_combout ) # ((\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add3~56_combout ),
	.datab(\C1|Add2~56_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[30]~19 .lut_mask = 16'h0FCA;
defparam \C1|Step[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N28
cycloneii_lcell_comb \C1|Add1~60 (
// Equation(s):
// \C1|Add1~60_combout  = (\C1|Step [30] & ((GND) # (!\C1|Add1~59 ))) # (!\C1|Step [30] & (\C1|Add1~59  $ (GND)))
// \C1|Add1~61  = CARRY((\C1|Step [30]) # (!\C1|Add1~59 ))

	.dataa(vcc),
	.datab(\C1|Step [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add1~59 ),
	.combout(\C1|Add1~60_combout ),
	.cout(\C1|Add1~61 ));
// synopsys translate_off
defparam \C1|Add1~60 .lut_mask = 16'h3CCF;
defparam \C1|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
cycloneii_lcell_comb \C1|Add0~60 (
// Equation(s):
// \C1|Add0~60_combout  = (\C1|Step [30] & (\C1|Add0~59  $ (GND))) # (!\C1|Step [30] & (!\C1|Add0~59  & VCC))
// \C1|Add0~61  = CARRY((\C1|Step [30] & !\C1|Add0~59 ))

	.dataa(\C1|Step [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~59 ),
	.combout(\C1|Add0~60_combout ),
	.cout(\C1|Add0~61 ));
// synopsys translate_off
defparam \C1|Add0~60 .lut_mask = 16'hA50A;
defparam \C1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N0
cycloneii_lcell_comb \C1|Step[30]~20 (
// Equation(s):
// \C1|Step[30]~20_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[30]~19_combout  & (\C1|Add1~60_combout )) # (!\C1|Step[30]~19_combout  & ((\C1|Add0~60_combout ))))) # (!\C1|Step[14]~12_combout  & (\C1|Step[30]~19_combout ))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Step[30]~19_combout ),
	.datac(\C1|Add1~60_combout ),
	.datad(\C1|Add0~60_combout ),
	.cin(gnd),
	.combout(\C1|Step[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[30]~20 .lut_mask = 16'hE6C4;
defparam \C1|Step[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N18
cycloneii_lcell_comb \C1|Add5~68 (
// Equation(s):
// \C1|Add5~68_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[30]~20_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~58_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~58_combout ),
	.datad(\C1|Step[30]~20_combout ),
	.cin(gnd),
	.combout(\C1|Add5~68_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~68 .lut_mask = 16'hC840;
defparam \C1|Add5~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N4
cycloneii_lcell_comb \C1|Add5~69 (
// Equation(s):
// \C1|Add5~69_combout  = (\C1|Add5~68_combout ) # ((\C1|Add5~63_combout  & !\SwitchNanosub~combout ))

	.dataa(vcc),
	.datab(\C1|Add5~63_combout ),
	.datac(\SwitchNanosub~combout ),
	.datad(\C1|Add5~68_combout ),
	.cin(gnd),
	.combout(\C1|Add5~69_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~69 .lut_mask = 16'hFF0C;
defparam \C1|Add5~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N26
cycloneii_lcell_comb \C1|Step[30] (
// Equation(s):
// \C1|Step [30] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~69_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [30]))

	.dataa(vcc),
	.datab(\C1|Step [30]),
	.datac(\C1|Add5~69_combout ),
	.datad(\C1|Step[31]~78clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [30]),
	.cout());
// synopsys translate_off
defparam \C1|Step[30] .lut_mask = 16'hF0CC;
defparam \C1|Step[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N30
cycloneii_lcell_comb \C1|Add4~60 (
// Equation(s):
// \C1|Add4~60_combout  = \C1|Add4~59  $ (!\C1|Step [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Step [31]),
	.cin(\C1|Add4~59 ),
	.combout(\C1|Add4~60_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add4~60 .lut_mask = 16'hF00F;
defparam \C1|Add4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N28
cycloneii_lcell_comb \C1|Add3~58 (
// Equation(s):
// \C1|Add3~58_combout  = \C1|Add3~57  $ (!\C1|Step [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Step [31]),
	.cin(\C1|Add3~57 ),
	.combout(\C1|Add3~58_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add3~58 .lut_mask = 16'hF00F;
defparam \C1|Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cycloneii_lcell_comb \C1|Step[31]~15 (
// Equation(s):
// \C1|Step[31]~15_combout  = (\C1|Step[14]~14_combout  & (\C1|Add2~58_combout  & (!\C1|Step[14]~13_combout ))) # (!\C1|Step[14]~14_combout  & (((\C1|Step[14]~13_combout ) # (\C1|Add3~58_combout ))))

	.dataa(\C1|Add2~58_combout ),
	.datab(\C1|Step[14]~14_combout ),
	.datac(\C1|Step[14]~13_combout ),
	.datad(\C1|Add3~58_combout ),
	.cin(gnd),
	.combout(\C1|Step[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[31]~15 .lut_mask = 16'h3B38;
defparam \C1|Step[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N30
cycloneii_lcell_comb \C1|Add1~62 (
// Equation(s):
// \C1|Add1~62_combout  = \C1|Add1~61  $ (!\C1|Step [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Step [31]),
	.cin(\C1|Add1~61 ),
	.combout(\C1|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add1~62 .lut_mask = 16'hF00F;
defparam \C1|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N30
cycloneii_lcell_comb \C1|Add0~62 (
// Equation(s):
// \C1|Add0~62_combout  = \C1|Add0~61  $ (\C1|Step [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Step [31]),
	.cin(\C1|Add0~61 ),
	.combout(\C1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~62 .lut_mask = 16'h0FF0;
defparam \C1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N12
cycloneii_lcell_comb \C1|Step[31]~16 (
// Equation(s):
// \C1|Step[31]~16_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[31]~15_combout  & (\C1|Add1~62_combout )) # (!\C1|Step[31]~15_combout  & ((\C1|Add0~62_combout ))))) # (!\C1|Step[14]~12_combout  & (\C1|Step[31]~15_combout ))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Step[31]~15_combout ),
	.datac(\C1|Add1~62_combout ),
	.datad(\C1|Add0~62_combout ),
	.cin(gnd),
	.combout(\C1|Step[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[31]~16 .lut_mask = 16'hE6C4;
defparam \C1|Step[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N30
cycloneii_lcell_comb \C1|Add5~4 (
// Equation(s):
// \C1|Add5~4_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & ((\C1|Step[31]~16_combout ))) # (!\SwitchNanoadd~combout  & (\C1|Add4~60_combout ))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add4~60_combout ),
	.datad(\C1|Step[31]~16_combout ),
	.cin(gnd),
	.combout(\C1|Add5~4_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~4 .lut_mask = 16'hC840;
defparam \C1|Add5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N28
cycloneii_lcell_comb \C1|Add5~67 (
// Equation(s):
// \C1|Add5~67_combout  = (\C1|Add5~4_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~65_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~65_combout ),
	.datad(\C1|Add5~4_combout ),
	.cin(gnd),
	.combout(\C1|Add5~67_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~67 .lut_mask = 16'hFF30;
defparam \C1|Add5~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N16
cycloneii_lcell_comb \C1|Step[31] (
// Equation(s):
// \C1|Step [31] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~67_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [31]))

	.dataa(\C1|Step [31]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~67_combout ),
	.cin(gnd),
	.combout(\C1|Step [31]),
	.cout());
// synopsys translate_off
defparam \C1|Step[31] .lut_mask = 16'hFA0A;
defparam \C1|Step[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
cycloneii_lcell_comb \C1|Step[2]~75 (
// Equation(s):
// \C1|Step[2]~75_combout  = (\C1|Step[14]~14_combout  & (((\C1|Add2~0_combout  & !\C1|Step[14]~13_combout )))) # (!\C1|Step[14]~14_combout  & ((\C1|Add3~0_combout ) # ((\C1|Step[14]~13_combout ))))

	.dataa(\C1|Add3~0_combout ),
	.datab(\C1|Add2~0_combout ),
	.datac(\C1|Step[14]~14_combout ),
	.datad(\C1|Step[14]~13_combout ),
	.cin(gnd),
	.combout(\C1|Step[2]~75_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[2]~75 .lut_mask = 16'h0FCA;
defparam \C1|Step[2]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
cycloneii_lcell_comb \C1|Step[2]~76 (
// Equation(s):
// \C1|Step[2]~76_combout  = (\C1|Step[14]~12_combout  & ((\C1|Step[2]~75_combout  & (\C1|Add1~4_combout )) # (!\C1|Step[2]~75_combout  & ((\C1|Add0~4_combout ))))) # (!\C1|Step[14]~12_combout  & (((\C1|Step[2]~75_combout ))))

	.dataa(\C1|Step[14]~12_combout ),
	.datab(\C1|Add1~4_combout ),
	.datac(\C1|Step[2]~75_combout ),
	.datad(\C1|Add0~4_combout ),
	.cin(gnd),
	.combout(\C1|Step[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[2]~76 .lut_mask = 16'hDAD0;
defparam \C1|Step[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
cycloneii_lcell_comb \C1|Add5~122 (
// Equation(s):
// \C1|Add5~122_combout  = (\SwitchNanosub~combout  & ((\SwitchNanoadd~combout  & (\C1|Step[2]~76_combout )) # (!\SwitchNanoadd~combout  & ((\C1|Add4~2_combout )))))

	.dataa(\SwitchNanoadd~combout ),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Step[2]~76_combout ),
	.datad(\C1|Add4~2_combout ),
	.cin(gnd),
	.combout(\C1|Add5~122_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~122 .lut_mask = 16'hC480;
defparam \C1|Add5~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
cycloneii_lcell_comb \C1|Add5~123 (
// Equation(s):
// \C1|Add5~123_combout  = (\C1|Add5~122_combout ) # ((!\SwitchNanosub~combout  & \C1|Add5~7_combout ))

	.dataa(vcc),
	.datab(\SwitchNanosub~combout ),
	.datac(\C1|Add5~122_combout ),
	.datad(\C1|Add5~7_combout ),
	.cin(gnd),
	.combout(\C1|Add5~123_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~123 .lut_mask = 16'hF3F0;
defparam \C1|Add5~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
cycloneii_lcell_comb \C1|Step[2] (
// Equation(s):
// \C1|Step [2] = (GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & ((\C1|Add5~123_combout ))) # (!GLOBAL(\C1|Step[31]~78clkctrl_outclk ) & (\C1|Step [2]))

	.dataa(\C1|Step [2]),
	.datab(vcc),
	.datac(\C1|Step[31]~78clkctrl_outclk ),
	.datad(\C1|Add5~123_combout ),
	.cin(gnd),
	.combout(\C1|Step [2]),
	.cout());
// synopsys translate_off
defparam \C1|Step[2] .lut_mask = 16'hFA0A;
defparam \C1|Step[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
cycloneii_lcell_comb \P1|address[0]~32 (
// Equation(s):
// \P1|address[0]~32_combout  = (\C1|Step [0] & (\P1|address [0] $ (VCC))) # (!\C1|Step [0] & (\P1|address [0] & VCC))
// \P1|address[0]~33  = CARRY((\C1|Step [0] & \P1|address [0]))

	.dataa(\C1|Step [0]),
	.datab(\P1|address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|address[0]~32_combout ),
	.cout(\P1|address[0]~33 ));
// synopsys translate_off
defparam \P1|address[0]~32 .lut_mask = 16'h6688;
defparam \P1|address[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N1
cycloneii_lcell_ff \P1|address[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [0]));

// Location: LCCOMB_X18_Y4_N2
cycloneii_lcell_comb \P1|address[1]~34 (
// Equation(s):
// \P1|address[1]~34_combout  = (\P1|address [1] & ((\C1|Step [1] & (\P1|address[0]~33  & VCC)) # (!\C1|Step [1] & (!\P1|address[0]~33 )))) # (!\P1|address [1] & ((\C1|Step [1] & (!\P1|address[0]~33 )) # (!\C1|Step [1] & ((\P1|address[0]~33 ) # (GND)))))
// \P1|address[1]~35  = CARRY((\P1|address [1] & (!\C1|Step [1] & !\P1|address[0]~33 )) # (!\P1|address [1] & ((!\P1|address[0]~33 ) # (!\C1|Step [1]))))

	.dataa(\P1|address [1]),
	.datab(\C1|Step [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[0]~33 ),
	.combout(\P1|address[1]~34_combout ),
	.cout(\P1|address[1]~35 ));
// synopsys translate_off
defparam \P1|address[1]~34 .lut_mask = 16'h9617;
defparam \P1|address[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cycloneii_lcell_comb \P1|address[3]~38 (
// Equation(s):
// \P1|address[3]~38_combout  = (\P1|address [3] & ((\C1|Step [3] & (\P1|address[2]~37  & VCC)) # (!\C1|Step [3] & (!\P1|address[2]~37 )))) # (!\P1|address [3] & ((\C1|Step [3] & (!\P1|address[2]~37 )) # (!\C1|Step [3] & ((\P1|address[2]~37 ) # (GND)))))
// \P1|address[3]~39  = CARRY((\P1|address [3] & (!\C1|Step [3] & !\P1|address[2]~37 )) # (!\P1|address [3] & ((!\P1|address[2]~37 ) # (!\C1|Step [3]))))

	.dataa(\P1|address [3]),
	.datab(\C1|Step [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[2]~37 ),
	.combout(\P1|address[3]~38_combout ),
	.cout(\P1|address[3]~39 ));
// synopsys translate_off
defparam \P1|address[3]~38 .lut_mask = 16'h9617;
defparam \P1|address[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cycloneii_lcell_comb \P1|address[4]~40 (
// Equation(s):
// \P1|address[4]~40_combout  = ((\C1|Step [4] $ (\P1|address [4] $ (!\P1|address[3]~39 )))) # (GND)
// \P1|address[4]~41  = CARRY((\C1|Step [4] & ((\P1|address [4]) # (!\P1|address[3]~39 ))) # (!\C1|Step [4] & (\P1|address [4] & !\P1|address[3]~39 )))

	.dataa(\C1|Step [4]),
	.datab(\P1|address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[3]~39 ),
	.combout(\P1|address[4]~40_combout ),
	.cout(\P1|address[4]~41 ));
// synopsys translate_off
defparam \P1|address[4]~40 .lut_mask = 16'h698E;
defparam \P1|address[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y4_N9
cycloneii_lcell_ff \P1|address[4] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[4]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [4]));

// Location: LCCOMB_X18_Y4_N12
cycloneii_lcell_comb \P1|address[6]~44 (
// Equation(s):
// \P1|address[6]~44_combout  = ((\P1|address [6] $ (\C1|Step [6] $ (!\P1|address[5]~43 )))) # (GND)
// \P1|address[6]~45  = CARRY((\P1|address [6] & ((\C1|Step [6]) # (!\P1|address[5]~43 ))) # (!\P1|address [6] & (\C1|Step [6] & !\P1|address[5]~43 )))

	.dataa(\P1|address [6]),
	.datab(\C1|Step [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[5]~43 ),
	.combout(\P1|address[6]~44_combout ),
	.cout(\P1|address[6]~45 ));
// synopsys translate_off
defparam \P1|address[6]~44 .lut_mask = 16'h698E;
defparam \P1|address[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cycloneii_lcell_comb \P1|address[7]~46 (
// Equation(s):
// \P1|address[7]~46_combout  = (\C1|Step [7] & ((\P1|address [7] & (\P1|address[6]~45  & VCC)) # (!\P1|address [7] & (!\P1|address[6]~45 )))) # (!\C1|Step [7] & ((\P1|address [7] & (!\P1|address[6]~45 )) # (!\P1|address [7] & ((\P1|address[6]~45 ) # 
// (GND)))))
// \P1|address[7]~47  = CARRY((\C1|Step [7] & (!\P1|address [7] & !\P1|address[6]~45 )) # (!\C1|Step [7] & ((!\P1|address[6]~45 ) # (!\P1|address [7]))))

	.dataa(\C1|Step [7]),
	.datab(\P1|address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[6]~45 ),
	.combout(\P1|address[7]~46_combout ),
	.cout(\P1|address[7]~47 ));
// synopsys translate_off
defparam \P1|address[7]~46 .lut_mask = 16'h9617;
defparam \P1|address[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y4_N15
cycloneii_lcell_ff \P1|address[7] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[7]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [7]));

// Location: LCCOMB_X18_Y4_N18
cycloneii_lcell_comb \P1|address[9]~50 (
// Equation(s):
// \P1|address[9]~50_combout  = (\C1|Step [9] & ((\P1|address [9] & (\P1|address[8]~49  & VCC)) # (!\P1|address [9] & (!\P1|address[8]~49 )))) # (!\C1|Step [9] & ((\P1|address [9] & (!\P1|address[8]~49 )) # (!\P1|address [9] & ((\P1|address[8]~49 ) # 
// (GND)))))
// \P1|address[9]~51  = CARRY((\C1|Step [9] & (!\P1|address [9] & !\P1|address[8]~49 )) # (!\C1|Step [9] & ((!\P1|address[8]~49 ) # (!\P1|address [9]))))

	.dataa(\C1|Step [9]),
	.datab(\P1|address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[8]~49 ),
	.combout(\P1|address[9]~50_combout ),
	.cout(\P1|address[9]~51 ));
// synopsys translate_off
defparam \P1|address[9]~50 .lut_mask = 16'h9617;
defparam \P1|address[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y4_N19
cycloneii_lcell_ff \P1|address[9] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[9]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [9]));

// Location: LCCOMB_X18_Y4_N22
cycloneii_lcell_comb \P1|address[11]~54 (
// Equation(s):
// \P1|address[11]~54_combout  = (\C1|Step [11] & ((\P1|address [11] & (\P1|address[10]~53  & VCC)) # (!\P1|address [11] & (!\P1|address[10]~53 )))) # (!\C1|Step [11] & ((\P1|address [11] & (!\P1|address[10]~53 )) # (!\P1|address [11] & ((\P1|address[10]~53 
// ) # (GND)))))
// \P1|address[11]~55  = CARRY((\C1|Step [11] & (!\P1|address [11] & !\P1|address[10]~53 )) # (!\C1|Step [11] & ((!\P1|address[10]~53 ) # (!\P1|address [11]))))

	.dataa(\C1|Step [11]),
	.datab(\P1|address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[10]~53 ),
	.combout(\P1|address[11]~54_combout ),
	.cout(\P1|address[11]~55 ));
// synopsys translate_off
defparam \P1|address[11]~54 .lut_mask = 16'h9617;
defparam \P1|address[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y4_N23
cycloneii_lcell_ff \P1|address[11] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[11]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [11]));

// Location: LCCOMB_X18_Y4_N24
cycloneii_lcell_comb \P1|address[12]~56 (
// Equation(s):
// \P1|address[12]~56_combout  = ((\P1|address [12] $ (\C1|Step [12] $ (!\P1|address[11]~55 )))) # (GND)
// \P1|address[12]~57  = CARRY((\P1|address [12] & ((\C1|Step [12]) # (!\P1|address[11]~55 ))) # (!\P1|address [12] & (\C1|Step [12] & !\P1|address[11]~55 )))

	.dataa(\P1|address [12]),
	.datab(\C1|Step [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[11]~55 ),
	.combout(\P1|address[12]~56_combout ),
	.cout(\P1|address[12]~57 ));
// synopsys translate_off
defparam \P1|address[12]~56 .lut_mask = 16'h698E;
defparam \P1|address[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneii_lcell_comb \P1|address[13]~58 (
// Equation(s):
// \P1|address[13]~58_combout  = (\C1|Step [13] & ((\P1|address [13] & (\P1|address[12]~57  & VCC)) # (!\P1|address [13] & (!\P1|address[12]~57 )))) # (!\C1|Step [13] & ((\P1|address [13] & (!\P1|address[12]~57 )) # (!\P1|address [13] & ((\P1|address[12]~57 
// ) # (GND)))))
// \P1|address[13]~59  = CARRY((\C1|Step [13] & (!\P1|address [13] & !\P1|address[12]~57 )) # (!\C1|Step [13] & ((!\P1|address[12]~57 ) # (!\P1|address [13]))))

	.dataa(\C1|Step [13]),
	.datab(\P1|address [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[12]~57 ),
	.combout(\P1|address[13]~58_combout ),
	.cout(\P1|address[13]~59 ));
// synopsys translate_off
defparam \P1|address[13]~58 .lut_mask = 16'h9617;
defparam \P1|address[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y4_N27
cycloneii_lcell_ff \P1|address[13] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[13]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [13]));

// Location: LCCOMB_X18_Y4_N28
cycloneii_lcell_comb \P1|address[14]~60 (
// Equation(s):
// \P1|address[14]~60_combout  = ((\C1|Step [14] $ (\P1|address [14] $ (!\P1|address[13]~59 )))) # (GND)
// \P1|address[14]~61  = CARRY((\C1|Step [14] & ((\P1|address [14]) # (!\P1|address[13]~59 ))) # (!\C1|Step [14] & (\P1|address [14] & !\P1|address[13]~59 )))

	.dataa(\C1|Step [14]),
	.datab(\P1|address [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[13]~59 ),
	.combout(\P1|address[14]~60_combout ),
	.cout(\P1|address[14]~61 ));
// synopsys translate_off
defparam \P1|address[14]~60 .lut_mask = 16'h698E;
defparam \P1|address[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y4_N29
cycloneii_lcell_ff \P1|address[14] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[14]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [14]));

// Location: LCCOMB_X18_Y4_N30
cycloneii_lcell_comb \P1|address[15]~62 (
// Equation(s):
// \P1|address[15]~62_combout  = (\C1|Step [15] & ((\P1|address [15] & (\P1|address[14]~61  & VCC)) # (!\P1|address [15] & (!\P1|address[14]~61 )))) # (!\C1|Step [15] & ((\P1|address [15] & (!\P1|address[14]~61 )) # (!\P1|address [15] & ((\P1|address[14]~61 
// ) # (GND)))))
// \P1|address[15]~63  = CARRY((\C1|Step [15] & (!\P1|address [15] & !\P1|address[14]~61 )) # (!\C1|Step [15] & ((!\P1|address[14]~61 ) # (!\P1|address [15]))))

	.dataa(\C1|Step [15]),
	.datab(\P1|address [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[14]~61 ),
	.combout(\P1|address[15]~62_combout ),
	.cout(\P1|address[15]~63 ));
// synopsys translate_off
defparam \P1|address[15]~62 .lut_mask = 16'h9617;
defparam \P1|address[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y4_N31
cycloneii_lcell_ff \P1|address[15] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[15]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [15]));

// Location: LCCOMB_X18_Y3_N0
cycloneii_lcell_comb \P1|address[16]~64 (
// Equation(s):
// \P1|address[16]~64_combout  = ((\P1|address [16] $ (\C1|Step [16] $ (!\P1|address[15]~63 )))) # (GND)
// \P1|address[16]~65  = CARRY((\P1|address [16] & ((\C1|Step [16]) # (!\P1|address[15]~63 ))) # (!\P1|address [16] & (\C1|Step [16] & !\P1|address[15]~63 )))

	.dataa(\P1|address [16]),
	.datab(\C1|Step [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[15]~63 ),
	.combout(\P1|address[16]~64_combout ),
	.cout(\P1|address[16]~65 ));
// synopsys translate_off
defparam \P1|address[16]~64 .lut_mask = 16'h698E;
defparam \P1|address[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N2
cycloneii_lcell_comb \P1|address[17]~66 (
// Equation(s):
// \P1|address[17]~66_combout  = (\C1|Step [17] & ((\P1|address [17] & (\P1|address[16]~65  & VCC)) # (!\P1|address [17] & (!\P1|address[16]~65 )))) # (!\C1|Step [17] & ((\P1|address [17] & (!\P1|address[16]~65 )) # (!\P1|address [17] & ((\P1|address[16]~65 
// ) # (GND)))))
// \P1|address[17]~67  = CARRY((\C1|Step [17] & (!\P1|address [17] & !\P1|address[16]~65 )) # (!\C1|Step [17] & ((!\P1|address[16]~65 ) # (!\P1|address [17]))))

	.dataa(\C1|Step [17]),
	.datab(\P1|address [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[16]~65 ),
	.combout(\P1|address[17]~66_combout ),
	.cout(\P1|address[17]~67 ));
// synopsys translate_off
defparam \P1|address[17]~66 .lut_mask = 16'h9617;
defparam \P1|address[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N3
cycloneii_lcell_ff \P1|address[17] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[17]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [17]));

// Location: LCCOMB_X18_Y3_N4
cycloneii_lcell_comb \P1|address[18]~68 (
// Equation(s):
// \P1|address[18]~68_combout  = ((\P1|address [18] $ (\C1|Step [18] $ (!\P1|address[17]~67 )))) # (GND)
// \P1|address[18]~69  = CARRY((\P1|address [18] & ((\C1|Step [18]) # (!\P1|address[17]~67 ))) # (!\P1|address [18] & (\C1|Step [18] & !\P1|address[17]~67 )))

	.dataa(\P1|address [18]),
	.datab(\C1|Step [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[17]~67 ),
	.combout(\P1|address[18]~68_combout ),
	.cout(\P1|address[18]~69 ));
// synopsys translate_off
defparam \P1|address[18]~68 .lut_mask = 16'h698E;
defparam \P1|address[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N6
cycloneii_lcell_comb \P1|address[19]~70 (
// Equation(s):
// \P1|address[19]~70_combout  = (\P1|address [19] & ((\C1|Step [19] & (\P1|address[18]~69  & VCC)) # (!\C1|Step [19] & (!\P1|address[18]~69 )))) # (!\P1|address [19] & ((\C1|Step [19] & (!\P1|address[18]~69 )) # (!\C1|Step [19] & ((\P1|address[18]~69 ) # 
// (GND)))))
// \P1|address[19]~71  = CARRY((\P1|address [19] & (!\C1|Step [19] & !\P1|address[18]~69 )) # (!\P1|address [19] & ((!\P1|address[18]~69 ) # (!\C1|Step [19]))))

	.dataa(\P1|address [19]),
	.datab(\C1|Step [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[18]~69 ),
	.combout(\P1|address[19]~70_combout ),
	.cout(\P1|address[19]~71 ));
// synopsys translate_off
defparam \P1|address[19]~70 .lut_mask = 16'h9617;
defparam \P1|address[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
cycloneii_lcell_comb \P1|address[20]~72 (
// Equation(s):
// \P1|address[20]~72_combout  = ((\C1|Step [20] $ (\P1|address [20] $ (!\P1|address[19]~71 )))) # (GND)
// \P1|address[20]~73  = CARRY((\C1|Step [20] & ((\P1|address [20]) # (!\P1|address[19]~71 ))) # (!\C1|Step [20] & (\P1|address [20] & !\P1|address[19]~71 )))

	.dataa(\C1|Step [20]),
	.datab(\P1|address [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[19]~71 ),
	.combout(\P1|address[20]~72_combout ),
	.cout(\P1|address[20]~73 ));
// synopsys translate_off
defparam \P1|address[20]~72 .lut_mask = 16'h698E;
defparam \P1|address[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N9
cycloneii_lcell_ff \P1|address[20] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[20]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [20]));

// Location: LCCOMB_X18_Y3_N10
cycloneii_lcell_comb \P1|address[21]~74 (
// Equation(s):
// \P1|address[21]~74_combout  = (\P1|address [21] & ((\C1|Step [21] & (\P1|address[20]~73  & VCC)) # (!\C1|Step [21] & (!\P1|address[20]~73 )))) # (!\P1|address [21] & ((\C1|Step [21] & (!\P1|address[20]~73 )) # (!\C1|Step [21] & ((\P1|address[20]~73 ) # 
// (GND)))))
// \P1|address[21]~75  = CARRY((\P1|address [21] & (!\C1|Step [21] & !\P1|address[20]~73 )) # (!\P1|address [21] & ((!\P1|address[20]~73 ) # (!\C1|Step [21]))))

	.dataa(\P1|address [21]),
	.datab(\C1|Step [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[20]~73 ),
	.combout(\P1|address[21]~74_combout ),
	.cout(\P1|address[21]~75 ));
// synopsys translate_off
defparam \P1|address[21]~74 .lut_mask = 16'h9617;
defparam \P1|address[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N12
cycloneii_lcell_comb \P1|address[22]~76 (
// Equation(s):
// \P1|address[22]~76_combout  = ((\P1|address [22] $ (\C1|Step [22] $ (!\P1|address[21]~75 )))) # (GND)
// \P1|address[22]~77  = CARRY((\P1|address [22] & ((\C1|Step [22]) # (!\P1|address[21]~75 ))) # (!\P1|address [22] & (\C1|Step [22] & !\P1|address[21]~75 )))

	.dataa(\P1|address [22]),
	.datab(\C1|Step [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[21]~75 ),
	.combout(\P1|address[22]~76_combout ),
	.cout(\P1|address[22]~77 ));
// synopsys translate_off
defparam \P1|address[22]~76 .lut_mask = 16'h698E;
defparam \P1|address[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N14
cycloneii_lcell_comb \P1|address[23]~78 (
// Equation(s):
// \P1|address[23]~78_combout  = (\C1|Step [23] & ((\P1|address [23] & (\P1|address[22]~77  & VCC)) # (!\P1|address [23] & (!\P1|address[22]~77 )))) # (!\C1|Step [23] & ((\P1|address [23] & (!\P1|address[22]~77 )) # (!\P1|address [23] & ((\P1|address[22]~77 
// ) # (GND)))))
// \P1|address[23]~79  = CARRY((\C1|Step [23] & (!\P1|address [23] & !\P1|address[22]~77 )) # (!\C1|Step [23] & ((!\P1|address[22]~77 ) # (!\P1|address [23]))))

	.dataa(\C1|Step [23]),
	.datab(\P1|address [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[22]~77 ),
	.combout(\P1|address[23]~78_combout ),
	.cout(\P1|address[23]~79 ));
// synopsys translate_off
defparam \P1|address[23]~78 .lut_mask = 16'h9617;
defparam \P1|address[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N15
cycloneii_lcell_ff \P1|address[23] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[23]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [23]));

// Location: LCCOMB_X18_Y3_N18
cycloneii_lcell_comb \P1|address[25]~82 (
// Equation(s):
// \P1|address[25]~82_combout  = (\C1|Step [25] & ((\P1|address [25] & (\P1|address[24]~81  & VCC)) # (!\P1|address [25] & (!\P1|address[24]~81 )))) # (!\C1|Step [25] & ((\P1|address [25] & (!\P1|address[24]~81 )) # (!\P1|address [25] & ((\P1|address[24]~81 
// ) # (GND)))))
// \P1|address[25]~83  = CARRY((\C1|Step [25] & (!\P1|address [25] & !\P1|address[24]~81 )) # (!\C1|Step [25] & ((!\P1|address[24]~81 ) # (!\P1|address [25]))))

	.dataa(\C1|Step [25]),
	.datab(\P1|address [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[24]~81 ),
	.combout(\P1|address[25]~82_combout ),
	.cout(\P1|address[25]~83 ));
// synopsys translate_off
defparam \P1|address[25]~82 .lut_mask = 16'h9617;
defparam \P1|address[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N19
cycloneii_lcell_ff \P1|address[25] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[25]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [25]));

// Location: LCCOMB_X18_Y3_N22
cycloneii_lcell_comb \P1|address[27]~86 (
// Equation(s):
// \P1|address[27]~86_combout  = (\C1|Step [27] & ((\P1|address [27] & (\P1|address[26]~85  & VCC)) # (!\P1|address [27] & (!\P1|address[26]~85 )))) # (!\C1|Step [27] & ((\P1|address [27] & (!\P1|address[26]~85 )) # (!\P1|address [27] & ((\P1|address[26]~85 
// ) # (GND)))))
// \P1|address[27]~87  = CARRY((\C1|Step [27] & (!\P1|address [27] & !\P1|address[26]~85 )) # (!\C1|Step [27] & ((!\P1|address[26]~85 ) # (!\P1|address [27]))))

	.dataa(\C1|Step [27]),
	.datab(\P1|address [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[26]~85 ),
	.combout(\P1|address[27]~86_combout ),
	.cout(\P1|address[27]~87 ));
// synopsys translate_off
defparam \P1|address[27]~86 .lut_mask = 16'h9617;
defparam \P1|address[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N23
cycloneii_lcell_ff \P1|address[27] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[27]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [27]));

// Location: LCCOMB_X18_Y3_N24
cycloneii_lcell_comb \P1|address[28]~88 (
// Equation(s):
// \P1|address[28]~88_combout  = ((\P1|address [28] $ (\C1|Step [28] $ (!\P1|address[27]~87 )))) # (GND)
// \P1|address[28]~89  = CARRY((\P1|address [28] & ((\C1|Step [28]) # (!\P1|address[27]~87 ))) # (!\P1|address [28] & (\C1|Step [28] & !\P1|address[27]~87 )))

	.dataa(\P1|address [28]),
	.datab(\C1|Step [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[27]~87 ),
	.combout(\P1|address[28]~88_combout ),
	.cout(\P1|address[28]~89 ));
// synopsys translate_off
defparam \P1|address[28]~88 .lut_mask = 16'h698E;
defparam \P1|address[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N26
cycloneii_lcell_comb \P1|address[29]~90 (
// Equation(s):
// \P1|address[29]~90_combout  = (\C1|Step [29] & ((\P1|address [29] & (\P1|address[28]~89  & VCC)) # (!\P1|address [29] & (!\P1|address[28]~89 )))) # (!\C1|Step [29] & ((\P1|address [29] & (!\P1|address[28]~89 )) # (!\P1|address [29] & ((\P1|address[28]~89 
// ) # (GND)))))
// \P1|address[29]~91  = CARRY((\C1|Step [29] & (!\P1|address [29] & !\P1|address[28]~89 )) # (!\C1|Step [29] & ((!\P1|address[28]~89 ) # (!\P1|address [29]))))

	.dataa(\C1|Step [29]),
	.datab(\P1|address [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[28]~89 ),
	.combout(\P1|address[29]~90_combout ),
	.cout(\P1|address[29]~91 ));
// synopsys translate_off
defparam \P1|address[29]~90 .lut_mask = 16'h9617;
defparam \P1|address[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N27
cycloneii_lcell_ff \P1|address[29] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[29]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [29]));

// Location: LCCOMB_X18_Y3_N28
cycloneii_lcell_comb \P1|address[30]~92 (
// Equation(s):
// \P1|address[30]~92_combout  = ((\C1|Step [30] $ (\P1|address [30] $ (!\P1|address[29]~91 )))) # (GND)
// \P1|address[30]~93  = CARRY((\C1|Step [30] & ((\P1|address [30]) # (!\P1|address[29]~91 ))) # (!\C1|Step [30] & (\P1|address [30] & !\P1|address[29]~91 )))

	.dataa(\C1|Step [30]),
	.datab(\P1|address [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[29]~91 ),
	.combout(\P1|address[30]~92_combout ),
	.cout(\P1|address[30]~93 ));
// synopsys translate_off
defparam \P1|address[30]~92 .lut_mask = 16'h698E;
defparam \P1|address[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N29
cycloneii_lcell_ff \P1|address[30] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[30]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [30]));

// Location: LCCOMB_X18_Y3_N30
cycloneii_lcell_comb \P1|address[31]~94 (
// Equation(s):
// \P1|address[31]~94_combout  = \C1|Step [31] $ (\P1|address[30]~93  $ (\P1|address [31]))

	.dataa(vcc),
	.datab(\C1|Step [31]),
	.datac(vcc),
	.datad(\P1|address [31]),
	.cin(\P1|address[30]~93 ),
	.combout(\P1|address[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \P1|address[31]~94 .lut_mask = 16'hC33C;
defparam \P1|address[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y3_N31
cycloneii_lcell_ff \P1|address[31] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[31]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [31]));

// Location: LCFF_X18_Y3_N25
cycloneii_lcell_ff \P1|address[28] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[28]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [28]));

// Location: LCCOMB_X13_Y5_N12
cycloneii_lcell_comb \phaseControler|phase[26] (
// Equation(s):
// \phaseControler|phase [26] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~42_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [26]))))

	.dataa(\phaseControler|phase [26]),
	.datab(\reset~combout ),
	.datac(\phaseControler|Add0~42_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [26]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[26] .lut_mask = 16'hC088;
defparam \phaseControler|phase[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneii_lcell_comb \phaseControler|phase[24] (
// Equation(s):
// \phaseControler|phase [24] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~38_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [24])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~38_combout ),
	.datac(\phaseControler|phase [24]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [24]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[24] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y3_N13
cycloneii_lcell_ff \P1|address[22] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[22]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [22]));

// Location: LCFF_X18_Y3_N11
cycloneii_lcell_ff \P1|address[21] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[21]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [21]));

// Location: LCFF_X18_Y3_N7
cycloneii_lcell_ff \P1|address[19] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[19]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [19]));

// Location: LCFF_X18_Y3_N5
cycloneii_lcell_ff \P1|address[18] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[18]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [18]));

// Location: LCFF_X18_Y3_N1
cycloneii_lcell_ff \P1|address[16] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[16]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [16]));

// Location: LCCOMB_X13_Y6_N14
cycloneii_lcell_comb \phaseControler|phase[14] (
// Equation(s):
// \phaseControler|phase [14] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~18_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [14])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~18_combout ),
	.datac(\phaseControler|phase [14]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [14]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[14] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneii_lcell_comb \phaseControler|phase[13] (
// Equation(s):
// \phaseControler|phase [13] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~16_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [13]))))

	.dataa(\phaseControler|phase [13]),
	.datab(\phaseControler|Add0~16_combout ),
	.datac(\reset~combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [13]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[13] .lut_mask = 16'hC0A0;
defparam \phaseControler|phase[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N25
cycloneii_lcell_ff \P1|address[12] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[12]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [12]));

// Location: LCCOMB_X13_Y6_N30
cycloneii_lcell_comb \phaseControler|phase[11] (
// Equation(s):
// \phaseControler|phase [11] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~12_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [11]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [11]),
	.datac(\phaseControler|Add0~12_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [11]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[11] .lut_mask = 16'hA088;
defparam \phaseControler|phase[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
cycloneii_lcell_comb \phaseControler|phase[10] (
// Equation(s):
// \phaseControler|phase [10] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~10_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [10])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~10_combout ),
	.datac(\phaseControler|phase [10]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [10]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[10] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N2
cycloneii_lcell_comb \phaseControler|phase[9] (
// Equation(s):
// \phaseControler|phase [9] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~8_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [9])))))

	.dataa(\phaseControler|Add0~8_combout ),
	.datab(\phaseControler|phase [9]),
	.datac(\reset~combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [9]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[9] .lut_mask = 16'hA0C0;
defparam \phaseControler|phase[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y4_N13
cycloneii_lcell_ff \P1|address[6] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[6]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [6]));

// Location: LCCOMB_X15_Y6_N6
cycloneii_lcell_comb \P1|SynthesisedPhase[5]~27 (
// Equation(s):
// \P1|SynthesisedPhase[5]~27_combout  = (\P1|address [5] & (\phaseControler|phase [5] $ (VCC))) # (!\P1|address [5] & (\phaseControler|phase [5] & VCC))
// \P1|SynthesisedPhase[5]~28  = CARRY((\P1|address [5] & \phaseControler|phase [5]))

	.dataa(\P1|address [5]),
	.datab(\phaseControler|phase [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase[5]~27_combout ),
	.cout(\P1|SynthesisedPhase[5]~28 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[5]~27 .lut_mask = 16'h6688;
defparam \P1|SynthesisedPhase[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
cycloneii_lcell_comb \P1|SynthesisedPhase[6]~29 (
// Equation(s):
// \P1|SynthesisedPhase[6]~29_combout  = (\phaseControler|phase [6] & ((\P1|address [6] & (\P1|SynthesisedPhase[5]~28  & VCC)) # (!\P1|address [6] & (!\P1|SynthesisedPhase[5]~28 )))) # (!\phaseControler|phase [6] & ((\P1|address [6] & 
// (!\P1|SynthesisedPhase[5]~28 )) # (!\P1|address [6] & ((\P1|SynthesisedPhase[5]~28 ) # (GND)))))
// \P1|SynthesisedPhase[6]~30  = CARRY((\phaseControler|phase [6] & (!\P1|address [6] & !\P1|SynthesisedPhase[5]~28 )) # (!\phaseControler|phase [6] & ((!\P1|SynthesisedPhase[5]~28 ) # (!\P1|address [6]))))

	.dataa(\phaseControler|phase [6]),
	.datab(\P1|address [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[5]~28 ),
	.combout(\P1|SynthesisedPhase[6]~29_combout ),
	.cout(\P1|SynthesisedPhase[6]~30 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[6]~29 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
cycloneii_lcell_comb \P1|SynthesisedPhase[7]~31 (
// Equation(s):
// \P1|SynthesisedPhase[7]~31_combout  = ((\phaseControler|phase [7] $ (\P1|address [7] $ (!\P1|SynthesisedPhase[6]~30 )))) # (GND)
// \P1|SynthesisedPhase[7]~32  = CARRY((\phaseControler|phase [7] & ((\P1|address [7]) # (!\P1|SynthesisedPhase[6]~30 ))) # (!\phaseControler|phase [7] & (\P1|address [7] & !\P1|SynthesisedPhase[6]~30 )))

	.dataa(\phaseControler|phase [7]),
	.datab(\P1|address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[6]~30 ),
	.combout(\P1|SynthesisedPhase[7]~31_combout ),
	.cout(\P1|SynthesisedPhase[7]~32 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[7]~31 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
cycloneii_lcell_comb \P1|SynthesisedPhase[8]~33 (
// Equation(s):
// \P1|SynthesisedPhase[8]~33_combout  = (\P1|address [8] & ((\phaseControler|phase [8] & (\P1|SynthesisedPhase[7]~32  & VCC)) # (!\phaseControler|phase [8] & (!\P1|SynthesisedPhase[7]~32 )))) # (!\P1|address [8] & ((\phaseControler|phase [8] & 
// (!\P1|SynthesisedPhase[7]~32 )) # (!\phaseControler|phase [8] & ((\P1|SynthesisedPhase[7]~32 ) # (GND)))))
// \P1|SynthesisedPhase[8]~34  = CARRY((\P1|address [8] & (!\phaseControler|phase [8] & !\P1|SynthesisedPhase[7]~32 )) # (!\P1|address [8] & ((!\P1|SynthesisedPhase[7]~32 ) # (!\phaseControler|phase [8]))))

	.dataa(\P1|address [8]),
	.datab(\phaseControler|phase [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[7]~32 ),
	.combout(\P1|SynthesisedPhase[8]~33_combout ),
	.cout(\P1|SynthesisedPhase[8]~34 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[8]~33 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
cycloneii_lcell_comb \P1|SynthesisedPhase[9]~35 (
// Equation(s):
// \P1|SynthesisedPhase[9]~35_combout  = ((\P1|address [9] $ (\phaseControler|phase [9] $ (!\P1|SynthesisedPhase[8]~34 )))) # (GND)
// \P1|SynthesisedPhase[9]~36  = CARRY((\P1|address [9] & ((\phaseControler|phase [9]) # (!\P1|SynthesisedPhase[8]~34 ))) # (!\P1|address [9] & (\phaseControler|phase [9] & !\P1|SynthesisedPhase[8]~34 )))

	.dataa(\P1|address [9]),
	.datab(\phaseControler|phase [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[8]~34 ),
	.combout(\P1|SynthesisedPhase[9]~35_combout ),
	.cout(\P1|SynthesisedPhase[9]~36 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[9]~35 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
cycloneii_lcell_comb \P1|SynthesisedPhase[10]~37 (
// Equation(s):
// \P1|SynthesisedPhase[10]~37_combout  = (\P1|address [10] & ((\phaseControler|phase [10] & (\P1|SynthesisedPhase[9]~36  & VCC)) # (!\phaseControler|phase [10] & (!\P1|SynthesisedPhase[9]~36 )))) # (!\P1|address [10] & ((\phaseControler|phase [10] & 
// (!\P1|SynthesisedPhase[9]~36 )) # (!\phaseControler|phase [10] & ((\P1|SynthesisedPhase[9]~36 ) # (GND)))))
// \P1|SynthesisedPhase[10]~38  = CARRY((\P1|address [10] & (!\phaseControler|phase [10] & !\P1|SynthesisedPhase[9]~36 )) # (!\P1|address [10] & ((!\P1|SynthesisedPhase[9]~36 ) # (!\phaseControler|phase [10]))))

	.dataa(\P1|address [10]),
	.datab(\phaseControler|phase [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[9]~36 ),
	.combout(\P1|SynthesisedPhase[10]~37_combout ),
	.cout(\P1|SynthesisedPhase[10]~38 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[10]~37 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
cycloneii_lcell_comb \P1|SynthesisedPhase[11]~39 (
// Equation(s):
// \P1|SynthesisedPhase[11]~39_combout  = ((\P1|address [11] $ (\phaseControler|phase [11] $ (!\P1|SynthesisedPhase[10]~38 )))) # (GND)
// \P1|SynthesisedPhase[11]~40  = CARRY((\P1|address [11] & ((\phaseControler|phase [11]) # (!\P1|SynthesisedPhase[10]~38 ))) # (!\P1|address [11] & (\phaseControler|phase [11] & !\P1|SynthesisedPhase[10]~38 )))

	.dataa(\P1|address [11]),
	.datab(\phaseControler|phase [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[10]~38 ),
	.combout(\P1|SynthesisedPhase[11]~39_combout ),
	.cout(\P1|SynthesisedPhase[11]~40 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[11]~39 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
cycloneii_lcell_comb \P1|SynthesisedPhase[12]~41 (
// Equation(s):
// \P1|SynthesisedPhase[12]~41_combout  = (\phaseControler|phase [12] & ((\P1|address [12] & (\P1|SynthesisedPhase[11]~40  & VCC)) # (!\P1|address [12] & (!\P1|SynthesisedPhase[11]~40 )))) # (!\phaseControler|phase [12] & ((\P1|address [12] & 
// (!\P1|SynthesisedPhase[11]~40 )) # (!\P1|address [12] & ((\P1|SynthesisedPhase[11]~40 ) # (GND)))))
// \P1|SynthesisedPhase[12]~42  = CARRY((\phaseControler|phase [12] & (!\P1|address [12] & !\P1|SynthesisedPhase[11]~40 )) # (!\phaseControler|phase [12] & ((!\P1|SynthesisedPhase[11]~40 ) # (!\P1|address [12]))))

	.dataa(\phaseControler|phase [12]),
	.datab(\P1|address [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[11]~40 ),
	.combout(\P1|SynthesisedPhase[12]~41_combout ),
	.cout(\P1|SynthesisedPhase[12]~42 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[12]~41 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
cycloneii_lcell_comb \P1|SynthesisedPhase[13]~43 (
// Equation(s):
// \P1|SynthesisedPhase[13]~43_combout  = ((\P1|address [13] $ (\phaseControler|phase [13] $ (!\P1|SynthesisedPhase[12]~42 )))) # (GND)
// \P1|SynthesisedPhase[13]~44  = CARRY((\P1|address [13] & ((\phaseControler|phase [13]) # (!\P1|SynthesisedPhase[12]~42 ))) # (!\P1|address [13] & (\phaseControler|phase [13] & !\P1|SynthesisedPhase[12]~42 )))

	.dataa(\P1|address [13]),
	.datab(\phaseControler|phase [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[12]~42 ),
	.combout(\P1|SynthesisedPhase[13]~43_combout ),
	.cout(\P1|SynthesisedPhase[13]~44 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[13]~43 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
cycloneii_lcell_comb \P1|SynthesisedPhase[14]~45 (
// Equation(s):
// \P1|SynthesisedPhase[14]~45_combout  = (\P1|address [14] & ((\phaseControler|phase [14] & (\P1|SynthesisedPhase[13]~44  & VCC)) # (!\phaseControler|phase [14] & (!\P1|SynthesisedPhase[13]~44 )))) # (!\P1|address [14] & ((\phaseControler|phase [14] & 
// (!\P1|SynthesisedPhase[13]~44 )) # (!\phaseControler|phase [14] & ((\P1|SynthesisedPhase[13]~44 ) # (GND)))))
// \P1|SynthesisedPhase[14]~46  = CARRY((\P1|address [14] & (!\phaseControler|phase [14] & !\P1|SynthesisedPhase[13]~44 )) # (!\P1|address [14] & ((!\P1|SynthesisedPhase[13]~44 ) # (!\phaseControler|phase [14]))))

	.dataa(\P1|address [14]),
	.datab(\phaseControler|phase [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[13]~44 ),
	.combout(\P1|SynthesisedPhase[14]~45_combout ),
	.cout(\P1|SynthesisedPhase[14]~46 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[14]~45 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
cycloneii_lcell_comb \P1|SynthesisedPhase[15]~47 (
// Equation(s):
// \P1|SynthesisedPhase[15]~47_combout  = ((\phaseControler|phase [15] $ (\P1|address [15] $ (!\P1|SynthesisedPhase[14]~46 )))) # (GND)
// \P1|SynthesisedPhase[15]~48  = CARRY((\phaseControler|phase [15] & ((\P1|address [15]) # (!\P1|SynthesisedPhase[14]~46 ))) # (!\phaseControler|phase [15] & (\P1|address [15] & !\P1|SynthesisedPhase[14]~46 )))

	.dataa(\phaseControler|phase [15]),
	.datab(\P1|address [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[14]~46 ),
	.combout(\P1|SynthesisedPhase[15]~47_combout ),
	.cout(\P1|SynthesisedPhase[15]~48 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[15]~47 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
cycloneii_lcell_comb \P1|SynthesisedPhase[16]~49 (
// Equation(s):
// \P1|SynthesisedPhase[16]~49_combout  = (\phaseControler|phase [16] & ((\P1|address [16] & (\P1|SynthesisedPhase[15]~48  & VCC)) # (!\P1|address [16] & (!\P1|SynthesisedPhase[15]~48 )))) # (!\phaseControler|phase [16] & ((\P1|address [16] & 
// (!\P1|SynthesisedPhase[15]~48 )) # (!\P1|address [16] & ((\P1|SynthesisedPhase[15]~48 ) # (GND)))))
// \P1|SynthesisedPhase[16]~50  = CARRY((\phaseControler|phase [16] & (!\P1|address [16] & !\P1|SynthesisedPhase[15]~48 )) # (!\phaseControler|phase [16] & ((!\P1|SynthesisedPhase[15]~48 ) # (!\P1|address [16]))))

	.dataa(\phaseControler|phase [16]),
	.datab(\P1|address [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[15]~48 ),
	.combout(\P1|SynthesisedPhase[16]~49_combout ),
	.cout(\P1|SynthesisedPhase[16]~50 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[16]~49 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
cycloneii_lcell_comb \P1|SynthesisedPhase[17]~51 (
// Equation(s):
// \P1|SynthesisedPhase[17]~51_combout  = ((\phaseControler|phase [17] $ (\P1|address [17] $ (!\P1|SynthesisedPhase[16]~50 )))) # (GND)
// \P1|SynthesisedPhase[17]~52  = CARRY((\phaseControler|phase [17] & ((\P1|address [17]) # (!\P1|SynthesisedPhase[16]~50 ))) # (!\phaseControler|phase [17] & (\P1|address [17] & !\P1|SynthesisedPhase[16]~50 )))

	.dataa(\phaseControler|phase [17]),
	.datab(\P1|address [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[16]~50 ),
	.combout(\P1|SynthesisedPhase[17]~51_combout ),
	.cout(\P1|SynthesisedPhase[17]~52 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[17]~51 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N4
cycloneii_lcell_comb \P1|SynthesisedPhase[20]~57 (
// Equation(s):
// \P1|SynthesisedPhase[20]~57_combout  = (\phaseControler|phase [20] & ((\P1|address [20] & (\P1|SynthesisedPhase[19]~56  & VCC)) # (!\P1|address [20] & (!\P1|SynthesisedPhase[19]~56 )))) # (!\phaseControler|phase [20] & ((\P1|address [20] & 
// (!\P1|SynthesisedPhase[19]~56 )) # (!\P1|address [20] & ((\P1|SynthesisedPhase[19]~56 ) # (GND)))))
// \P1|SynthesisedPhase[20]~58  = CARRY((\phaseControler|phase [20] & (!\P1|address [20] & !\P1|SynthesisedPhase[19]~56 )) # (!\phaseControler|phase [20] & ((!\P1|SynthesisedPhase[19]~56 ) # (!\P1|address [20]))))

	.dataa(\phaseControler|phase [20]),
	.datab(\P1|address [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[19]~56 ),
	.combout(\P1|SynthesisedPhase[20]~57_combout ),
	.cout(\P1|SynthesisedPhase[20]~58 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[20]~57 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[20]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
cycloneii_lcell_comb \P1|SynthesisedPhase[21]~59 (
// Equation(s):
// \P1|SynthesisedPhase[21]~59_combout  = ((\phaseControler|phase [21] $ (\P1|address [21] $ (!\P1|SynthesisedPhase[20]~58 )))) # (GND)
// \P1|SynthesisedPhase[21]~60  = CARRY((\phaseControler|phase [21] & ((\P1|address [21]) # (!\P1|SynthesisedPhase[20]~58 ))) # (!\phaseControler|phase [21] & (\P1|address [21] & !\P1|SynthesisedPhase[20]~58 )))

	.dataa(\phaseControler|phase [21]),
	.datab(\P1|address [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[20]~58 ),
	.combout(\P1|SynthesisedPhase[21]~59_combout ),
	.cout(\P1|SynthesisedPhase[21]~60 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[21]~59 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[21]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N8
cycloneii_lcell_comb \P1|SynthesisedPhase[22]~61 (
// Equation(s):
// \P1|SynthesisedPhase[22]~61_combout  = (\phaseControler|phase [22] & ((\P1|address [22] & (\P1|SynthesisedPhase[21]~60  & VCC)) # (!\P1|address [22] & (!\P1|SynthesisedPhase[21]~60 )))) # (!\phaseControler|phase [22] & ((\P1|address [22] & 
// (!\P1|SynthesisedPhase[21]~60 )) # (!\P1|address [22] & ((\P1|SynthesisedPhase[21]~60 ) # (GND)))))
// \P1|SynthesisedPhase[22]~62  = CARRY((\phaseControler|phase [22] & (!\P1|address [22] & !\P1|SynthesisedPhase[21]~60 )) # (!\phaseControler|phase [22] & ((!\P1|SynthesisedPhase[21]~60 ) # (!\P1|address [22]))))

	.dataa(\phaseControler|phase [22]),
	.datab(\P1|address [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[21]~60 ),
	.combout(\P1|SynthesisedPhase[22]~61_combout ),
	.cout(\P1|SynthesisedPhase[22]~62 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[22]~61 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[22]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
cycloneii_lcell_comb \P1|SynthesisedPhase[23]~63 (
// Equation(s):
// \P1|SynthesisedPhase[23]~63_combout  = ((\phaseControler|phase [23] $ (\P1|address [23] $ (!\P1|SynthesisedPhase[22]~62 )))) # (GND)
// \P1|SynthesisedPhase[23]~64  = CARRY((\phaseControler|phase [23] & ((\P1|address [23]) # (!\P1|SynthesisedPhase[22]~62 ))) # (!\phaseControler|phase [23] & (\P1|address [23] & !\P1|SynthesisedPhase[22]~62 )))

	.dataa(\phaseControler|phase [23]),
	.datab(\P1|address [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[22]~62 ),
	.combout(\P1|SynthesisedPhase[23]~63_combout ),
	.cout(\P1|SynthesisedPhase[23]~64 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[23]~63 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[23]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
cycloneii_lcell_comb \P1|SynthesisedPhase[24]~65 (
// Equation(s):
// \P1|SynthesisedPhase[24]~65_combout  = (\P1|address [24] & ((\phaseControler|phase [24] & (\P1|SynthesisedPhase[23]~64  & VCC)) # (!\phaseControler|phase [24] & (!\P1|SynthesisedPhase[23]~64 )))) # (!\P1|address [24] & ((\phaseControler|phase [24] & 
// (!\P1|SynthesisedPhase[23]~64 )) # (!\phaseControler|phase [24] & ((\P1|SynthesisedPhase[23]~64 ) # (GND)))))
// \P1|SynthesisedPhase[24]~66  = CARRY((\P1|address [24] & (!\phaseControler|phase [24] & !\P1|SynthesisedPhase[23]~64 )) # (!\P1|address [24] & ((!\P1|SynthesisedPhase[23]~64 ) # (!\phaseControler|phase [24]))))

	.dataa(\P1|address [24]),
	.datab(\phaseControler|phase [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[23]~64 ),
	.combout(\P1|SynthesisedPhase[24]~65_combout ),
	.cout(\P1|SynthesisedPhase[24]~66 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[24]~65 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[24]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
cycloneii_lcell_comb \P1|SynthesisedPhase[25]~67 (
// Equation(s):
// \P1|SynthesisedPhase[25]~67_combout  = ((\P1|address [25] $ (\phaseControler|phase [25] $ (!\P1|SynthesisedPhase[24]~66 )))) # (GND)
// \P1|SynthesisedPhase[25]~68  = CARRY((\P1|address [25] & ((\phaseControler|phase [25]) # (!\P1|SynthesisedPhase[24]~66 ))) # (!\P1|address [25] & (\phaseControler|phase [25] & !\P1|SynthesisedPhase[24]~66 )))

	.dataa(\P1|address [25]),
	.datab(\phaseControler|phase [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[24]~66 ),
	.combout(\P1|SynthesisedPhase[25]~67_combout ),
	.cout(\P1|SynthesisedPhase[25]~68 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[25]~67 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[25]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
cycloneii_lcell_comb \P1|SynthesisedPhase[26]~69 (
// Equation(s):
// \P1|SynthesisedPhase[26]~69_combout  = (\P1|address [26] & ((\phaseControler|phase [26] & (\P1|SynthesisedPhase[25]~68  & VCC)) # (!\phaseControler|phase [26] & (!\P1|SynthesisedPhase[25]~68 )))) # (!\P1|address [26] & ((\phaseControler|phase [26] & 
// (!\P1|SynthesisedPhase[25]~68 )) # (!\phaseControler|phase [26] & ((\P1|SynthesisedPhase[25]~68 ) # (GND)))))
// \P1|SynthesisedPhase[26]~70  = CARRY((\P1|address [26] & (!\phaseControler|phase [26] & !\P1|SynthesisedPhase[25]~68 )) # (!\P1|address [26] & ((!\P1|SynthesisedPhase[25]~68 ) # (!\phaseControler|phase [26]))))

	.dataa(\P1|address [26]),
	.datab(\phaseControler|phase [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[25]~68 ),
	.combout(\P1|SynthesisedPhase[26]~69_combout ),
	.cout(\P1|SynthesisedPhase[26]~70 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[26]~69 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[26]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
cycloneii_lcell_comb \P1|SynthesisedPhase[27]~71 (
// Equation(s):
// \P1|SynthesisedPhase[27]~71_combout  = ((\phaseControler|phase [27] $ (\P1|address [27] $ (!\P1|SynthesisedPhase[26]~70 )))) # (GND)
// \P1|SynthesisedPhase[27]~72  = CARRY((\phaseControler|phase [27] & ((\P1|address [27]) # (!\P1|SynthesisedPhase[26]~70 ))) # (!\phaseControler|phase [27] & (\P1|address [27] & !\P1|SynthesisedPhase[26]~70 )))

	.dataa(\phaseControler|phase [27]),
	.datab(\P1|address [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[26]~70 ),
	.combout(\P1|SynthesisedPhase[27]~71_combout ),
	.cout(\P1|SynthesisedPhase[27]~72 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[27]~71 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[27]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
cycloneii_lcell_comb \P1|SynthesisedPhase[28]~73 (
// Equation(s):
// \P1|SynthesisedPhase[28]~73_combout  = (\phaseControler|phase [28] & ((\P1|address [28] & (\P1|SynthesisedPhase[27]~72  & VCC)) # (!\P1|address [28] & (!\P1|SynthesisedPhase[27]~72 )))) # (!\phaseControler|phase [28] & ((\P1|address [28] & 
// (!\P1|SynthesisedPhase[27]~72 )) # (!\P1|address [28] & ((\P1|SynthesisedPhase[27]~72 ) # (GND)))))
// \P1|SynthesisedPhase[28]~74  = CARRY((\phaseControler|phase [28] & (!\P1|address [28] & !\P1|SynthesisedPhase[27]~72 )) # (!\phaseControler|phase [28] & ((!\P1|SynthesisedPhase[27]~72 ) # (!\P1|address [28]))))

	.dataa(\phaseControler|phase [28]),
	.datab(\P1|address [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[27]~72 ),
	.combout(\P1|SynthesisedPhase[28]~73_combout ),
	.cout(\P1|SynthesisedPhase[28]~74 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[28]~73 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[28]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
cycloneii_lcell_comb \P1|SynthesisedPhase[29]~75 (
// Equation(s):
// \P1|SynthesisedPhase[29]~75_combout  = ((\P1|address [29] $ (\phaseControler|phase [29] $ (!\P1|SynthesisedPhase[28]~74 )))) # (GND)
// \P1|SynthesisedPhase[29]~76  = CARRY((\P1|address [29] & ((\phaseControler|phase [29]) # (!\P1|SynthesisedPhase[28]~74 ))) # (!\P1|address [29] & (\phaseControler|phase [29] & !\P1|SynthesisedPhase[28]~74 )))

	.dataa(\P1|address [29]),
	.datab(\phaseControler|phase [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[28]~74 ),
	.combout(\P1|SynthesisedPhase[29]~75_combout ),
	.cout(\P1|SynthesisedPhase[29]~76 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[29]~75 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[29]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
cycloneii_lcell_comb \P1|SynthesisedPhase[30]~77 (
// Equation(s):
// \P1|SynthesisedPhase[30]~77_combout  = (\phaseControler|phase [30] & ((\P1|address [30] & (\P1|SynthesisedPhase[29]~76  & VCC)) # (!\P1|address [30] & (!\P1|SynthesisedPhase[29]~76 )))) # (!\phaseControler|phase [30] & ((\P1|address [30] & 
// (!\P1|SynthesisedPhase[29]~76 )) # (!\P1|address [30] & ((\P1|SynthesisedPhase[29]~76 ) # (GND)))))
// \P1|SynthesisedPhase[30]~78  = CARRY((\phaseControler|phase [30] & (!\P1|address [30] & !\P1|SynthesisedPhase[29]~76 )) # (!\phaseControler|phase [30] & ((!\P1|SynthesisedPhase[29]~76 ) # (!\P1|address [30]))))

	.dataa(\phaseControler|phase [30]),
	.datab(\P1|address [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[29]~76 ),
	.combout(\P1|SynthesisedPhase[30]~77_combout ),
	.cout(\P1|SynthesisedPhase[30]~78 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[30]~77 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[30]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
cycloneii_lcell_comb \P1|SynthesisedPhase[31]~79 (
// Equation(s):
// \P1|SynthesisedPhase[31]~79_combout  = \phaseControler|phase [31] $ (\P1|SynthesisedPhase[30]~78  $ (!\P1|address [31]))

	.dataa(vcc),
	.datab(\phaseControler|phase [31]),
	.datac(vcc),
	.datad(\P1|address [31]),
	.cin(\P1|SynthesisedPhase[30]~78 ),
	.combout(\P1|SynthesisedPhase[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase[31]~79 .lut_mask = 16'h3CC3;
defparam \P1|SynthesisedPhase[31]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y5_N27
cycloneii_lcell_ff \P1|SynthesisedPhase[31] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[31]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [31]));

// Location: LCFF_X15_Y5_N25
cycloneii_lcell_ff \P1|SynthesisedPhase[30] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[30]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [30]));

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[29]));
// synopsys translate_off
defparam \PWMDuty[29]~I .input_async_reset = "none";
defparam \PWMDuty[29]~I .input_power_up = "low";
defparam \PWMDuty[29]~I .input_register_mode = "none";
defparam \PWMDuty[29]~I .input_sync_reset = "none";
defparam \PWMDuty[29]~I .oe_async_reset = "none";
defparam \PWMDuty[29]~I .oe_power_up = "low";
defparam \PWMDuty[29]~I .oe_register_mode = "none";
defparam \PWMDuty[29]~I .oe_sync_reset = "none";
defparam \PWMDuty[29]~I .operation_mode = "input";
defparam \PWMDuty[29]~I .output_async_reset = "none";
defparam \PWMDuty[29]~I .output_power_up = "low";
defparam \PWMDuty[29]~I .output_register_mode = "none";
defparam \PWMDuty[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y5_N21
cycloneii_lcell_ff \P1|SynthesisedPhase[28] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[28]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [28]));

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[27]));
// synopsys translate_off
defparam \PWMDuty[27]~I .input_async_reset = "none";
defparam \PWMDuty[27]~I .input_power_up = "low";
defparam \PWMDuty[27]~I .input_register_mode = "none";
defparam \PWMDuty[27]~I .input_sync_reset = "none";
defparam \PWMDuty[27]~I .oe_async_reset = "none";
defparam \PWMDuty[27]~I .oe_power_up = "low";
defparam \PWMDuty[27]~I .oe_register_mode = "none";
defparam \PWMDuty[27]~I .oe_sync_reset = "none";
defparam \PWMDuty[27]~I .operation_mode = "input";
defparam \PWMDuty[27]~I .output_async_reset = "none";
defparam \PWMDuty[27]~I .output_power_up = "low";
defparam \PWMDuty[27]~I .output_register_mode = "none";
defparam \PWMDuty[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[26]));
// synopsys translate_off
defparam \PWMDuty[26]~I .input_async_reset = "none";
defparam \PWMDuty[26]~I .input_power_up = "low";
defparam \PWMDuty[26]~I .input_register_mode = "none";
defparam \PWMDuty[26]~I .input_sync_reset = "none";
defparam \PWMDuty[26]~I .oe_async_reset = "none";
defparam \PWMDuty[26]~I .oe_power_up = "low";
defparam \PWMDuty[26]~I .oe_register_mode = "none";
defparam \PWMDuty[26]~I .oe_sync_reset = "none";
defparam \PWMDuty[26]~I .operation_mode = "input";
defparam \PWMDuty[26]~I .output_async_reset = "none";
defparam \PWMDuty[26]~I .output_power_up = "low";
defparam \PWMDuty[26]~I .output_register_mode = "none";
defparam \PWMDuty[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[25]));
// synopsys translate_off
defparam \PWMDuty[25]~I .input_async_reset = "none";
defparam \PWMDuty[25]~I .input_power_up = "low";
defparam \PWMDuty[25]~I .input_register_mode = "none";
defparam \PWMDuty[25]~I .input_sync_reset = "none";
defparam \PWMDuty[25]~I .oe_async_reset = "none";
defparam \PWMDuty[25]~I .oe_power_up = "low";
defparam \PWMDuty[25]~I .oe_register_mode = "none";
defparam \PWMDuty[25]~I .oe_sync_reset = "none";
defparam \PWMDuty[25]~I .operation_mode = "input";
defparam \PWMDuty[25]~I .output_async_reset = "none";
defparam \PWMDuty[25]~I .output_power_up = "low";
defparam \PWMDuty[25]~I .output_register_mode = "none";
defparam \PWMDuty[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y5_N13
cycloneii_lcell_ff \P1|SynthesisedPhase[24] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[24]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [24]));

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[23]));
// synopsys translate_off
defparam \PWMDuty[23]~I .input_async_reset = "none";
defparam \PWMDuty[23]~I .input_power_up = "low";
defparam \PWMDuty[23]~I .input_register_mode = "none";
defparam \PWMDuty[23]~I .input_sync_reset = "none";
defparam \PWMDuty[23]~I .oe_async_reset = "none";
defparam \PWMDuty[23]~I .oe_power_up = "low";
defparam \PWMDuty[23]~I .oe_register_mode = "none";
defparam \PWMDuty[23]~I .oe_sync_reset = "none";
defparam \PWMDuty[23]~I .operation_mode = "input";
defparam \PWMDuty[23]~I .output_async_reset = "none";
defparam \PWMDuty[23]~I .output_power_up = "low";
defparam \PWMDuty[23]~I .output_register_mode = "none";
defparam \PWMDuty[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[22]));
// synopsys translate_off
defparam \PWMDuty[22]~I .input_async_reset = "none";
defparam \PWMDuty[22]~I .input_power_up = "low";
defparam \PWMDuty[22]~I .input_register_mode = "none";
defparam \PWMDuty[22]~I .input_sync_reset = "none";
defparam \PWMDuty[22]~I .oe_async_reset = "none";
defparam \PWMDuty[22]~I .oe_power_up = "low";
defparam \PWMDuty[22]~I .oe_register_mode = "none";
defparam \PWMDuty[22]~I .oe_sync_reset = "none";
defparam \PWMDuty[22]~I .operation_mode = "input";
defparam \PWMDuty[22]~I .output_async_reset = "none";
defparam \PWMDuty[22]~I .output_power_up = "low";
defparam \PWMDuty[22]~I .output_register_mode = "none";
defparam \PWMDuty[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y5_N7
cycloneii_lcell_ff \P1|SynthesisedPhase[21] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[21]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [21]));

// Location: LCFF_X15_Y5_N5
cycloneii_lcell_ff \P1|SynthesisedPhase[20] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[20]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [20]));

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[19]));
// synopsys translate_off
defparam \PWMDuty[19]~I .input_async_reset = "none";
defparam \PWMDuty[19]~I .input_power_up = "low";
defparam \PWMDuty[19]~I .input_register_mode = "none";
defparam \PWMDuty[19]~I .input_sync_reset = "none";
defparam \PWMDuty[19]~I .oe_async_reset = "none";
defparam \PWMDuty[19]~I .oe_power_up = "low";
defparam \PWMDuty[19]~I .oe_register_mode = "none";
defparam \PWMDuty[19]~I .oe_sync_reset = "none";
defparam \PWMDuty[19]~I .operation_mode = "input";
defparam \PWMDuty[19]~I .output_async_reset = "none";
defparam \PWMDuty[19]~I .output_power_up = "low";
defparam \PWMDuty[19]~I .output_register_mode = "none";
defparam \PWMDuty[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[18]));
// synopsys translate_off
defparam \PWMDuty[18]~I .input_async_reset = "none";
defparam \PWMDuty[18]~I .input_power_up = "low";
defparam \PWMDuty[18]~I .input_register_mode = "none";
defparam \PWMDuty[18]~I .input_sync_reset = "none";
defparam \PWMDuty[18]~I .oe_async_reset = "none";
defparam \PWMDuty[18]~I .oe_power_up = "low";
defparam \PWMDuty[18]~I .oe_register_mode = "none";
defparam \PWMDuty[18]~I .oe_sync_reset = "none";
defparam \PWMDuty[18]~I .operation_mode = "input";
defparam \PWMDuty[18]~I .output_async_reset = "none";
defparam \PWMDuty[18]~I .output_power_up = "low";
defparam \PWMDuty[18]~I .output_register_mode = "none";
defparam \PWMDuty[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X15_Y6_N31
cycloneii_lcell_ff \P1|SynthesisedPhase[17] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[17]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [17]));

// Location: LCFF_X15_Y6_N29
cycloneii_lcell_ff \P1|SynthesisedPhase[16] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[16]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [16]));

// Location: LCFF_X15_Y6_N27
cycloneii_lcell_ff \P1|SynthesisedPhase[15] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[15]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [15]));

// Location: LCFF_X15_Y6_N25
cycloneii_lcell_ff \P1|SynthesisedPhase[14] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[14]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [14]));

// Location: LCFF_X15_Y6_N23
cycloneii_lcell_ff \P1|SynthesisedPhase[13] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[13]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [13]));

// Location: LCFF_X15_Y6_N21
cycloneii_lcell_ff \P1|SynthesisedPhase[12] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[12]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [12]));

// Location: LCFF_X15_Y6_N19
cycloneii_lcell_ff \P1|SynthesisedPhase[11] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[11]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [11]));

// Location: LCFF_X15_Y6_N17
cycloneii_lcell_ff \P1|SynthesisedPhase[10] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[10]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [10]));

// Location: LCFF_X15_Y6_N15
cycloneii_lcell_ff \P1|SynthesisedPhase[9] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[9]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [9]));

// Location: LCFF_X15_Y6_N13
cycloneii_lcell_ff \P1|SynthesisedPhase[8] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[8]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [8]));

// Location: LCFF_X15_Y6_N11
cycloneii_lcell_ff \P1|SynthesisedPhase[7] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[7]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [7]));

// Location: LCFF_X15_Y6_N9
cycloneii_lcell_ff \P1|SynthesisedPhase[6] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[6]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [6]));

// Location: LCFF_X13_Y6_N25
cycloneii_lcell_ff \P1|SynthesisedPhase[5] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\P1|SynthesisedPhase[5]~27_combout ),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [5]));

// Location: LCCOMB_X13_Y6_N6
cycloneii_lcell_comb \P1|SynthesisedPhase~81 (
// Equation(s):
// \P1|SynthesisedPhase~81_combout  = (\reset~combout  & \P1|address [4])

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(\P1|address [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~81_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~81 .lut_mask = 16'hA0A0;
defparam \P1|SynthesisedPhase~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N19
cycloneii_lcell_ff \P1|SynthesisedPhase[4] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\P1|SynthesisedPhase~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [4]));

// Location: LCFF_X18_Y4_N7
cycloneii_lcell_ff \P1|address[3] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[3]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [3]));

// Location: LCCOMB_X13_Y6_N8
cycloneii_lcell_comb \P1|SynthesisedPhase~82 (
// Equation(s):
// \P1|SynthesisedPhase~82_combout  = (\reset~combout  & \P1|address [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\P1|address [3]),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~82_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~82 .lut_mask = 16'hF000;
defparam \P1|SynthesisedPhase~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N3
cycloneii_lcell_ff \P1|SynthesisedPhase[3] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\P1|SynthesisedPhase~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [3]));

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PWMDuty[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PWMDuty~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWMDuty[2]));
// synopsys translate_off
defparam \PWMDuty[2]~I .input_async_reset = "none";
defparam \PWMDuty[2]~I .input_power_up = "low";
defparam \PWMDuty[2]~I .input_register_mode = "none";
defparam \PWMDuty[2]~I .input_sync_reset = "none";
defparam \PWMDuty[2]~I .oe_async_reset = "none";
defparam \PWMDuty[2]~I .oe_power_up = "low";
defparam \PWMDuty[2]~I .oe_register_mode = "none";
defparam \PWMDuty[2]~I .oe_sync_reset = "none";
defparam \PWMDuty[2]~I .operation_mode = "input";
defparam \PWMDuty[2]~I .output_async_reset = "none";
defparam \PWMDuty[2]~I .output_power_up = "low";
defparam \PWMDuty[2]~I .output_register_mode = "none";
defparam \PWMDuty[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X18_Y4_N3
cycloneii_lcell_ff \P1|address[1] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [1]));

// Location: LCCOMB_X13_Y6_N16
cycloneii_lcell_comb \P1|SynthesisedPhase~84 (
// Equation(s):
// \P1|SynthesisedPhase~84_combout  = (\reset~combout  & \P1|address [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\P1|address [1]),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~84_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~84 .lut_mask = 16'hF000;
defparam \P1|SynthesisedPhase~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N23
cycloneii_lcell_ff \P1|SynthesisedPhase[1] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\P1|SynthesisedPhase~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [1]));

// Location: LCCOMB_X13_Y6_N10
cycloneii_lcell_comb \P1|SynthesisedPhase~85 (
// Equation(s):
// \P1|SynthesisedPhase~85_combout  = (\reset~combout  & \P1|address [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\P1|address [0]),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~85_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~85 .lut_mask = 16'hF000;
defparam \P1|SynthesisedPhase~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N1
cycloneii_lcell_ff \P1|SynthesisedPhase[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\P1|SynthesisedPhase~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [0]));

// Location: LCCOMB_X12_Y6_N0
cycloneii_lcell_comb \P1|LessThan0~1 (
// Equation(s):
// \P1|LessThan0~1_cout  = CARRY((!\PWMDuty~combout [0] & \P1|SynthesisedPhase [0]))

	.dataa(\PWMDuty~combout [0]),
	.datab(\P1|SynthesisedPhase [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\P1|LessThan0~1_cout ));
// synopsys translate_off
defparam \P1|LessThan0~1 .lut_mask = 16'h0044;
defparam \P1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneii_lcell_comb \P1|LessThan0~3 (
// Equation(s):
// \P1|LessThan0~3_cout  = CARRY((\PWMDuty~combout [1] & ((!\P1|LessThan0~1_cout ) # (!\P1|SynthesisedPhase [1]))) # (!\PWMDuty~combout [1] & (!\P1|SynthesisedPhase [1] & !\P1|LessThan0~1_cout )))

	.dataa(\PWMDuty~combout [1]),
	.datab(\P1|SynthesisedPhase [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~1_cout ),
	.combout(),
	.cout(\P1|LessThan0~3_cout ));
// synopsys translate_off
defparam \P1|LessThan0~3 .lut_mask = 16'h002B;
defparam \P1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneii_lcell_comb \P1|LessThan0~5 (
// Equation(s):
// \P1|LessThan0~5_cout  = CARRY((\P1|SynthesisedPhase [2] & ((!\P1|LessThan0~3_cout ) # (!\PWMDuty~combout [2]))) # (!\P1|SynthesisedPhase [2] & (!\PWMDuty~combout [2] & !\P1|LessThan0~3_cout )))

	.dataa(\P1|SynthesisedPhase [2]),
	.datab(\PWMDuty~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~3_cout ),
	.combout(),
	.cout(\P1|LessThan0~5_cout ));
// synopsys translate_off
defparam \P1|LessThan0~5 .lut_mask = 16'h002B;
defparam \P1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneii_lcell_comb \P1|LessThan0~7 (
// Equation(s):
// \P1|LessThan0~7_cout  = CARRY((\PWMDuty~combout [3] & ((!\P1|LessThan0~5_cout ) # (!\P1|SynthesisedPhase [3]))) # (!\PWMDuty~combout [3] & (!\P1|SynthesisedPhase [3] & !\P1|LessThan0~5_cout )))

	.dataa(\PWMDuty~combout [3]),
	.datab(\P1|SynthesisedPhase [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~5_cout ),
	.combout(),
	.cout(\P1|LessThan0~7_cout ));
// synopsys translate_off
defparam \P1|LessThan0~7 .lut_mask = 16'h002B;
defparam \P1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneii_lcell_comb \P1|LessThan0~9 (
// Equation(s):
// \P1|LessThan0~9_cout  = CARRY((\PWMDuty~combout [4] & (\P1|SynthesisedPhase [4] & !\P1|LessThan0~7_cout )) # (!\PWMDuty~combout [4] & ((\P1|SynthesisedPhase [4]) # (!\P1|LessThan0~7_cout ))))

	.dataa(\PWMDuty~combout [4]),
	.datab(\P1|SynthesisedPhase [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~7_cout ),
	.combout(),
	.cout(\P1|LessThan0~9_cout ));
// synopsys translate_off
defparam \P1|LessThan0~9 .lut_mask = 16'h004D;
defparam \P1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneii_lcell_comb \P1|LessThan0~11 (
// Equation(s):
// \P1|LessThan0~11_cout  = CARRY((\PWMDuty~combout [5] & ((!\P1|LessThan0~9_cout ) # (!\P1|SynthesisedPhase [5]))) # (!\PWMDuty~combout [5] & (!\P1|SynthesisedPhase [5] & !\P1|LessThan0~9_cout )))

	.dataa(\PWMDuty~combout [5]),
	.datab(\P1|SynthesisedPhase [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~9_cout ),
	.combout(),
	.cout(\P1|LessThan0~11_cout ));
// synopsys translate_off
defparam \P1|LessThan0~11 .lut_mask = 16'h002B;
defparam \P1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneii_lcell_comb \P1|LessThan0~13 (
// Equation(s):
// \P1|LessThan0~13_cout  = CARRY((\PWMDuty~combout [6] & (\P1|SynthesisedPhase [6] & !\P1|LessThan0~11_cout )) # (!\PWMDuty~combout [6] & ((\P1|SynthesisedPhase [6]) # (!\P1|LessThan0~11_cout ))))

	.dataa(\PWMDuty~combout [6]),
	.datab(\P1|SynthesisedPhase [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~11_cout ),
	.combout(),
	.cout(\P1|LessThan0~13_cout ));
// synopsys translate_off
defparam \P1|LessThan0~13 .lut_mask = 16'h004D;
defparam \P1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneii_lcell_comb \P1|LessThan0~15 (
// Equation(s):
// \P1|LessThan0~15_cout  = CARRY((\PWMDuty~combout [7] & ((!\P1|LessThan0~13_cout ) # (!\P1|SynthesisedPhase [7]))) # (!\PWMDuty~combout [7] & (!\P1|SynthesisedPhase [7] & !\P1|LessThan0~13_cout )))

	.dataa(\PWMDuty~combout [7]),
	.datab(\P1|SynthesisedPhase [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~13_cout ),
	.combout(),
	.cout(\P1|LessThan0~15_cout ));
// synopsys translate_off
defparam \P1|LessThan0~15 .lut_mask = 16'h002B;
defparam \P1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneii_lcell_comb \P1|LessThan0~17 (
// Equation(s):
// \P1|LessThan0~17_cout  = CARRY((\PWMDuty~combout [8] & (\P1|SynthesisedPhase [8] & !\P1|LessThan0~15_cout )) # (!\PWMDuty~combout [8] & ((\P1|SynthesisedPhase [8]) # (!\P1|LessThan0~15_cout ))))

	.dataa(\PWMDuty~combout [8]),
	.datab(\P1|SynthesisedPhase [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~15_cout ),
	.combout(),
	.cout(\P1|LessThan0~17_cout ));
// synopsys translate_off
defparam \P1|LessThan0~17 .lut_mask = 16'h004D;
defparam \P1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneii_lcell_comb \P1|LessThan0~19 (
// Equation(s):
// \P1|LessThan0~19_cout  = CARRY((\PWMDuty~combout [9] & ((!\P1|LessThan0~17_cout ) # (!\P1|SynthesisedPhase [9]))) # (!\PWMDuty~combout [9] & (!\P1|SynthesisedPhase [9] & !\P1|LessThan0~17_cout )))

	.dataa(\PWMDuty~combout [9]),
	.datab(\P1|SynthesisedPhase [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~17_cout ),
	.combout(),
	.cout(\P1|LessThan0~19_cout ));
// synopsys translate_off
defparam \P1|LessThan0~19 .lut_mask = 16'h002B;
defparam \P1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneii_lcell_comb \P1|LessThan0~21 (
// Equation(s):
// \P1|LessThan0~21_cout  = CARRY((\PWMDuty~combout [10] & (\P1|SynthesisedPhase [10] & !\P1|LessThan0~19_cout )) # (!\PWMDuty~combout [10] & ((\P1|SynthesisedPhase [10]) # (!\P1|LessThan0~19_cout ))))

	.dataa(\PWMDuty~combout [10]),
	.datab(\P1|SynthesisedPhase [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~19_cout ),
	.combout(),
	.cout(\P1|LessThan0~21_cout ));
// synopsys translate_off
defparam \P1|LessThan0~21 .lut_mask = 16'h004D;
defparam \P1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneii_lcell_comb \P1|LessThan0~23 (
// Equation(s):
// \P1|LessThan0~23_cout  = CARRY((\PWMDuty~combout [11] & ((!\P1|LessThan0~21_cout ) # (!\P1|SynthesisedPhase [11]))) # (!\PWMDuty~combout [11] & (!\P1|SynthesisedPhase [11] & !\P1|LessThan0~21_cout )))

	.dataa(\PWMDuty~combout [11]),
	.datab(\P1|SynthesisedPhase [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~21_cout ),
	.combout(),
	.cout(\P1|LessThan0~23_cout ));
// synopsys translate_off
defparam \P1|LessThan0~23 .lut_mask = 16'h002B;
defparam \P1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneii_lcell_comb \P1|LessThan0~25 (
// Equation(s):
// \P1|LessThan0~25_cout  = CARRY((\PWMDuty~combout [12] & (\P1|SynthesisedPhase [12] & !\P1|LessThan0~23_cout )) # (!\PWMDuty~combout [12] & ((\P1|SynthesisedPhase [12]) # (!\P1|LessThan0~23_cout ))))

	.dataa(\PWMDuty~combout [12]),
	.datab(\P1|SynthesisedPhase [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~23_cout ),
	.combout(),
	.cout(\P1|LessThan0~25_cout ));
// synopsys translate_off
defparam \P1|LessThan0~25 .lut_mask = 16'h004D;
defparam \P1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneii_lcell_comb \P1|LessThan0~27 (
// Equation(s):
// \P1|LessThan0~27_cout  = CARRY((\PWMDuty~combout [13] & ((!\P1|LessThan0~25_cout ) # (!\P1|SynthesisedPhase [13]))) # (!\PWMDuty~combout [13] & (!\P1|SynthesisedPhase [13] & !\P1|LessThan0~25_cout )))

	.dataa(\PWMDuty~combout [13]),
	.datab(\P1|SynthesisedPhase [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~25_cout ),
	.combout(),
	.cout(\P1|LessThan0~27_cout ));
// synopsys translate_off
defparam \P1|LessThan0~27 .lut_mask = 16'h002B;
defparam \P1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneii_lcell_comb \P1|LessThan0~29 (
// Equation(s):
// \P1|LessThan0~29_cout  = CARRY((\PWMDuty~combout [14] & (\P1|SynthesisedPhase [14] & !\P1|LessThan0~27_cout )) # (!\PWMDuty~combout [14] & ((\P1|SynthesisedPhase [14]) # (!\P1|LessThan0~27_cout ))))

	.dataa(\PWMDuty~combout [14]),
	.datab(\P1|SynthesisedPhase [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~27_cout ),
	.combout(),
	.cout(\P1|LessThan0~29_cout ));
// synopsys translate_off
defparam \P1|LessThan0~29 .lut_mask = 16'h004D;
defparam \P1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneii_lcell_comb \P1|LessThan0~31 (
// Equation(s):
// \P1|LessThan0~31_cout  = CARRY((\PWMDuty~combout [15] & ((!\P1|LessThan0~29_cout ) # (!\P1|SynthesisedPhase [15]))) # (!\PWMDuty~combout [15] & (!\P1|SynthesisedPhase [15] & !\P1|LessThan0~29_cout )))

	.dataa(\PWMDuty~combout [15]),
	.datab(\P1|SynthesisedPhase [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~29_cout ),
	.combout(),
	.cout(\P1|LessThan0~31_cout ));
// synopsys translate_off
defparam \P1|LessThan0~31 .lut_mask = 16'h002B;
defparam \P1|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneii_lcell_comb \P1|LessThan0~33 (
// Equation(s):
// \P1|LessThan0~33_cout  = CARRY((\PWMDuty~combout [16] & (\P1|SynthesisedPhase [16] & !\P1|LessThan0~31_cout )) # (!\PWMDuty~combout [16] & ((\P1|SynthesisedPhase [16]) # (!\P1|LessThan0~31_cout ))))

	.dataa(\PWMDuty~combout [16]),
	.datab(\P1|SynthesisedPhase [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~31_cout ),
	.combout(),
	.cout(\P1|LessThan0~33_cout ));
// synopsys translate_off
defparam \P1|LessThan0~33 .lut_mask = 16'h004D;
defparam \P1|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneii_lcell_comb \P1|LessThan0~35 (
// Equation(s):
// \P1|LessThan0~35_cout  = CARRY((\PWMDuty~combout [17] & ((!\P1|LessThan0~33_cout ) # (!\P1|SynthesisedPhase [17]))) # (!\PWMDuty~combout [17] & (!\P1|SynthesisedPhase [17] & !\P1|LessThan0~33_cout )))

	.dataa(\PWMDuty~combout [17]),
	.datab(\P1|SynthesisedPhase [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~33_cout ),
	.combout(),
	.cout(\P1|LessThan0~35_cout ));
// synopsys translate_off
defparam \P1|LessThan0~35 .lut_mask = 16'h002B;
defparam \P1|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneii_lcell_comb \P1|LessThan0~37 (
// Equation(s):
// \P1|LessThan0~37_cout  = CARRY((\P1|SynthesisedPhase [18] & ((!\P1|LessThan0~35_cout ) # (!\PWMDuty~combout [18]))) # (!\P1|SynthesisedPhase [18] & (!\PWMDuty~combout [18] & !\P1|LessThan0~35_cout )))

	.dataa(\P1|SynthesisedPhase [18]),
	.datab(\PWMDuty~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~35_cout ),
	.combout(),
	.cout(\P1|LessThan0~37_cout ));
// synopsys translate_off
defparam \P1|LessThan0~37 .lut_mask = 16'h002B;
defparam \P1|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneii_lcell_comb \P1|LessThan0~39 (
// Equation(s):
// \P1|LessThan0~39_cout  = CARRY((\P1|SynthesisedPhase [19] & (\PWMDuty~combout [19] & !\P1|LessThan0~37_cout )) # (!\P1|SynthesisedPhase [19] & ((\PWMDuty~combout [19]) # (!\P1|LessThan0~37_cout ))))

	.dataa(\P1|SynthesisedPhase [19]),
	.datab(\PWMDuty~combout [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~37_cout ),
	.combout(),
	.cout(\P1|LessThan0~39_cout ));
// synopsys translate_off
defparam \P1|LessThan0~39 .lut_mask = 16'h004D;
defparam \P1|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneii_lcell_comb \P1|LessThan0~41 (
// Equation(s):
// \P1|LessThan0~41_cout  = CARRY((\PWMDuty~combout [20] & (\P1|SynthesisedPhase [20] & !\P1|LessThan0~39_cout )) # (!\PWMDuty~combout [20] & ((\P1|SynthesisedPhase [20]) # (!\P1|LessThan0~39_cout ))))

	.dataa(\PWMDuty~combout [20]),
	.datab(\P1|SynthesisedPhase [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~39_cout ),
	.combout(),
	.cout(\P1|LessThan0~41_cout ));
// synopsys translate_off
defparam \P1|LessThan0~41 .lut_mask = 16'h004D;
defparam \P1|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneii_lcell_comb \P1|LessThan0~43 (
// Equation(s):
// \P1|LessThan0~43_cout  = CARRY((\PWMDuty~combout [21] & ((!\P1|LessThan0~41_cout ) # (!\P1|SynthesisedPhase [21]))) # (!\PWMDuty~combout [21] & (!\P1|SynthesisedPhase [21] & !\P1|LessThan0~41_cout )))

	.dataa(\PWMDuty~combout [21]),
	.datab(\P1|SynthesisedPhase [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~41_cout ),
	.combout(),
	.cout(\P1|LessThan0~43_cout ));
// synopsys translate_off
defparam \P1|LessThan0~43 .lut_mask = 16'h002B;
defparam \P1|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneii_lcell_comb \P1|LessThan0~45 (
// Equation(s):
// \P1|LessThan0~45_cout  = CARRY((\P1|SynthesisedPhase [22] & ((!\P1|LessThan0~43_cout ) # (!\PWMDuty~combout [22]))) # (!\P1|SynthesisedPhase [22] & (!\PWMDuty~combout [22] & !\P1|LessThan0~43_cout )))

	.dataa(\P1|SynthesisedPhase [22]),
	.datab(\PWMDuty~combout [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~43_cout ),
	.combout(),
	.cout(\P1|LessThan0~45_cout ));
// synopsys translate_off
defparam \P1|LessThan0~45 .lut_mask = 16'h002B;
defparam \P1|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneii_lcell_comb \P1|LessThan0~47 (
// Equation(s):
// \P1|LessThan0~47_cout  = CARRY((\P1|SynthesisedPhase [23] & (\PWMDuty~combout [23] & !\P1|LessThan0~45_cout )) # (!\P1|SynthesisedPhase [23] & ((\PWMDuty~combout [23]) # (!\P1|LessThan0~45_cout ))))

	.dataa(\P1|SynthesisedPhase [23]),
	.datab(\PWMDuty~combout [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~45_cout ),
	.combout(),
	.cout(\P1|LessThan0~47_cout ));
// synopsys translate_off
defparam \P1|LessThan0~47 .lut_mask = 16'h004D;
defparam \P1|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneii_lcell_comb \P1|LessThan0~49 (
// Equation(s):
// \P1|LessThan0~49_cout  = CARRY((\PWMDuty~combout [24] & (\P1|SynthesisedPhase [24] & !\P1|LessThan0~47_cout )) # (!\PWMDuty~combout [24] & ((\P1|SynthesisedPhase [24]) # (!\P1|LessThan0~47_cout ))))

	.dataa(\PWMDuty~combout [24]),
	.datab(\P1|SynthesisedPhase [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~47_cout ),
	.combout(),
	.cout(\P1|LessThan0~49_cout ));
// synopsys translate_off
defparam \P1|LessThan0~49 .lut_mask = 16'h004D;
defparam \P1|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneii_lcell_comb \P1|LessThan0~51 (
// Equation(s):
// \P1|LessThan0~51_cout  = CARRY((\P1|SynthesisedPhase [25] & (\PWMDuty~combout [25] & !\P1|LessThan0~49_cout )) # (!\P1|SynthesisedPhase [25] & ((\PWMDuty~combout [25]) # (!\P1|LessThan0~49_cout ))))

	.dataa(\P1|SynthesisedPhase [25]),
	.datab(\PWMDuty~combout [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~49_cout ),
	.combout(),
	.cout(\P1|LessThan0~51_cout ));
// synopsys translate_off
defparam \P1|LessThan0~51 .lut_mask = 16'h004D;
defparam \P1|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneii_lcell_comb \P1|LessThan0~53 (
// Equation(s):
// \P1|LessThan0~53_cout  = CARRY((\P1|SynthesisedPhase [26] & ((!\P1|LessThan0~51_cout ) # (!\PWMDuty~combout [26]))) # (!\P1|SynthesisedPhase [26] & (!\PWMDuty~combout [26] & !\P1|LessThan0~51_cout )))

	.dataa(\P1|SynthesisedPhase [26]),
	.datab(\PWMDuty~combout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~51_cout ),
	.combout(),
	.cout(\P1|LessThan0~53_cout ));
// synopsys translate_off
defparam \P1|LessThan0~53 .lut_mask = 16'h002B;
defparam \P1|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneii_lcell_comb \P1|LessThan0~55 (
// Equation(s):
// \P1|LessThan0~55_cout  = CARRY((\P1|SynthesisedPhase [27] & (\PWMDuty~combout [27] & !\P1|LessThan0~53_cout )) # (!\P1|SynthesisedPhase [27] & ((\PWMDuty~combout [27]) # (!\P1|LessThan0~53_cout ))))

	.dataa(\P1|SynthesisedPhase [27]),
	.datab(\PWMDuty~combout [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~53_cout ),
	.combout(),
	.cout(\P1|LessThan0~55_cout ));
// synopsys translate_off
defparam \P1|LessThan0~55 .lut_mask = 16'h004D;
defparam \P1|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneii_lcell_comb \P1|LessThan0~57 (
// Equation(s):
// \P1|LessThan0~57_cout  = CARRY((\PWMDuty~combout [28] & (\P1|SynthesisedPhase [28] & !\P1|LessThan0~55_cout )) # (!\PWMDuty~combout [28] & ((\P1|SynthesisedPhase [28]) # (!\P1|LessThan0~55_cout ))))

	.dataa(\PWMDuty~combout [28]),
	.datab(\P1|SynthesisedPhase [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~55_cout ),
	.combout(),
	.cout(\P1|LessThan0~57_cout ));
// synopsys translate_off
defparam \P1|LessThan0~57 .lut_mask = 16'h004D;
defparam \P1|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneii_lcell_comb \P1|LessThan0~59 (
// Equation(s):
// \P1|LessThan0~59_cout  = CARRY((\P1|SynthesisedPhase [29] & (\PWMDuty~combout [29] & !\P1|LessThan0~57_cout )) # (!\P1|SynthesisedPhase [29] & ((\PWMDuty~combout [29]) # (!\P1|LessThan0~57_cout ))))

	.dataa(\P1|SynthesisedPhase [29]),
	.datab(\PWMDuty~combout [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~57_cout ),
	.combout(),
	.cout(\P1|LessThan0~59_cout ));
// synopsys translate_off
defparam \P1|LessThan0~59 .lut_mask = 16'h004D;
defparam \P1|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneii_lcell_comb \P1|LessThan0~61 (
// Equation(s):
// \P1|LessThan0~61_cout  = CARRY((\PWMDuty~combout [30] & (\P1|SynthesisedPhase [30] & !\P1|LessThan0~59_cout )) # (!\PWMDuty~combout [30] & ((\P1|SynthesisedPhase [30]) # (!\P1|LessThan0~59_cout ))))

	.dataa(\PWMDuty~combout [30]),
	.datab(\P1|SynthesisedPhase [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~59_cout ),
	.combout(),
	.cout(\P1|LessThan0~61_cout ));
// synopsys translate_off
defparam \P1|LessThan0~61 .lut_mask = 16'h004D;
defparam \P1|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneii_lcell_comb \P1|LessThan0~62 (
// Equation(s):
// \P1|LessThan0~62_combout  = (\PWMDuty~combout [31] & (\P1|LessThan0~61_cout  & \P1|SynthesisedPhase [31])) # (!\PWMDuty~combout [31] & ((\P1|LessThan0~61_cout ) # (\P1|SynthesisedPhase [31])))

	.dataa(vcc),
	.datab(\PWMDuty~combout [31]),
	.datac(vcc),
	.datad(\P1|SynthesisedPhase [31]),
	.cin(\P1|LessThan0~61_cout ),
	.combout(\P1|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \P1|LessThan0~62 .lut_mask = 16'hF330;
defparam \P1|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
cycloneii_lcell_comb \P1|PWMout[0]~0 (
// Equation(s):
// \P1|PWMout[0]~0_combout  = !\P1|LessThan0~62_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\P1|LessThan0~62_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|PWMout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \P1|PWMout[0]~0 .lut_mask = 16'h0F0F;
defparam \P1|PWMout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y5_N25
cycloneii_lcell_ff \P1|PWMout[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|PWMout[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|PWMout [0]));

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OutMode[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OutMode~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutMode[0]));
// synopsys translate_off
defparam \OutMode[0]~I .input_async_reset = "none";
defparam \OutMode[0]~I .input_power_up = "low";
defparam \OutMode[0]~I .input_register_mode = "none";
defparam \OutMode[0]~I .input_sync_reset = "none";
defparam \OutMode[0]~I .oe_async_reset = "none";
defparam \OutMode[0]~I .oe_power_up = "low";
defparam \OutMode[0]~I .oe_register_mode = "none";
defparam \OutMode[0]~I .oe_sync_reset = "none";
defparam \OutMode[0]~I .operation_mode = "input";
defparam \OutMode[0]~I .output_async_reset = "none";
defparam \OutMode[0]~I .output_power_up = "low";
defparam \OutMode[0]~I .output_register_mode = "none";
defparam \OutMode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OutMode[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OutMode~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutMode[1]));
// synopsys translate_off
defparam \OutMode[1]~I .input_async_reset = "none";
defparam \OutMode[1]~I .input_power_up = "low";
defparam \OutMode[1]~I .input_register_mode = "none";
defparam \OutMode[1]~I .input_sync_reset = "none";
defparam \OutMode[1]~I .oe_async_reset = "none";
defparam \OutMode[1]~I .oe_power_up = "low";
defparam \OutMode[1]~I .oe_register_mode = "none";
defparam \OutMode[1]~I .oe_sync_reset = "none";
defparam \OutMode[1]~I .operation_mode = "input";
defparam \OutMode[1]~I .output_async_reset = "none";
defparam \OutMode[1]~I .output_power_up = "low";
defparam \OutMode[1]~I .output_register_mode = "none";
defparam \OutMode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneii_lcell_comb \Control|Mux15~0 (
// Equation(s):
// \Control|Mux15~0_combout  = (!\OutMode~combout [0] & ((\OutMode~combout [1] & ((\P1|PWMout [0]))) # (!\OutMode~combout [1] & (\P2|PWMout [0]))))

	.dataa(\P2|PWMout [0]),
	.datab(\P1|PWMout [0]),
	.datac(\OutMode~combout [0]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux15~0 .lut_mask = 16'h0C0A;
defparam \Control|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X15_Y5_N9
cycloneii_lcell_ff \P1|SynthesisedPhase[22] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[22]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [22]));

// Location: LCFF_X15_Y5_N11
cycloneii_lcell_ff \P1|SynthesisedPhase[23] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[23]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [23]));

// Location: LCFF_X15_Y5_N15
cycloneii_lcell_ff \P1|SynthesisedPhase[25] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[25]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [25]));

// Location: LCFF_X15_Y5_N17
cycloneii_lcell_ff \P1|SynthesisedPhase[26] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[26]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [26]));

// Location: LCFF_X15_Y5_N19
cycloneii_lcell_ff \P1|SynthesisedPhase[27] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[27]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [27]));

// Location: LCFF_X15_Y5_N23
cycloneii_lcell_ff \P1|SynthesisedPhase[29] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[29]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [29]));

// Location: LCCOMB_X19_Y6_N2
cycloneii_lcell_comb \Control|Mux15~1 (
// Equation(s):
// \Control|Mux15~1_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [0]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\S1|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.datac(\OutMode~combout [0]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux15~1 .lut_mask = 16'hC0A0;
defparam \Control|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneii_lcell_comb \Control|Mux15~2 (
// Equation(s):
// \Control|Mux15~2_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux15~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(\Control|Mux15~1_combout ),
	.cin(gnd),
	.combout(\Control|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux15~2 .lut_mask = 16'hFFF0;
defparam \Control|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y7
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h54AB54AA555AAAAAAAAAAB54A94B4B6DB66CCCE738707C007E007E1C731B36DA54AAAD4B4D998C3C00001E39D9B6B5556B6CCC707FFC1C66494AAB4B331C0300E3325AAAB4D8C3FFF863652AAD3630FFF8E669555A66380071996AA96CE1FFE3992AAA49C7E7F19B4AA5B31FFF8E6D4B5B63800799A554B33C00799B555B33800399B555B33C00799A554B33C0038DB5A56CE3FFF19B4AA5B31FCFC724AAA9338FFF0E6D2AAD331C0038CC95552CCE3FFE18D96AA94D8C3FFF86365AAAB4998E01807199A5AAA524CC707FFC1C666DAD555ADB3738F0000078633365A56AAA54B6D9B19C70FC00FC007C1C39CE666CDB6DA5A52A55AAAAAAAAAAB554AA55AA55;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hAB54AB55AAA55555555554AB56B4B49249933318C78F83FF81FF81E38CE4C925AB5552B4B26673C3FFFFE1C626494AAA9493338F8003E399B6B554B4CCE3FCFF1CCDA5554B273C00079C9AD552C9CF00071996AAA599C7FF8E669556931E001C66D555B638180E64B55A4CE0007192B4A49C7FF8665AAB4CC3FF8664AAA4CC7FFC664AAA4CC3FF8665AAB4CC3FFC724A5A931C000E64B55A4CE03038DB5556CC7000F192D552CCE3FFC7336AAAD331C001E7269556B273C00079C9A5554B6671FE7F8E665A555ADB338F8003E3999252AAA524C8C70FFFFF879CCC9A5A9555AB49264E638F03FF03FF83E3C631999324925A5AD5AA55555555554AAB55AA55AA;
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneii_lcell_comb \Control|Mux14~0 (
// Equation(s):
// \Control|Mux14~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [1])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\T1|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\S1|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.datac(\OutMode~combout [0]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux14~0 .lut_mask = 16'hA0C0;
defparam \Control|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneii_lcell_comb \Control|Mux14~1 (
// Equation(s):
// \Control|Mux14~1_combout  = (\Control|Mux14~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux14~0_combout ),
	.datac(\Control|Mux15~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux14~1 .lut_mask = 16'hFCFC;
defparam \Control|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y7
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneii_lcell_comb \Control|Mux13~0 (
// Equation(s):
// \Control|Mux13~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [2]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\S1|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datac(\OutMode~combout [1]),
	.datad(\OutMode~combout [0]),
	.cin(gnd),
	.combout(\Control|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux13~0 .lut_mask = 16'hCA00;
defparam \Control|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneii_lcell_comb \Control|Mux13~1 (
// Equation(s):
// \Control|Mux13~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux13~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux15~0_combout ),
	.datac(\Control|Mux13~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux13~1 .lut_mask = 16'hFCFC;
defparam \Control|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y1
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hE1C3870F1E1C3C3C3C3C3C1F0F83F07E07F00FF8007FFFFF81FFFFFC00FF01F83C1E1C38E38C63199999993649B692D2D6A55AAAD556AAB56A52D24B24D99B998C638F0F07E003FFF800FC1E1C718C6664D924B4B52A95555AAD4B496C993339CE3C3C0FF8000FF83E1C718CCC9924B6B52AAAAAAD4A5B4DB33331CE1E1FC0000007F0F0E719999B65B4A56AAAAAA95ADA493266631C70F83FE0003FE07878E73999326D25A56AB55552A95A5A49364CCC631C70F07E003FFF800FC1E1E38C6333B33649A49694AD5AAAD556AAB54AD69692DB24D9333333318C638E3870F0783F01FE007FFFFF03FFFFFC003FE01FC0FC1F83E1F0787878787870F1E1C3870F;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h1E3C78F0E1E3C3C3C3C3C3E0F07C0F81F80FF007FF8000007E000003FF00FE07C3E1E3C71C739CE6666666C9B6496D2D295AA5552AA9554A95AD2DB4DB266466739C70F0F81FFC0007FF03E1E38E73999B26DB4B4AD56AAAA552B4B69366CCC631C3C3F007FFF007C1E38E733366DB494AD5555552B5A4B24CCCCE31E1E03FFFFFF80F0F18E666649A4B5A95555556A525B6CD999CE38F07C01FFFC01F878718C666CD92DA5A954AAAAD56A5A5B6C9B3339CE38F0F81FFC0007FF03E1E1C739CCC4CC9B65B696B52A5552AA9554AB529696D24DB26CCCCCCCE739C71C78F0F87C0FE01FF800000FC000003FFC01FE03F03E07C1E0F87878787878F0E1E3C78F0;
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneii_lcell_comb \Control|Mux12~0 (
// Equation(s):
// \Control|Mux12~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [3])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\OutMode~combout [0]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [3]),
	.datac(\OutMode~combout [1]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Control|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux12~0 .lut_mask = 16'h8A80;
defparam \Control|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneii_lcell_comb \Control|Mux12~1 (
// Equation(s):
// \Control|Mux12~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux12~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux15~0_combout ),
	.datac(vcc),
	.datad(\Control|Mux12~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux12~1 .lut_mask = 16'hFFCC;
defparam \Control|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y5
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h54A952A54AB56A956A956AB55AA9552AAD555AAAAAD5555555555556AAAA5552A954A952B5294A52D2D2D25B6D24DB649B366CCC9998CCC6739CE38C38E1E3E1F07C0FF007FFFC0007FFFC01FC0F83E1E3C71C738CE673333664D924DA4B696B5A956AA555555552AB56A529692DB6DB264CCCCCCE739C71C3C3C1F01FE0000000000FF01F0787871C739CE6666664C9B6DB692D294AD5AA955555554AAD52B5AD2DA4B649364CD9999CCE639C71C78F0F83E07F007FFFC0007FFFC01FE07C1F0F8F0E38638E739CC6663332666CD9B24DB6496DB496969694A5295A952A552A9554AAAAD5555555555556AAAAB5556AA9552AB55AAD52AD52AD5AA54A952A55;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hAB56AD5AB54A956A956A954AA556AAD552AAA555552AAAAAAAAAAAA95555AAAD56AB56AD4AD6B5AD2D2D2DA492DB249B64C99333666733398C631C73C71E1C1E0F83F00FF80003FFF80003FE03F07C1E1C38E38C73198CCCC99B26DB25B49694A56A955AAAAAAAAD54A95AD696D24924D9B33333318C638E3C3C3E0FE01FFFFFFFFFF00FE0F87878E38C631999999B36492496D2D6B52A556AAAAAAAB552AD4A52D25B49B6C9B3266663319C638E3870F07C1F80FF80003FFF80003FE01F83E0F070F1C79C718C633999CCCD9993264DB249B6924B6969696B5AD6A56AD5AAD56AAB55552AAAAAAAAAAAA955554AAA9556AAD54AA552AD52AD52A55AB56AD5AA;
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneii_lcell_comb \Control|Mux11~0 (
// Equation(s):
// \Control|Mux11~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [4])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\T1|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.datab(\S1|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.datac(\OutMode~combout [0]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux11~0 .lut_mask = 16'hA0C0;
defparam \Control|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneii_lcell_comb \Control|Mux11~1 (
// Equation(s):
// \Control|Mux11~1_combout  = (\Control|Mux11~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux11~0_combout ),
	.datac(\Control|Mux15~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux11~1 .lut_mask = 16'hFCFC;
defparam \Control|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y4
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h3398CE63398CE673198CE6733998CCE66333399999CCCCCCCCCCCCCD9999333664CD9B366C9B26C9B649B6C92492492DB692DA5A4B4A5A52D6B5A95A95AB56AB552AA55552AAAAAAAAAAA95556AAD54AB56A56A5294B5A5A5B496DB6936DB24D93264CC99999999CCC6739CE71CE38E3C78F0F0F0F83E07E03FC01FFE00000000000000FFF007F80FC0F83E1E1E1E3C78E38E71CE739CC66733333332664C993649B6D92DB6D25B4B4B5A5294AD4AD5AA556AAD5552AAAAAAAAAAA95554AA955AAD5AB52B52B5AD694B4A5A4B4B692DB6924924926DB24DB26C9B26CD9B3664CD999333366666666666667333339998CCE6633399CCE63319CCE63398CE63399;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hCC67319CC673198CE673198CC66733199CCCC66666333333333333326666CCC99B3264C99364D93649B64936DB6DB6D2496D25A5B4B5A5AD294A56A56A54A954AAD55AAAAD555555555556AAA9552AB54A95A95AD6B4A5A5A4B692496C924DB26CD9B336666666633398C6318E31C71C3870F0F0F07C1F81FC03FE001FFFFFFFFFFFFFF000FF807F03F07C1E1E1E1C3871C718E318C633998CCCCCCCD99B366C9B64926D2492DA4B4B4A5AD6B52B52A55AA9552AAAD555555555556AAAB556AA552A54AD4AD4A5296B4B5A5B4B496D2496DB6DB6D924DB24D9364D93264C99B32666CCCC99999999999998CCCCC666733199CCC663319CCE63319CC67319CC66;
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneii_lcell_comb \Control|Mux10~0 (
// Equation(s):
// \Control|Mux10~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [5])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\T1|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.datab(\S1|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.datac(\OutMode~combout [0]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux10~0 .lut_mask = 16'hA0C0;
defparam \Control|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneii_lcell_comb \Control|Mux10~1 (
// Equation(s):
// \Control|Mux10~1_combout  = (\Control|Mux10~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux10~0_combout ),
	.datac(\Control|Mux15~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux10~1 .lut_mask = 16'hFCFC;
defparam \Control|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y9
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h9393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939390E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4;
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneii_lcell_comb \Control|Mux9~0 (
// Equation(s):
// \Control|Mux9~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [6]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\S1|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\OutMode~combout [1]),
	.datad(\OutMode~combout [0]),
	.cin(gnd),
	.combout(\Control|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux9~0 .lut_mask = 16'hCA00;
defparam \Control|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneii_lcell_comb \Control|Mux9~1 (
// Equation(s):
// \Control|Mux9~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux9~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux15~0_combout ),
	.datac(vcc),
	.datad(\Control|Mux9~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux9~1 .lut_mask = 16'hFFCC;
defparam \Control|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y9
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hC6318C739CE738C631CE739C631CE738C639CE31CE718E718E718E71CE31C638C718E39C71CE38E31C71C71C71C71C71C71C70E38E1C70E3871E3C70E1C3870E1E3C387878F0F0F0F0F0F078783C1E0F0783E0F83E0F83E07C0F81F81F81FC0FE03F80FE01FE01FF007FC00FFE003FFC000FFFF00003FFFFFC00000000000000000000000000007FFFFF80001FFFE0007FF800FFE007FC01FF00FF00FE03F80FE07F03F03F03E07C0F83E0F83E0F83C1E0F0783C3C1E1E1E1E1E1E3C3C3878F0E1C3870E1C78F1C38E1C70E38E1C71C71C71C71C71C71C718E38E71C738E31C638C718E71CE31CE31CE31CE718E738C639CE718C739CE718C639CE739C6318C7;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h39CE738C6318C739CE318C639CE318C739C631CE318E718E718E718E31CE39C738E71C638E31C71CE38E38E38E38E38E38E38F1C71E38F1C78E1C38F1E3C78F1E1C3C787870F0F0F0F0F0F8787C3E1F0F87C1F07C1F07C1F83F07E07E07E03F01FC07F01FE01FE00FF803FF001FFC003FFF0000FFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFE0001FFF8007FF001FF803FE00FF00FF01FC07F01F80FC0FC0FC1F83F07C1F07C1F07C3E1F0F87C3C3E1E1E1E1E1E1C3C3C7870F1E3C78F1E3870E3C71E38F1C71E38E38E38E38E38E38E38E71C718E38C71CE39C738E718E31CE31CE31CE318E718C739C6318E738C6318E739C6318C639CE738;
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneii_lcell_comb \Control|Mux8~0 (
// Equation(s):
// \Control|Mux8~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [7])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\OutMode~combout [0]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\OutMode~combout [1]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Control|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux8~0 .lut_mask = 16'h8A80;
defparam \Control|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneii_lcell_comb \Control|Mux8~1 (
// Equation(s):
// \Control|Mux8~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux8~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux15~0_combout ),
	.datac(\Control|Mux8~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux8~1 .lut_mask = 16'hFCFC;
defparam \Control|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y11
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hF83E0F83E0F83F07C1F07C1F83E0F83F07C1F03E0F81F07E0F81F07E0FC1F83F07E0FC1F81F03F03E07E07E07E07E07E07E07F03F01F80FC07E03F80FE03F80FE03FC07F80FF00FF00FF007F803FE00FF803FF003FF003FF800FFE001FFE000FFFC000FFFE0001FFFF80000FFFFFC000000FFFFFFFFC00000000000000000000000000000000000000007FFFFFFFE0000007FFFFE00003FFFF0000FFFE0007FFE000FFF000FFE003FF801FF801FF803FE00FF803FC01FE01FE01FE03FC07F80FE03F80FE03F80FC07E03F01F81FC0FC0FC0FC0FC0FC0FC0F81F81F03F07E0FC1F83F07E0FC1F03E0FC1F03E0F81F07C1F83E0F83F07C1F07C1F83E0F83E0F83F;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h07C1F07C1F07C0F83E0F83E07C1F07C0F83E0FC1F07E0F81F07E0F81F03E07C0F81F03E07E0FC0FC1F81F81F81F81F81F81F80FC0FE07F03F81FC07F01FC07F01FC03F807F00FF00FF00FF807FC01FF007FC00FFC00FFC007FF001FFE001FFF0003FFF0001FFFE00007FFFF000003FFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FFFFFF800001FFFFC0000FFFF0001FFF8001FFF000FFF001FFC007FE007FE007FC01FF007FC03FE01FE01FE01FC03F807F01FC07F01FC07F03F81FC0FE07E03F03F03F03F03F03F03F07E07E0FC0F81F03E07C0F81F03E0FC1F03E0FC1F07E0F83E07C1F07C0F83E0F83E07C1F07C1F07C0;
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneii_lcell_comb \Control|Mux7~0 (
// Equation(s):
// \Control|Mux7~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [8])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(\OutMode~combout [0]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\OutMode~combout [1]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Control|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux7~0 .lut_mask = 16'h8A80;
defparam \Control|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneii_lcell_comb \Control|Mux7~1 (
// Equation(s):
// \Control|Mux7~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux7~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux15~0_combout ),
	.datac(\Control|Mux7~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux7~1 .lut_mask = 16'hFCFC;
defparam \Control|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y11
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFC00FFC00FFC007FE007FE003FF003FF801FFC00FFE007FF001FF800FFE003FF800FFE001FFC003FF8007FF8007FF8007FF8003FFE000FFF8003FFF0003FFF0003FFF8000FFFF0000FFFF80003FFFF00003FFFFC00003FFFFF000001FFFFFF0000000FFFFFFFE000000000FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFE000000000FFFFFFFE0000001FFFFFF000001FFFFF800007FFFF80001FFFF80003FFFE0001FFFE0003FFF8001FFF8001FFF8003FFE000FFF8003FFC003FFC003FFC003FF8007FF000FFE003FF800FFE003FF001FFC00FFE007FF003FF801FF800FFC00FFC007FE007FE007FF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h003FF003FF003FF801FF801FFC00FFC007FE003FF001FF800FFE007FF001FFC007FF001FFE003FFC007FF8007FF8007FF8007FFC001FFF0007FFC000FFFC000FFFC0007FFF0000FFFF00007FFFC0000FFFFC00003FFFFC00000FFFFFE000000FFFFFFF00000001FFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFF00000001FFFFFFE000000FFFFFE000007FFFF800007FFFE00007FFFC0001FFFE0001FFFC0007FFE0007FFE0007FFC001FFF0007FFC003FFC003FFC003FFC007FF800FFF001FFC007FF001FFC00FFE003FF001FF800FFC007FE007FF003FF003FF801FF801FF800;
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneii_lcell_comb \Control|Mux6~0 (
// Equation(s):
// \Control|Mux6~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [9])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(\T1|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\S1|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\OutMode~combout [0]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux6~0 .lut_mask = 16'hA0C0;
defparam \Control|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneii_lcell_comb \Control|Mux6~1 (
// Equation(s):
// \Control|Mux6~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux6~0_combout )

	.dataa(\Control|Mux15~0_combout ),
	.datab(vcc),
	.datac(\Control|Mux6~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux6~1 .lut_mask = 16'hFAFA;
defparam \Control|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y2
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFF00000FFFFF800007FFFFC00003FFFFE00000FFFFF800001FFFFF000003FFFFF000001FFFFFC000007FFFFF8000007FFFFFC000000FFFFFFC0000003FFFFFFC0000000FFFFFFFF000000003FFFFFFFFC0000000003FFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFF80000000007FFFFFFFF800000001FFFFFFFE00000007FFFFFF80000007FFFFFE0000007FFFFFC000003FFFFFC000007FFFFF000001FFFFF800001FFFFF000003FFFFE00000FFFFF800007FFFFC00003FFFFE00001FFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000FFFFF000007FFFF800003FFFFC00001FFFFF000007FFFFE00000FFFFFC00000FFFFFE000003FFFFF8000007FFFFF8000003FFFFFF0000003FFFFFFC0000003FFFFFFF00000000FFFFFFFFC000000003FFFFFFFFFC00000000001FFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFF000000000007FFFFFFFFF8000000007FFFFFFFE00000001FFFFFFF80000007FFFFFF8000001FFFFFF8000003FFFFFC000003FFFFF800000FFFFFE000007FFFFE00000FFFFFC00001FFFFF000007FFFF800003FFFFC00001FFFFE00000;
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneii_lcell_comb \Control|Mux5~0 (
// Equation(s):
// \Control|Mux5~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [10])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\T1|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\S1|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\OutMode~combout [0]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux5~0 .lut_mask = 16'hA0C0;
defparam \Control|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneii_lcell_comb \Control|Mux5~1 (
// Equation(s):
// \Control|Mux5~1_combout  = (\Control|Mux5~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|Mux5~0_combout ),
	.datad(\Control|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux5~1 .lut_mask = 16'hFFF0;
defparam \Control|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneii_lcell_comb \Control|Mux4~0 (
// Equation(s):
// \Control|Mux4~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [11]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\S1|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\OutMode~combout [0]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux4~0 .lut_mask = 16'hC0A0;
defparam \Control|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneii_lcell_comb \Control|Mux4~1 (
// Equation(s):
// \Control|Mux4~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux4~0_combout )

	.dataa(\Control|Mux15~0_combout ),
	.datab(vcc),
	.datac(\Control|Mux4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux4~1 .lut_mask = 16'hFAFA;
defparam \Control|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y2
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000007FFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000;
// synopsys translate_on

// Location: M4K_X23_Y8
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000000000000000155555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000155555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000055555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000055555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555400000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555400000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneii_lcell_comb \Control|Mux3~0 (
// Equation(s):
// \Control|Mux3~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [12]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\OutMode~combout [0]),
	.datab(\S1|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.datac(\T1|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux3~0 .lut_mask = 16'hA088;
defparam \Control|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneii_lcell_comb \Control|Mux3~1 (
// Equation(s):
// \Control|Mux3~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux3~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux15~0_combout ),
	.datac(vcc),
	.datad(\Control|Mux3~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux3~1 .lut_mask = 16'hFFCC;
defparam \Control|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y12
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneii_lcell_comb \Control|Mux2~0 (
// Equation(s):
// \Control|Mux2~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [13])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(\OutMode~combout [0]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.datac(\S1|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux2~0 .lut_mask = 16'h88A0;
defparam \Control|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \Control|Mux2~1 (
// Equation(s):
// \Control|Mux2~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux2~0_combout )

	.dataa(\Control|Mux15~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux2~1 .lut_mask = 16'hFFAA;
defparam \Control|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y10
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X23_Y12
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneii_lcell_comb \Control|Mux1~0 (
// Equation(s):
// \Control|Mux1~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [14]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\OutMode~combout [0]),
	.datab(\OutMode~combout [1]),
	.datac(\S1|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux1~0 .lut_mask = 16'hA820;
defparam \Control|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneii_lcell_comb \Control|Mux1~1 (
// Equation(s):
// \Control|Mux1~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux1~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux15~0_combout ),
	.datac(\Control|Mux1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux1~1 .lut_mask = 16'hFCFC;
defparam \Control|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y10
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneii_lcell_comb \Control|Mux0~0 (
// Equation(s):
// \Control|Mux0~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [15]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\OutMode~combout [0]),
	.datab(\S1|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\T1|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\OutMode~combout [1]),
	.cin(gnd),
	.combout(\Control|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux0~0 .lut_mask = 16'hA088;
defparam \Control|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneii_lcell_comb \Control|Mux0~1 (
// Equation(s):
// \Control|Mux0~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux0~0_combout )

	.dataa(\Control|Mux15~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux0~1 .lut_mask = 16'hFFAA;
defparam \Control|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[0]~I (
	.datain(\Control|Mux15~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[0]));
// synopsys translate_off
defparam \SignalOut[0]~I .input_async_reset = "none";
defparam \SignalOut[0]~I .input_power_up = "low";
defparam \SignalOut[0]~I .input_register_mode = "none";
defparam \SignalOut[0]~I .input_sync_reset = "none";
defparam \SignalOut[0]~I .oe_async_reset = "none";
defparam \SignalOut[0]~I .oe_power_up = "low";
defparam \SignalOut[0]~I .oe_register_mode = "none";
defparam \SignalOut[0]~I .oe_sync_reset = "none";
defparam \SignalOut[0]~I .operation_mode = "output";
defparam \SignalOut[0]~I .output_async_reset = "none";
defparam \SignalOut[0]~I .output_power_up = "low";
defparam \SignalOut[0]~I .output_register_mode = "none";
defparam \SignalOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[1]~I (
	.datain(\Control|Mux14~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[1]));
// synopsys translate_off
defparam \SignalOut[1]~I .input_async_reset = "none";
defparam \SignalOut[1]~I .input_power_up = "low";
defparam \SignalOut[1]~I .input_register_mode = "none";
defparam \SignalOut[1]~I .input_sync_reset = "none";
defparam \SignalOut[1]~I .oe_async_reset = "none";
defparam \SignalOut[1]~I .oe_power_up = "low";
defparam \SignalOut[1]~I .oe_register_mode = "none";
defparam \SignalOut[1]~I .oe_sync_reset = "none";
defparam \SignalOut[1]~I .operation_mode = "output";
defparam \SignalOut[1]~I .output_async_reset = "none";
defparam \SignalOut[1]~I .output_power_up = "low";
defparam \SignalOut[1]~I .output_register_mode = "none";
defparam \SignalOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[2]~I (
	.datain(\Control|Mux13~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[2]));
// synopsys translate_off
defparam \SignalOut[2]~I .input_async_reset = "none";
defparam \SignalOut[2]~I .input_power_up = "low";
defparam \SignalOut[2]~I .input_register_mode = "none";
defparam \SignalOut[2]~I .input_sync_reset = "none";
defparam \SignalOut[2]~I .oe_async_reset = "none";
defparam \SignalOut[2]~I .oe_power_up = "low";
defparam \SignalOut[2]~I .oe_register_mode = "none";
defparam \SignalOut[2]~I .oe_sync_reset = "none";
defparam \SignalOut[2]~I .operation_mode = "output";
defparam \SignalOut[2]~I .output_async_reset = "none";
defparam \SignalOut[2]~I .output_power_up = "low";
defparam \SignalOut[2]~I .output_register_mode = "none";
defparam \SignalOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[3]~I (
	.datain(\Control|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[3]));
// synopsys translate_off
defparam \SignalOut[3]~I .input_async_reset = "none";
defparam \SignalOut[3]~I .input_power_up = "low";
defparam \SignalOut[3]~I .input_register_mode = "none";
defparam \SignalOut[3]~I .input_sync_reset = "none";
defparam \SignalOut[3]~I .oe_async_reset = "none";
defparam \SignalOut[3]~I .oe_power_up = "low";
defparam \SignalOut[3]~I .oe_register_mode = "none";
defparam \SignalOut[3]~I .oe_sync_reset = "none";
defparam \SignalOut[3]~I .operation_mode = "output";
defparam \SignalOut[3]~I .output_async_reset = "none";
defparam \SignalOut[3]~I .output_power_up = "low";
defparam \SignalOut[3]~I .output_register_mode = "none";
defparam \SignalOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[4]~I (
	.datain(\Control|Mux11~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[4]));
// synopsys translate_off
defparam \SignalOut[4]~I .input_async_reset = "none";
defparam \SignalOut[4]~I .input_power_up = "low";
defparam \SignalOut[4]~I .input_register_mode = "none";
defparam \SignalOut[4]~I .input_sync_reset = "none";
defparam \SignalOut[4]~I .oe_async_reset = "none";
defparam \SignalOut[4]~I .oe_power_up = "low";
defparam \SignalOut[4]~I .oe_register_mode = "none";
defparam \SignalOut[4]~I .oe_sync_reset = "none";
defparam \SignalOut[4]~I .operation_mode = "output";
defparam \SignalOut[4]~I .output_async_reset = "none";
defparam \SignalOut[4]~I .output_power_up = "low";
defparam \SignalOut[4]~I .output_register_mode = "none";
defparam \SignalOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[5]~I (
	.datain(\Control|Mux10~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[5]));
// synopsys translate_off
defparam \SignalOut[5]~I .input_async_reset = "none";
defparam \SignalOut[5]~I .input_power_up = "low";
defparam \SignalOut[5]~I .input_register_mode = "none";
defparam \SignalOut[5]~I .input_sync_reset = "none";
defparam \SignalOut[5]~I .oe_async_reset = "none";
defparam \SignalOut[5]~I .oe_power_up = "low";
defparam \SignalOut[5]~I .oe_register_mode = "none";
defparam \SignalOut[5]~I .oe_sync_reset = "none";
defparam \SignalOut[5]~I .operation_mode = "output";
defparam \SignalOut[5]~I .output_async_reset = "none";
defparam \SignalOut[5]~I .output_power_up = "low";
defparam \SignalOut[5]~I .output_register_mode = "none";
defparam \SignalOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[6]~I (
	.datain(\Control|Mux9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[6]));
// synopsys translate_off
defparam \SignalOut[6]~I .input_async_reset = "none";
defparam \SignalOut[6]~I .input_power_up = "low";
defparam \SignalOut[6]~I .input_register_mode = "none";
defparam \SignalOut[6]~I .input_sync_reset = "none";
defparam \SignalOut[6]~I .oe_async_reset = "none";
defparam \SignalOut[6]~I .oe_power_up = "low";
defparam \SignalOut[6]~I .oe_register_mode = "none";
defparam \SignalOut[6]~I .oe_sync_reset = "none";
defparam \SignalOut[6]~I .operation_mode = "output";
defparam \SignalOut[6]~I .output_async_reset = "none";
defparam \SignalOut[6]~I .output_power_up = "low";
defparam \SignalOut[6]~I .output_register_mode = "none";
defparam \SignalOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[7]~I (
	.datain(\Control|Mux8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[7]));
// synopsys translate_off
defparam \SignalOut[7]~I .input_async_reset = "none";
defparam \SignalOut[7]~I .input_power_up = "low";
defparam \SignalOut[7]~I .input_register_mode = "none";
defparam \SignalOut[7]~I .input_sync_reset = "none";
defparam \SignalOut[7]~I .oe_async_reset = "none";
defparam \SignalOut[7]~I .oe_power_up = "low";
defparam \SignalOut[7]~I .oe_register_mode = "none";
defparam \SignalOut[7]~I .oe_sync_reset = "none";
defparam \SignalOut[7]~I .operation_mode = "output";
defparam \SignalOut[7]~I .output_async_reset = "none";
defparam \SignalOut[7]~I .output_power_up = "low";
defparam \SignalOut[7]~I .output_register_mode = "none";
defparam \SignalOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[8]~I (
	.datain(\Control|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[8]));
// synopsys translate_off
defparam \SignalOut[8]~I .input_async_reset = "none";
defparam \SignalOut[8]~I .input_power_up = "low";
defparam \SignalOut[8]~I .input_register_mode = "none";
defparam \SignalOut[8]~I .input_sync_reset = "none";
defparam \SignalOut[8]~I .oe_async_reset = "none";
defparam \SignalOut[8]~I .oe_power_up = "low";
defparam \SignalOut[8]~I .oe_register_mode = "none";
defparam \SignalOut[8]~I .oe_sync_reset = "none";
defparam \SignalOut[8]~I .operation_mode = "output";
defparam \SignalOut[8]~I .output_async_reset = "none";
defparam \SignalOut[8]~I .output_power_up = "low";
defparam \SignalOut[8]~I .output_register_mode = "none";
defparam \SignalOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[9]~I (
	.datain(\Control|Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[9]));
// synopsys translate_off
defparam \SignalOut[9]~I .input_async_reset = "none";
defparam \SignalOut[9]~I .input_power_up = "low";
defparam \SignalOut[9]~I .input_register_mode = "none";
defparam \SignalOut[9]~I .input_sync_reset = "none";
defparam \SignalOut[9]~I .oe_async_reset = "none";
defparam \SignalOut[9]~I .oe_power_up = "low";
defparam \SignalOut[9]~I .oe_register_mode = "none";
defparam \SignalOut[9]~I .oe_sync_reset = "none";
defparam \SignalOut[9]~I .operation_mode = "output";
defparam \SignalOut[9]~I .output_async_reset = "none";
defparam \SignalOut[9]~I .output_power_up = "low";
defparam \SignalOut[9]~I .output_register_mode = "none";
defparam \SignalOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[10]~I (
	.datain(\Control|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[10]));
// synopsys translate_off
defparam \SignalOut[10]~I .input_async_reset = "none";
defparam \SignalOut[10]~I .input_power_up = "low";
defparam \SignalOut[10]~I .input_register_mode = "none";
defparam \SignalOut[10]~I .input_sync_reset = "none";
defparam \SignalOut[10]~I .oe_async_reset = "none";
defparam \SignalOut[10]~I .oe_power_up = "low";
defparam \SignalOut[10]~I .oe_register_mode = "none";
defparam \SignalOut[10]~I .oe_sync_reset = "none";
defparam \SignalOut[10]~I .operation_mode = "output";
defparam \SignalOut[10]~I .output_async_reset = "none";
defparam \SignalOut[10]~I .output_power_up = "low";
defparam \SignalOut[10]~I .output_register_mode = "none";
defparam \SignalOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[11]~I (
	.datain(\Control|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[11]));
// synopsys translate_off
defparam \SignalOut[11]~I .input_async_reset = "none";
defparam \SignalOut[11]~I .input_power_up = "low";
defparam \SignalOut[11]~I .input_register_mode = "none";
defparam \SignalOut[11]~I .input_sync_reset = "none";
defparam \SignalOut[11]~I .oe_async_reset = "none";
defparam \SignalOut[11]~I .oe_power_up = "low";
defparam \SignalOut[11]~I .oe_register_mode = "none";
defparam \SignalOut[11]~I .oe_sync_reset = "none";
defparam \SignalOut[11]~I .operation_mode = "output";
defparam \SignalOut[11]~I .output_async_reset = "none";
defparam \SignalOut[11]~I .output_power_up = "low";
defparam \SignalOut[11]~I .output_register_mode = "none";
defparam \SignalOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[12]~I (
	.datain(\Control|Mux3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[12]));
// synopsys translate_off
defparam \SignalOut[12]~I .input_async_reset = "none";
defparam \SignalOut[12]~I .input_power_up = "low";
defparam \SignalOut[12]~I .input_register_mode = "none";
defparam \SignalOut[12]~I .input_sync_reset = "none";
defparam \SignalOut[12]~I .oe_async_reset = "none";
defparam \SignalOut[12]~I .oe_power_up = "low";
defparam \SignalOut[12]~I .oe_register_mode = "none";
defparam \SignalOut[12]~I .oe_sync_reset = "none";
defparam \SignalOut[12]~I .operation_mode = "output";
defparam \SignalOut[12]~I .output_async_reset = "none";
defparam \SignalOut[12]~I .output_power_up = "low";
defparam \SignalOut[12]~I .output_register_mode = "none";
defparam \SignalOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[13]~I (
	.datain(\Control|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[13]));
// synopsys translate_off
defparam \SignalOut[13]~I .input_async_reset = "none";
defparam \SignalOut[13]~I .input_power_up = "low";
defparam \SignalOut[13]~I .input_register_mode = "none";
defparam \SignalOut[13]~I .input_sync_reset = "none";
defparam \SignalOut[13]~I .oe_async_reset = "none";
defparam \SignalOut[13]~I .oe_power_up = "low";
defparam \SignalOut[13]~I .oe_register_mode = "none";
defparam \SignalOut[13]~I .oe_sync_reset = "none";
defparam \SignalOut[13]~I .operation_mode = "output";
defparam \SignalOut[13]~I .output_async_reset = "none";
defparam \SignalOut[13]~I .output_power_up = "low";
defparam \SignalOut[13]~I .output_register_mode = "none";
defparam \SignalOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[14]~I (
	.datain(\Control|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[14]));
// synopsys translate_off
defparam \SignalOut[14]~I .input_async_reset = "none";
defparam \SignalOut[14]~I .input_power_up = "low";
defparam \SignalOut[14]~I .input_register_mode = "none";
defparam \SignalOut[14]~I .input_sync_reset = "none";
defparam \SignalOut[14]~I .oe_async_reset = "none";
defparam \SignalOut[14]~I .oe_power_up = "low";
defparam \SignalOut[14]~I .oe_register_mode = "none";
defparam \SignalOut[14]~I .oe_sync_reset = "none";
defparam \SignalOut[14]~I .operation_mode = "output";
defparam \SignalOut[14]~I .output_async_reset = "none";
defparam \SignalOut[14]~I .output_power_up = "low";
defparam \SignalOut[14]~I .output_register_mode = "none";
defparam \SignalOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[15]~I (
	.datain(\Control|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[15]));
// synopsys translate_off
defparam \SignalOut[15]~I .input_async_reset = "none";
defparam \SignalOut[15]~I .input_power_up = "low";
defparam \SignalOut[15]~I .input_register_mode = "none";
defparam \SignalOut[15]~I .input_sync_reset = "none";
defparam \SignalOut[15]~I .oe_async_reset = "none";
defparam \SignalOut[15]~I .oe_power_up = "low";
defparam \SignalOut[15]~I .oe_register_mode = "none";
defparam \SignalOut[15]~I .oe_sync_reset = "none";
defparam \SignalOut[15]~I .operation_mode = "output";
defparam \SignalOut[15]~I .output_async_reset = "none";
defparam \SignalOut[15]~I .output_power_up = "low";
defparam \SignalOut[15]~I .output_register_mode = "none";
defparam \SignalOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
