0.7
2020.1
May 27 2020
20:09:33
D:/CPU_design/lab2/add/add.sim/sim_1/synth/func/xsim/add_tb_func_synth.v,1693394306,verilog,,D:/CPU_design/lab2/add/add.srcs/sim_1/new/add_tb.v,,add;glbl,,,,,,,,
D:/CPU_design/lab2/add/add.srcs/sim_1/new/add_tb.v,1693291545,verilog,,,,add_tb,,,,,,,,
