# MIPS-CPU
Full single-cycle processor for MIPS language in SystemVerilog for implementation on Nexys4 FGPA board.


> **Some of the files needed to compile this processor fully are not included here**
>  
> - ALU is missing the adder, addsub, and fulladder modules.
> - Memory is missing the screen memory, bitmap memory, and data memory modules
