# ğŸ“ **Edusemi-v4xï½œåŠå°ä½“ãƒ—ãƒ­ãƒ€ã‚¯ãƒˆé–‹ç™ºã®ãŸã‚ã®åŸºç¤æ•™è‚²æ•™æ**  
ğŸ‡ºğŸ‡¸ *Foundational Educational Materials for Semiconductor Product Development*

[![Samizo-AITLãƒãƒ¼ã‚¿ãƒ«ã‚µã‚¤ãƒˆã«æˆ»ã‚‹](https://img.shields.io/badge/Samizo--AITL%20ãƒãƒ¼ã‚¿ãƒ«ã‚µã‚¤ãƒˆã«æˆ»ã‚‹-brightgreen)](https://samizo-aitl.github.io/) 

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

> ğŸ†• **æœ€æ–°ã®æ”¹è¨‚å†…å®¹ã¯ [æ”¹è¨‚å±¥æ­´ / ChangeLog](revision_history.md) ã‹ã‚‰ç¢ºèªã§ãã¾ã™ã€‚**  
> *Check the latest updates in the [ChangeLog](revision_history.md).*

<p align="right">
  <img src="https://img.shields.io/badge/Last%20Update-2025--08--15-orange" alt="Last Update">
  <a href="revision_history.md">
    <img src="https://img.shields.io/badge/View-ChangeLog-blue?logo=markdown" alt="View ChangeLog">
  </a>
</p>

--- 

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ | Official Links

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ Japanese | [![ğŸŒ GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/) | [![ğŸ’» GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x) |
| ğŸ‡ºğŸ‡¸ English | [![ğŸŒ GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/en/) | [![ğŸ’» GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/en) |

---

## ğŸ“‘ **ç›®æ¬¡ | Table of Contents**

1. [âœï¸ ã¯ã˜ã‚ã« / Introduction](#-ã¯ã˜ã‚ã«--introduction)
2. [ğŸ“˜ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦ / Project Overview](#-ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦--project-overview)
3. [ğŸ§­ åŸºç¤ç·¨ / Fundamentals](#-åŸºç¤ç·¨--fundamentals)
4. [ğŸ§© å¿œç”¨ç·¨ / Applications](#-å¿œç”¨ç·¨--applications)
5. [ğŸ›  å®Ÿè·µç·¨ / Practice](#-å®Ÿè·µç·¨--practice)
6. [ğŸ“¦ ç‰¹åˆ¥ç·¨ / Special Topics](#-ç‰¹åˆ¥ç·¨--special-topics)
7. [ğŸ”— é–¢é€£ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ / Related Projects](#-é–¢é€£ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ--related-projects)
8. [ğŸ‘¤ åŸ·ç­†è€…æƒ…å ± / Author](#-åŸ·ç­†è€…æƒ…å ±--author)
9. [ğŸ“„ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License](#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)
10. [ğŸ’¬ ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ / Feedback](#-ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯--feedback)

---

## âœï¸ **ã¯ã˜ã‚ã« | Introduction**

åŠå°ä½“æŠ€è¡“ã¯ **ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ç™ºæ˜** ã‹ã‚‰å§‹ã¾ã‚Šã€**MOSæ§‹é€ ** ã®ç™»å ´ã«ã‚ˆã£ã¦æ€¥é€Ÿã«é€²åŒ–ã—ã¾ã—ãŸã€‚  
*Semiconductor technology began with the **invention of the transistor**, and advanced rapidly with the advent of the **MOS structure**.*  

**å¾®ç´°åŒ–ã¨é›†ç©åŒ–** ã¯ãƒ ãƒ¼ã‚¢ã®æ³•å‰‡ã«æ²¿ã£ã¦é€²ã¿ã€LSIã¯ã‚ã‚‰ã‚†ã‚‹åˆ†é‡ã«æµ¸é€ã—ã¦ã„ã¾ã™ã€‚  
*Miniaturization and integration progressed in line with Moore's Law, and LSIs have penetrated into all fields.*  

ã—ã‹ã—ã€**ç‰©æ€§ãƒ»å›è·¯ãƒ»ãƒ—ãƒ­ã‚»ã‚¹ãƒ»ãƒ†ã‚¹ãƒˆ** ãªã©ã®åŸºç¤åˆ†é‡ã¯æ•™è‚²ç¾å ´ã§åˆ†æ–­ã•ã‚ŒãŒã¡ã§ã™ã€‚  
*However, in education, **fundamental areas such as device physics, circuit design, process technology, and testing** are often taught separately.*  

å®Ÿå‹™ã§ã¯ã“ã‚Œã‚‰ã¯å¯†æ¥ã«é–¢é€£ã—ã¦ãŠã‚Šã€**å›è·¯ã¯ãƒ‡ãƒã‚¤ã‚¹åŸç†ã«ä¾å­˜ã—ã€è¨­è¨ˆã¯ãƒ—ãƒ­ã‚»ã‚¹ã¨ä¿¡é ¼æ€§ã«æ”¯ãˆã‚‰ã‚Œã¦ã„ã¾ã™**ã€‚  
*In practice, these areas are deeply interconnected â€” **circuits depend on device principles, and designs are supported by process technology and reliability**.*  

**Edusemi** ã¯ã€ã“ã®ã€Œ**åŸºç¤æŠ€è¡“é–“ã®æ§‹é€ çš„ã¤ãªãŒã‚Š**ã€ã«ç„¦ç‚¹ã‚’å½“ã¦ã€å¿œç”¨ã‚’è¦‹æ®ãˆãŸ **æ§‹é€ çš„ç†è§£** ã‚’è‚²æˆã™ã‚‹æ•™æã§ã™ã€‚  
***Edusemi** focuses on this "**structural connection between fundamental technologies**" and fosters **structural understanding** with an eye toward applications.*  

> ğŸ’¡ **Design follows physics, and productization follows verification.**  
> *ğŸ’¡ Design follows physics, and productization follows verification.*  
> *ç‰©æ€§ â†’ å›è·¯ â†’ å®Ÿè£… â†’ æ¤œè¨¼* ã®æ¥ç¶šã‚’å¯è¦–åŒ–ã—ã¾ã™ã€‚  
> *Visualizing the flow: Physics â†’ Circuits â†’ Implementation â†’ Verification*  

---

## ğŸ“˜ **ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦ | Project Overview**

**Edusemi-v4x** ã¯ã€**è¨­è¨ˆãƒ»è£½é€ ãƒ»æ¤œæŸ»ãƒ»å“è³ªä¿è¨¼** ã‚’ä¸€è²«ã—ã¦å­¦ã¹ã‚‹ **ã‚ªãƒ¼ãƒ—ãƒ³æ•™æ** ã§ã™ã€‚  
***Edusemi-v4x** is an *open educational resource* for learning **design, manufacturing, inspection, and quality assurance** in an integrated way.*  

- ğŸ¯ **å¯¾è±¡ / Target**ï¼šå·¥å­¦ç³»å­¦ç”Ÿãƒ»è‹¥æ‰‹æŠ€è¡“è€…ãƒ»æ•™è‚²è€…  
  *ğŸ¯ Target: Engineering students, junior engineers, and educators*  
- â­ **ç‰¹å¾´ / Features**ï¼šåŸºç¤ã®ã¤ãªãŒã‚Šé‡è¦–ã€è¨­è¨ˆã€œé‡ç”£æ¤œæŸ»ã¾ã§ç¶²ç¾…  
  *â­ Features: Emphasis on foundational connections, covering everything from design to mass-production testing*  
- ğŸ§ª **å®Ÿç¿’ / Practice**ï¼šsky130ãƒ»OpenLaneãƒ»Pythonãƒ»GitHubãƒ»ChatGPT å¯¾å¿œ  
  *ğŸ§ª Practice: Compatible with Sky130, OpenLane, Python, GitHub, and ChatGPT*  
---

## ğŸ§­ **åŸºç¤ç·¨ | Fundamentals**
> åŠå°ä½“ã®**ç‰©æ€§ãƒ»è«–ç†å›è·¯ãƒ»ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“**ãªã©ã€ã™ã¹ã¦ã®å¿œç”¨ã®åœŸå°ã¨ãªã‚‹åŸºç¤é ˜åŸŸã‚’ä½“ç³»çš„ã«å­¦ã³ã¾ã™ã€‚  
> *Covers semiconductor physics, logic design, and process fundamentals essential for all applications.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ§­ **ç¬¬1ç«  / Chapter1**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter1_materials/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter1_materials) | åŠå°ä½“ç‰©æ€§ã¨MOSæ§‹é€ ã®åŸºç¤<br>*Fundamentals of Semiconductor Physics and MOS Structure* | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã‚„CMOSå›è·¯è¨­è¨ˆã®ç‰©ç†çš„åŸºç›¤ã¨ãªã‚‹åŠå°ä½“ç‰©æ€§ã‚’ã€ãƒãƒ³ãƒ‰æ§‹é€ ã‹ã‚‰CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã¾ã§æ®µéšçš„ã«å­¦ã¶ã€‚<br>*Learn the semiconductor physics underlying MOS transistors and CMOS circuit design, from band structure to CMOS inverters, step by step.* |
| ğŸ§­ **ç¬¬2ç«  / Chapter2**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter2_comb_logic/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter2_comb_logic) | ãƒ‡ã‚¸ã‚¿ãƒ«è«–ç†ã¨è«–ç†å›è·¯è¨­è¨ˆ<br>*Digital Logic and Logic Circuit Design* | åŸºæœ¬è«–ç†ã‚²ãƒ¼ãƒˆã‹ã‚‰è¤‡åˆè«–ç†ã€MUXã‚„åŠ ç®—å™¨ã€FSMè¨­è¨ˆã¾ã§ã€CMOSè«–ç†å›è·¯è¨­è¨ˆã®åŸºç¤ã‚’å­¦ã¶ã€‚<br>*Covers the fundamentals of CMOS logic circuit design, from basic logic gates to complex logic, multiplexers, adders, and FSM design.* |
| ğŸ§­ **ç¬¬3ç«  / Chapter3**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter3_process_evolution/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter3_process_evolution) | ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨è¨­è¨ˆé™ç•Œã®ç†è§£<br>*Process Evolution and Design Limits in CMOS* | 0.5Âµmã‹ã‚‰90nmã¸ã®CMOSæŠ€è¡“ã®é€²åŒ–ã¨ç‰©ç†é™ç•ŒãŒå›è·¯è¨­è¨ˆã«ä¸ãˆã‚‹å½±éŸ¿ã‚’ä½“ç³»çš„ã«å­¦ã¶ã€‚<br>*Learn the evolution of CMOS technology from 0.5Âµm to 90nm and the impact of physical limits on circuit design.* |
| ğŸ§­ **ç¬¬4ç«  / Chapter4**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter4_mos_characteristics/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter4_mos_characteristics) | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨è¨­è¨ˆåŸºç›¤<br>*MOS Transistor Characteristics and Design Infrastructure* | MOSFETã®ç‰©ç†ãƒ»å¯¸æ³•ãƒ»è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒ»PDKæ§‹é€ ã‚’æ•´ç†ã—ã€è¨­è¨ˆè€…è¦–ç‚¹ã§ã®å‹•ä½œãƒ»ä¿¡é ¼æ€§ãƒ»é™ç•Œã‚’ç†è§£ã™ã‚‹ã€‚<br>*Organize the physics, dimensions, design rules, and PDK structure of MOSFETs to understand their operation, reliability, and limits from a designerâ€™s perspective.* |
| ğŸ§­ **ç¬¬5aç«  / Chapter5a**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter5a_spec_module_if/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter5a_spec_module_if) | ä»•æ§˜ç­–å®šã¨IFè¨­è¨ˆ<br>*Spec Definition & Interface Design* | ä¸Šæµå·¥ç¨‹ãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šãƒ»PoCæ¥ç¶šã€‚<br>*Covers upstream design, module selection, and PoC integration.* |
| ğŸ§­ **ç¬¬5ç«  / Chapter5**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter5_soc_design_flow/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter5_soc_design_flow) | SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«<br>*SoC Design Flows and EDA Tools* | SoCé–‹ç™ºã®å…¨ä½“ãƒ•ãƒ­ãƒ¼ã€æ¨™æº–ã‚»ãƒ«è¨­è¨ˆã¨ç‰©ç†è¨­è¨ˆã®æ¥ç¶šç‚¹ã€STAã‚„DFTãªã©ã®æ¤œè¨¼åŸºç¤ã‚’å­¦ã¶ã€‚<br>*Learn the full SoC development flow, the connection points between standard cell and physical design, and the basics of STA and DFT verification.* |
| ğŸ§­ **ç¬¬6ç«  / Chapter6**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter6_test_and_package/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter6_test_and_package) | ãƒ†ã‚¹ãƒˆãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ»è£½å“åŒ–<br>*Test, Packaging, and Productization* | è£½å“å“è³ªã‚’å®ˆã‚‹é‡ç”£å·¥ç¨‹ï¼ˆæ¤œæŸ»ãƒ»ãƒ¢ãƒ‹ã‚¿ãƒªãƒ³ã‚°ãƒ»ä¿¡é ¼æ€§ç¢ºèªãƒ»å‡ºè·åˆ¤å®šï¼‰ã‚’ç†è§£ã—ã€ä¸è‰¯å“ã®å¸‚å ´æµå‡ºã‚’é˜²ãè²¬ä»»ã¨å®Ÿè·µã‚’å­¦ã¶ã€‚<br>*Understand mass production processes (inspection, monitoring, reliability checks, shipment decisions) to prevent defective products from reaching the market.* |
| ğŸ§­ **ç¬¬7ç«  / Chapter7**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter7_design_review_and_org/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter7_design_review_and_org) | ãƒ‡ã‚¶ã‚¤ãƒ³ãƒ¬ãƒ“ãƒ¥ãƒ¼ã¨é–‹ç™ºçµ„ç¹”é€£æº<br>*Design Review and Cross-Functional Collaboration* | åŠå°ä½“è£½å“é–‹ç™ºã«ãŠã‘ã‚‹DRï¼ˆDesign Reviewï¼‰ã®ç›®çš„ãƒ»æ§‹é€ ãƒ»å¤šéƒ¨é–€å”åƒã®ä»•çµ„ã¿ã‚’ä½“ç³»çš„ã«ç†è§£ã™ã‚‹ã€‚<br>*Gain a systematic understanding of the purpose, structure, and cross-functional collaboration mechanisms of Design Reviews in semiconductor product development.* |

---

## ğŸ§© **å¿œç”¨ç·¨ | Applications**
> åŠå°ä½“ã®å¿œç”¨æŠ€è¡“ã‚„ç‰¹æ®Šè¨­è¨ˆé ˜åŸŸã‚’æ·±ãæ˜ã‚Šä¸‹ã’ã€å®Ÿç”¨ãƒ¬ãƒ™ãƒ«ã®è¨­è¨ˆåŠ›ã‚’é¤Šã„ã¾ã™ã€‚  
> *Delves into applied semiconductor technologies and specialized design fields to develop practical design skills.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ§© **ç¬¬1ç«  / Chapter1**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter1_memory_technologies) | ãƒ¡ãƒ¢ãƒªæŠ€è¡“ã®æ§‹é€ ã¨é¸å®šæŒ‡é‡<br>*Memory Technologies â€“ Structure and Selection Guidelines* | SRAMã€DRAMã€FeRAMã€MRAMã€NANDã®æ§‹é€ ã¨å‹•ä½œåŸç†ã‚’ç†è§£ã—ã€é€Ÿåº¦ãƒ»ä¸æ®ç™ºæ€§ãƒ»è€ä¹…æ€§ãƒ»é¢ç©åŠ¹ç‡ãƒ»æ¶ˆè²»é›»åŠ›ãªã©ã®è©•ä¾¡è»¸ã§æ¯”è¼ƒã§ãã‚‹åŠ›ã‚’é¤Šã„ã€SoCè¨­è¨ˆã§ã®çµ±åˆãƒ»é¸æŠãƒ»æ¥ç¶šæ–¹æ³•ã‚’å­¦ã¶ã€‚<br>*Understand the structure and operation of SRAM, DRAM, FeRAM, MRAM, and NAND; learn to compare them based on speed, non-volatility, endurance, area efficiency, and power consumption; and master integration, selection, and connection methods in SoC design.* |
| ğŸ§© **ç¬¬2ç«  / Chapter2**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter2_high_voltage_devices/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter2_high_voltage_devices) | é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹<br>*High Voltage Devices* | HV-CMOSã‚„LDMOSã®æ§‹é€ ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆæŠ€è¡“ã‚’å­¦ã³ã€ãƒ‘ãƒ¯ãƒ¼åˆ¶å¾¡ã€ã‚»ãƒ³ã‚µã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã€é«˜é›»åœ§ãƒ‰ãƒ©ã‚¤ãƒå›è·¯ã¸ã®å¿œç”¨ã‚’ç†è§£ã™ã‚‹ã€‚<br>*Learn the structure and layout design techniques of HV-CMOS and LDMOS devices, and understand their applications in power control, sensor interfaces, and high-voltage driver circuits.* |
| ğŸ§© **ç¬¬3ç«  / Chapter3**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter3_esd_protection_design/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter3_esd_protection_design) | ESDè¨­è¨ˆ<br>*ESD Protection Design* | åŠå°ä½“ICã«ãŠã‘ã‚‹ESDä¿¡é ¼æ€§ãƒªã‚¹ã‚¯ã‚’ç†è§£ã—ã€ä¿è­·ç´ å­æ§‹é€ ã€ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæˆ¦ç•¥ã€è©¦é¨“è¦æ ¼ã€ç ´å£Šè§£æãªã©ã‚’ä½“ç³»çš„ã«å­¦ã¶ã€‚<br>*Understand ESD reliability risks in semiconductor ICs, and systematically learn protection device structures, layout strategies, test standards, and failure analysis.* |
| ğŸ§© **ç¬¬4ç«  / Chapter4**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter4_layout_optimization/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter4_layout_optimization) | ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨æœ€é©åŒ–<br>*Layout Design and Optimization* | ICãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã«ãŠã‘ã‚‹é…ç½®ãƒ»é…ç·šãƒ»å¹¾ä½•æ§‹é€ ã®æœ€é©åŒ–ã«ã‚ˆã‚Šã€æ€§èƒ½ãƒ»ä¿¡é ¼æ€§ãƒ»è£½é€ é©åˆæ€§ã‚’ç¢ºä¿ã™ã‚‹æ‰‹æ³•ã‚’å­¦ã¶ã€‚<br>*Learn methods for optimizing placement, routing, and geometric structures in IC layouts to ensure performance, reliability, and manufacturability.* |
| ğŸ§© **ç¬¬5ç«  / Chapter5**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter5_analog_mixed_signal/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter5_analog_mixed_signal) | ã‚¢ãƒŠãƒ­ã‚°ï¼ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ã‚·ã‚°ãƒŠãƒ«<br>*Analog / Mixed-Signal Design* | AMSè¨­è¨ˆå…¨ä½“åƒã‚’ç†è§£ã—ã€ã‚ªãƒšã‚¢ãƒ³ãƒ—ãƒ»ã‚³ãƒ³ãƒ‘ãƒ¬ãƒ¼ã‚¿ãªã©ã®åŸºæœ¬å›è·¯ã‹ã‚‰ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã€ãƒã‚¤ã‚ºå¯¾ç­–ã€ADC/DACã®æ··è¼‰èª²é¡Œã¾ã§å­¦ã¶ã€‚<br>*Understand the overall scope of AMS design, from basic circuits such as op-amps and comparators to layout design, noise countermeasures, and integration challenges with ADC/DAC.* |
| ğŸ§© **ç¬¬5aç«  / Chapter5a**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter5a_analog_mixed_signal/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter5a_analog_mixed_signal) | 0.18Âµm AMSè¨­è¨ˆæŠ€æ³•<br>*0.18Âµm AMS Design Techniques* | 0.18Âµmä¸–ä»£ã®AMSå›è·¯è¨­è¨ˆã«ãŠã‘ã‚‹ã°ã‚‰ã¤ããƒ»ãƒã‚¤ã‚ºãƒ»å¯„ç”Ÿè¦ç´ å¯¾ç­–ã‚’å­¦ã³ã€å¹…åºƒã„é›»æºé›»åœ§ãƒ»å‘¨æ³¢æ•°å¸¯åŸŸã«å¯¾å¿œå¯èƒ½ãªè¨­è¨ˆæ‰‹æ³•ã‚’ç¿’å¾—ã™ã‚‹ã€‚<br>*Learn countermeasures for variability, noise, and parasitics in 0.18Âµm AMS circuit design, and acquire techniques adaptable to a wide range of supply voltages and frequency bands.* |
| ğŸ§© **ç¬¬5bç«  / Chapter5b**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter5b_ams_block_and_pdk/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter5b_ams_block_and_pdk) | è£½é€ æŠ€è¡“ã§åˆ‡ã‚Šæ‹“ãã‚¢ãƒŠãƒ­ã‚°å·®åˆ¥åŒ– â€” 1/fãƒã‚¤ã‚ºåŠæ¸›ã®å®Ÿç¾<br>*Differentiated Analog Modules via Manufacturing Technology â€” Realizing 50% Reduction in 1/f Noise* | è£½é€ å·¥ç¨‹ã‚’æ´»ç”¨ã—ã¦1/fãƒã‚¤ã‚ºã‚’50%ä»¥ä¸Šä½æ¸›ã—ã€ä½ãƒã‚¤ã‚ºMOSç´ å­ã‚’å®Ÿç¾ã™ã‚‹è¨­è¨ˆãƒ»è£½é€ æˆ¦ç•¥ã‚’å­¦ã¶ã€‚<br>*Learn design and manufacturing strategies to leverage fabrication processes for reducing 1/f noise by over 50% and achieving low-noise MOS devices.* |
| ğŸ§© **ç¬¬6ç«  / Chapter6**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter6_pdk_and_eda_environment/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter6_pdk_and_eda_environment) | PDKã¨EDAç’°å¢ƒ<br>*PDK and EDA Environment* | PDKã®æ§‹æˆè¦ç´ ã€EDAãƒ„ãƒ¼ãƒ«ã¨ã®é€£æºã€è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒã‚§ãƒƒã‚¯ã€ãƒ—ãƒ­ã‚»ã‚¹äº’æ›æ€§ã€BSIMãƒ¢ãƒ‡ãƒ«ã®é–¢ä¿‚ã‚’ç†è§£ã™ã‚‹ã€‚<br>*Understand the components of a PDK, its integration with EDA tools, design rule checking, process compatibility, and the relationship with BSIM models.* |
| ğŸ§© **ç¬¬7ç«  / Chapter7**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter7_automation_and_verification/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter7_automation_and_verification) | è‡ªå‹•åŒ–ã¨å®Ÿè£…æ¤œè¨¼æŠ€è¡“<br>*Automation and Implementation Verification* | RTLè¨­è¨ˆã‹ã‚‰ç‰©ç†ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ¤œè¨¼ã¾ã§ã®è‡ªå‹•åŒ–æ‰‹æ³•ã‚’å­¦ã³ã€Lintã€DRCã€LVSã€STAã«åŠ ãˆã¦CI/CDæ¤œè¨¼ãƒ•ãƒ­ãƒ¼æ§‹ç¯‰ã‚’ç¿’å¾—ã™ã‚‹ã€‚<br>*Learn automation techniques from RTL design to physical layout verification, and master CI/CD verification flows alongside Lint, DRC, LVS, and STA.* |
| ğŸ§© **ç¬¬8ç«  / Chapter8**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter8_fsm_design_basics/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter8_fsm_design_basics) | FSMè¨­è¨ˆï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰<br>*FSM Design (Finite State Machine)* | Mooreå‹ï¼Mealyå‹FSMã®æ§‹é€ ã¨å‹•ä½œåŸç†ã‚’ç†è§£ã—ã€çŠ¶æ…‹é·ç§»å›³ã‚„Verilogã«ã‚ˆã‚‹3æ®µéšè¨˜è¿°æ³•ã‚’å­¦ã¶ã€‚<br>*Understand the structure and operation of Moore and Mealy FSMs, and learn three-stage description methods in Verilog with state diagrams.* |
| ğŸ§© **ç¬¬9ç«  / Chapter9**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter9_pll_and_clock_design/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter9_pll_and_clock_design) | PLLã¨ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆ<br>*PLL and Clock Design* | PLLã®å‹•ä½œåŸç†ã‹ã‚‰ã‚¹ã‚­ãƒ¥ãƒ¼ï¼ã‚¸ãƒƒã‚¿å¯¾ç­–ã€ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼è¨­è¨ˆã¾ã§ã‚’ä½“ç³»çš„ã«å­¦ã³ã€é«˜ç²¾åº¦ã‚¯ãƒ­ãƒƒã‚¯ç”Ÿæˆãƒ»é…å¸ƒã®è¨­è¨ˆæŠ€è¡“ã‚’ç¿’å¾—ã™ã‚‹ã€‚<br>*Learn PLL principles, skew/jitter countermeasures, and clock tree design to acquire high-precision clock generation and distribution techniques.* |

---

## ğŸ›  **å®Ÿè·µç·¨ | Practice**
> Pythonè‡ªå‹•åŒ–ãƒ»Sky130å®Ÿé¨“ãƒ»OpenLaneè¨­è¨ˆãªã©ã€å®Ÿå‹™ã«è¿‘ã„æ¼”ç¿’ã‚’é€šã˜ã¦ã‚¹ã‚­ãƒ«ã‚’å®šç€ã•ã›ã¾ã™ã€‚  
> *Hands-on exercises with Python automation, Sky130 experiments, and OpenLane design to solidify skills.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ›  **ç¬¬0ç«  / Chapter0**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter0_environment_setup/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter0_environment_setup) | **ç’°å¢ƒæ§‹ç¯‰ã¨ãƒ„ãƒ¼ãƒ«ã‚»ãƒƒãƒˆã®æº–å‚™**<br>*Environment Setup and Toolchain Preparation* | Python / VS Code / Git / ngspice / Sky130 PDK / OpenLane / Magic / Netgen / KLayout / Docker / WSL2 ãªã©ã€å®Ÿè·µç·¨ï¼ˆç¬¬1ã€œ6ç« ï¼‰ã‚’é€²ã‚ã‚‹ãŸã‚ã«å¿…è¦ãªãƒ•ãƒ«ãƒ„ãƒ¼ãƒ«ãƒã‚§ãƒ¼ãƒ³ã‚’ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—ã™ã‚‹ã€‚<br>*Set up the full toolchain required for subsequent chapters, including Python, VS Code, Git, ngspice, Sky130 PDK, OpenLane, Magic, Netgen, KLayout, Docker, and WSL2.* |
| ğŸ›  **ç¬¬1ç«  / Chapter1**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter1_python_automation_tools/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter1_python_automation_tools) | Pythonã«ã‚ˆã‚‹è‡ªå‹•åŒ–ãƒ„ãƒ¼ãƒ«ç¾¤<br>*Python-Based Automation Tools for Semiconductor Design* | Sky130 PDKã‚„OpenLaneãƒ•ãƒ­ãƒ¼ã¨é€£æºã—ã€SPICEã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã€ä¿¡é ¼æ€§ãƒ¢ãƒ‡ãƒ«è©•ä¾¡ã€ãƒ¬ãƒãƒ¼ãƒˆè§£æã‚’è‡ªå‹•åŒ–ã™ã‚‹Pythonã‚¹ã‚¯ãƒªãƒ—ãƒˆç¾¤ã‚’æ§‹ç¯‰ã™ã‚‹ã€‚<br>*Develop Python scripts to automate SPICE simulations, reliability model evaluations, and report analysis in conjunction with the Sky130 PDK and OpenLane flow.* |
| ğŸ›  **ç¬¬2ç«  / Chapter2**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter2_sky130_experiments/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter2_sky130_experiments) | Sky130å®Ÿé¨“ã¨SPICEç‰¹æ€§è©•ä¾¡<br>*Sky130 Experiments and SPICE-Based Characterization* | SkyWater Sky130 PDKã‚’ç”¨ã„ã¦MOSç‰¹æ€§ï¼ˆVgâ€“Idã‚«ãƒ¼ãƒ–ã€VthæŠ½å‡ºï¼‰ã€BTI/TDBBäºˆæ¸¬ã‚’è¡Œã„ã€SPICEãƒ™ãƒ¼ã‚¹ã®è¨­è¨ˆæ¤œè¨¼ã‚’å®Ÿæ–½ã™ã‚‹ã€‚<br>*Use the SkyWater Sky130 PDK to evaluate MOS characteristics (Vgâ€“Id curves, Vth extraction) and predict BTI/TDBB, performing SPICE-based design verification.* |
| ğŸ›  **ç¬¬3ç«  / Chapter3**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter3_openlane_practice/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter3_openlane_practice) | OpenLaneã«ã‚ˆã‚‹ãƒ‡ã‚¸ã‚¿ãƒ«è¨­è¨ˆå®Ÿç¿’<br>*Digital Design Practice Using OpenLane* | Verilog RTLã‹ã‚‰GDSç”Ÿæˆã¾ã§ã®LSIè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã‚’ä½“é¨“ã—ã€åˆæˆãƒ»é…ç½®ãƒ»é…ç·šãƒ»DRCãªã©å„æ®µéšã®ç›®çš„ã¨ãƒ„ãƒ¼ãƒ«ã‚’ç†è§£ã™ã‚‹ã€‚<br>*Experience the LSI design flow from Verilog RTL to GDS generation, understanding the objectives and tools for synthesis, placement, routing, and DRC.* |
| ğŸ›  **ç¬¬4ç«  / Chapter4**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter4_poc_spec_and_design/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter4_poc_spec_and_design) | PoCä»•æ§˜æ›¸ã¨è¨­è¨ˆå±•é–‹<br>*PoC Specifications and Design Implementation* | Sky130 PDKã‚’ç”¨ã„ãŸæœ€å°é™ã®PoCå›è·¯ï¼ˆFSM/MUX/Adderï¼‰ã‚’é¡Œæã«ã€ä»•æ§˜ä½œæˆã‹ã‚‰RTLè¨­è¨ˆãƒ»ç‰©ç†å®Ÿè£…ã¾ã§ã®ãƒ—ãƒ­ã‚»ã‚¹ã‚’ä½“é¨“ã™ã‚‹ã€‚<br>*Using minimal PoC circuits (FSM/MUX/Adder) with the Sky130 PDK, experience the process from specification creation to RTL design and physical implementation.* |
| ğŸ›  **ç¬¬5ç«  / Chapter5**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter5_evaluation_and_report/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter5_evaluation_and_report) | è¨­è¨ˆçµæœã®è©•ä¾¡ã¨ãƒ¬ãƒãƒ¼ãƒˆ<br>*Evaluation and Reporting of Design Results* | å®Ÿè£…ã—ãŸPoCå›è·¯ã«å¯¾ã—ã¦ã€ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³çµæœã€é¢ç©ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°è©•ä¾¡ã€DRC/LVSè§£æã€æ”¹å–„ææ¡ˆã‚’è¡Œã„ã€è¨­è¨ˆãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã‚’å®Ÿè·µã™ã‚‹ã€‚<br>*Evaluate implemented PoC circuits by analyzing simulation results, area/timing metrics, DRC/LVS checks, and propose improvements as part of the design feedback cycle.* |
| ğŸ›  **ç¬¬6ç«  / Chapter6**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter6_spice_practice/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter6_spice_practice) | SPICEå®Ÿè·µæ¼”ç¿’<br>*SPICE Practice for Devices and Circuits* | FinFET / GAA ã® Iâ€“V ç‰¹æ€§ã€CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ä¼é”ç‰¹æ€§ã€GaN/SiC ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°æ¯”è¼ƒãªã©ã‚’ SPICE ã§å†ç¾ã—ã€åŸºç¤ç·¨ã®å­¦ç¿’ã‚’æ³¢å½¢ã§ç¢ºèªã™ã‚‹ã€‚<br>*Reproduce Iâ€“V characteristics of FinFET/GAA, CMOS inverter transfer curves, and GaN/SiC switching comparisons with SPICE to reinforce learning from the basics.* |
| ğŸ›  **ç¬¬7ç«  / Chapter7**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter7_bsim4_analysis_base/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter7_bsim4_analysis_base) | **BSIM4 MOSç‰¹æ€§è§£æåŸºç›¤**<br>*BSIM4 MOSFET Characteristics Analysis Base* | BSIM4ãƒ¢ãƒ‡ãƒ«ã‚’ç”¨ã„ã¦ MOSFET ã® **Vgâ€“Idã€Vthã€gm/Idã€Subthreshold Swingã€DIBL** ã‚’ Python è‡ªå‹•è§£æã—ã€ãƒ‡ãƒã‚¤ã‚¹ç‰¹æ€§ã®ç†è§£ã¨å¯è¦–åŒ–ã‚’è¡Œã†ã€‚<br>*Python-based automated analysis of BSIM4 MOSFET characteristics including Vgâ€“Id, Vth, gm/Id, Subthreshold Swing, and DIBL, enabling deeper device understanding and visualization.* |

---

## ğŸ“¦ **ç‰¹åˆ¥ç·¨ | Special Topics**
> å…ˆç«¯ãƒãƒ¼ãƒ‰ãƒ»ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆãƒ»çµ±åˆåˆ¶å¾¡SoCãªã©ã€æœ€å…ˆç«¯ãƒ†ãƒ¼ãƒã‚’æ‰±ã„ã¾ã™ã€‚  
> *Focuses on cutting-edge topics such as advanced nodes, chiplets, and integrated control SoCs.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ“¦ **ç¬¬1ç«  / Chapter1**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter1_finfet_gaa/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter1_finfet_gaa) | å…ˆç«¯ãƒãƒ¼ãƒ‰æŠ€è¡“ï¼ˆFinFETã€GAAã€CFETï¼‰<br>*Advanced Node Technologies â€“ FinFET, GAA & CFET* | FinFETãƒ»GAAãƒ»CFETæ§‹é€ ã®ç‰©ç†ç‰¹æ€§ãƒ»é›»æ°—ç‰¹æ€§ãƒ»è¨­è¨ˆå½±éŸ¿ã‚’ä½“ç³»çš„ã«è§£èª¬ã—ã€ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã®é™ç•Œã‚’è¶…ãˆã‚‹å…ˆç«¯CMOSæŠ€è¡“ã‚’ç´¹ä»‹ã™ã‚‹ã€‚<br>*Comprehensively explains the physical and electrical characteristics and design impacts of FinFET, GAA, and CFET structures, introducing advanced CMOS technologies beyond planar MOS limits.* |
| ğŸ“¦ **ç¬¬2ç«  / Chapter2**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter2_chiplet_pkg/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter2_chiplet_pkg) | ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“<br>*Chiplets and Advanced Packaging* | 2.5D/3Då®Ÿè£…æŠ€è¡“ã€TSVã€ç•°ç¨®é›†ç©ã«ã‚ˆã‚‹ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®è¨­è¨ˆãƒ»å®Ÿè£…ãƒ»ä¿¡é ¼æ€§ã‚’è§£èª¬ã—ã€æŸ”è»Ÿãªè¨­è¨ˆã¨ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£ã‚’å¯èƒ½ã«ã™ã‚‹æŠ€è¡“ã‚’å­¦ã¶ã€‚<br>*Covers 2.5D/3D integration, TSV, and heterogeneous integration for chiplet architecture design, implementation, and reliability, enabling flexible design and scalability.* |
| ğŸ“¦ **ç¬¬2aç«  / Chapter2a**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter2a_systemdk/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter2a_systemdk) | SystemDKã«ãŠã‘ã‚‹ç†±ãƒ»å¿œåŠ›ãƒ»ãƒã‚¤ã‚ºåˆ¶ç´„ã®è¨­è¨ˆå¯¾å¿œ<br>*Design Handling of Thermal, Stress, and Noise Constraints in SystemDK* | System Design Kit (SystemDK)ã®æ¦‚å¿µã‚’è§£èª¬ã—ã€SI/PIã€ç†±ã€å¿œåŠ›ã€EMI/EMCã¨ã„ã£ãŸç‰©ç†åˆ¶ç´„ã‚’è¨­è¨ˆçš„ã«æ‰±ã†æ‰‹æ³•ã‚’å­¦ã¶ã€‚<br>*Explains the concept of SystemDK and methods for addressing physical constraints such as SI/PI, thermal, stress, and EMI/EMC in design.* |
| ğŸ“¦ **ç¬¬3ç«  / Chapter3**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter3_socsystem/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter3_socsystem) | FSMÃ—PIDÃ—LLMã«ã‚ˆã‚‹çµ±åˆåˆ¶å¾¡ã‚·ã‚¹ãƒ†ãƒ ã®SoCå®Ÿè£…æ‰‹æ³•<br>*SoC Implementation of Integrated Control System with FSM Ã— PID Ã— LLM* | AITL-Hä¸‰å±¤åˆ¶å¾¡ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã‚’åŸºç›¤ã¨ã—ã€æ©Ÿèƒ½åˆ†é›¢ãƒ»éšå±¤é€£æºãƒ»SoCçµ±åˆã®æ‰‹æ³•ã‚’å­¦ç¿’ã™ã‚‹ã€‚<br>*Based on the AITL-H three-layer control architecture, learn methods for functional separation, hierarchical collaboration, and SoC integration.* |
| ğŸ“¦ **ç¬¬4ç«  / Chapter4**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter4_openlane/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter4_openlane) | FSMÃ—PIDÃ—LLMåˆ¶å¾¡ç³»ã®OpenLaneå®Ÿè£…<br>*RTL-to-GDSII Implementation of FSMÃ—PIDÃ—LLM Control System with OpenLane* | Sky130 PDKã‚’ç”¨ã„ã€FSMãƒ»PIDãƒ»çµ±åˆSoCãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®é…ç½®é…ç·šï¼ˆRTL-to-GDSIIï¼‰ã‚’å®Ÿè·µã™ã‚‹ã€‚<br>*Using the Sky130 PDK, implement placement and routing (RTL-to-GDSII) for FSM, PID, and integrated SoC modules.* |
| ğŸ“¦ **ç¬¬5ç«  / Chapter5**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter5_dfm/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter5_dfm) | PDKã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ¤œè¨¼ã«ã‚ˆã‚‹ç‰©ç†æ•´åˆã¨DFMè¨­è¨ˆæŒ‡é‡<br>*Physical Verification and DFM Design Guidelines with PDK* | Sky130 PDKã«ã‚ˆã‚‹ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ¤œè¨¼ã‚’è¡Œã„ã€é‡ç”£æ€§ã‚’è€ƒæ…®ã—ãŸDFMè¨­è¨ˆæŒ‡é‡ã‚’ç¿’å¾—ã™ã‚‹ã€‚<br>*Perform layout verification with the Sky130 PDK and acquire DFM design guidelines considering manufacturability.* |
| ğŸ“¦ **ç¬¬6ç«  / Chapter6**<br>[![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter6_research/)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter6_research) | SystemDK with AITLè«–æ–‡å…¬é–‹<br>*Research Paper: SystemDK with AITL* | PID+FSM+LLMåˆ¶å¾¡ãƒ«ãƒ¼ãƒ—ã‚’EDAãƒ•ãƒ­ãƒ¼ã«çµ±åˆã—ã€RCé…å»¶ãƒ»ç†±çµåˆãƒ»EMIå¤‰å‹•ã‚’å®Ÿæ™‚é–“è£œå„Ÿã™ã‚‹æ çµ„ã¿ã‚’ææ¡ˆã€‚sub-2nmãƒãƒ¼ãƒ‰ã§ã®ã‚¬ãƒ¼ãƒ‰ãƒãƒ³ãƒ‰å‰Šæ¸›ã¨ä¿¡é ¼æ€§å‘ä¸Šã‚’å®Ÿè¨¼ã™ã‚‹ã€‚<br>*Proposes embedding PID+FSM+LLM control loops into EDA flows to compensate runtime RC delay, thermal coupling, and EMI variations, enabling guardband reduction and reliability improvement for sub-2nm nodes.* |

---

## ğŸ”— **é–¢é€£ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ | Related Projects**
> Edusemiã¨é€£å‹•ã—ã€åˆ¶å¾¡ç†è«–ãƒ»ç¤¾ä¼šæ§‹é€ ãƒ»å…ˆç«¯æŠ€è¡“ã‚’æ¨ªæ–­çš„ã«å­¦ã¹ã‚‹å§‰å¦¹ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆç¾¤ã€‚  
> *Sister projects linked with Edusemi, covering control theory, socio-industrial structures, and advanced technologies.*

| ğŸŒ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ / Project | æ¦‚è¦ / Overview | ä¸»ãªç‰¹å¾´ãƒ»å†…å®¹ / Key Features |
|---|---|---|
| â• **Edusemi-Plus**<br>[![ğŸŒ View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-Plus/) [![ğŸ’» View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus) | åœ°æ”¿å­¦ãƒ»è£½å“æˆ¦ç•¥ãƒ»AIãƒ»é‡å­ãƒ»æŠ•è³‡ãªã©ã€ç”£æ¥­æ§‹é€ ã‚’èª­ã¿è§£ãå¿œç”¨æ•™æ<br>*Applied learning materials analyzing geopolitics, product strategy, AI, quantum, and investment.* | - Apple Siliconãƒ»CHIPSæ³•ãƒ»Cryo-CMOSã®å®Ÿä¾‹è§£èª¬<br>- æŠ€è¡“ã ã‘ã§ãªãç¤¾ä¼šã¨ã®æ¥ç‚¹ã‚„èƒŒæ™¯ã‚’æ¢ç©¶ |
| ğŸ›ï¸ **EduController**<br>[![ğŸŒ View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/EduController/) [![ğŸ’» View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/EduController) | åˆ¶å¾¡ç†è«–ï¼ˆPIDãƒ»çŠ¶æ…‹ç©ºé–“ï¼‰ã‹ã‚‰AIåˆ¶å¾¡ï¼ˆNNãƒ»RLãƒ»LLMï¼‰ã¾ã§ç¶²ç¾…<br>*Covers control theory (PID, state-space) to AI control (NN, RL, LLM).* | - PoCè¨­è¨ˆãƒ»OpenLaneåˆ¶å¾¡å®Ÿè£…ã¨ã®é€£å‹•<br>- Pythonã«ã‚ˆã‚‹è¨­è¨ˆæ¼”ç¿’ãƒ»RTLæ¤œè¨¼ãƒ»FSMç”Ÿæˆæ”¯æ´ |
| ğŸ¤– **AITL-H**<br>[![ğŸŒ View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=github)](https://samizo-aitl.github.io/AITL-H/) [![ğŸ’» View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/AITL-H) | FSMï¼ˆæœ¬èƒ½ï¼‰ï¼‹PIDï¼ˆç†æ€§ï¼‰ï¼‹LLMï¼ˆçŸ¥æ€§ï¼‰ã®ä¸‰å±¤åˆ¶å¾¡ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£<br>*Three-layer control architecture: FSM (instinct) + PID (reason) + LLM (intelligence).* | - äººå‹ãƒ­ãƒœãƒƒãƒˆãƒ»çµ±åˆåˆ¶å¾¡ã®PoCå®Ÿè£…<br>- Edusemiç‰¹åˆ¥ç·¨3ãƒ»4ç« ã¨æ§‹é€ çš„ã«é€£æº |


---

## ğŸ‘¤ **åŸ·ç­†è€…æƒ…å ± | Author**
> æœ¬æ•™æã®ä¼ç”»ãƒ»åŸ·ç­†è€…ã€‚åŠå°ä½“ãƒ»ã‚¤ãƒ³ã‚¯ã‚¸ã‚§ãƒƒãƒˆåˆ†é‡ã§ã®å®Ÿå‹™çµŒé¨“ã‚’æŒã¡ã€æ•™è‚²ã¨å®Ÿè£…ã‚’èåˆã—ãŸæ•™æé–‹ç™ºã‚’è¡Œã†ã€‚  
> *Author with professional background in semiconductors and inkjet actuators, creating materials integrating theory and practice.*

| ğŸ“Œ é …ç›® / Item | å†…å®¹ / Details |
|------|------|
| **æ°å / Name** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰<br>*Shinichi Samizo* |
| **å­¦æ­´ / Education** | ä¿¡å·å¤§å­¦å¤§å­¦é™¢ é›»æ°—é›»å­å·¥å­¦ ä¿®äº†<br>*M.S. in Electrical and Electronic Engineering, Shinshu University* |
| **çµŒæ­´ / Career** | å…ƒ ã‚»ã‚¤ã‚³ãƒ¼ã‚¨ãƒ—ã‚½ãƒ³æ ªå¼ä¼šç¤¾ æŠ€è¡“è€…ï¼ˆ1997å¹´ã€œï¼‰<br>*Former Engineer at Seiko Epson Corporation (since 1997)* |
| **çµŒé¨“é ˜åŸŸ / Expertise** | åŠå°ä½“ãƒ‡ãƒã‚¤ã‚¹ï¼ˆãƒ­ã‚¸ãƒƒã‚¯ãƒ»ãƒ¡ãƒ¢ãƒªãƒ»é«˜è€åœ§æ··è¼‰ï¼‰<br>*Semiconductor devices (logic, memory, high-voltage mixed integration)*<br>ã‚¤ãƒ³ã‚¯ã‚¸ã‚§ãƒƒãƒˆè–„è†œãƒ”ã‚¨ã‚¾ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿<br>*Inkjet thin-film piezo actuators*<br>PrecisionCoreãƒ—ãƒªãƒ³ãƒˆãƒ˜ãƒƒãƒ‰è£½å“åŒ–ãƒ»BOMç®¡ç†ãƒ»ISOæ•™è‚²<br>*Productization of PrecisionCore printheads, BOM management, and ISO training* |
| **âœ‰ï¸ Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **ğŸ¦ã€€X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

## ğŸ“„ **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | License**
[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)
> æ•™æãƒ»ã‚³ãƒ¼ãƒ‰ãƒ»å›³è¡¨ã®æ€§è³ªã«å¿œã˜ãŸãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã‚’æ¡ç”¨ã€‚  
> *Hybrid licensing based on the nature of the materials, code, and diagrams.*

| ğŸ“Œ é …ç›® / Item | ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License | èª¬æ˜ / Description |
|------|------|------|
| **ã‚³ãƒ¼ãƒ‰ï¼ˆCodeï¼‰** | [**MIT License**](https://opensource.org/licenses/MIT) | è‡ªç”±ã«ä½¿ç”¨ãƒ»æ”¹å¤‰ãƒ»å†é…å¸ƒãŒå¯èƒ½<br>*Free to use, modify, and redistribute* |
| **æ•™æãƒ†ã‚­ã‚¹ãƒˆï¼ˆText materialsï¼‰** | [**CC BY 4.0**](https://creativecommons.org/licenses/by/4.0/) ã¾ãŸã¯ [**CC BY-SA 4.0**](https://creativecommons.org/licenses/by-sa/4.0/) | è‘—è€…è¡¨ç¤ºå¿…é ˆã€ç¶™æ‰¿æ¡ä»¶ã‚ã‚Šï¼ˆBY-SAã®å ´åˆï¼‰<br>*Attribution required, share-alike for BY-SA* |
| **å›³è¡¨ãƒ»ã‚¤ãƒ©ã‚¹ãƒˆï¼ˆFigures & diagramsï¼‰** | [**CC BY-NC 4.0**](https://creativecommons.org/licenses/by-nc/4.0/) | éå•†ç”¨åˆ©ç”¨ã®ã¿è¨±å¯<br>*Non-commercial use only* |
| **å¤–éƒ¨å¼•ç”¨ï¼ˆExternal referencesï¼‰** | å…ƒãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã«å¾“ã†<br>*Follow the original license* | å¼•ç”¨å…ƒã‚’æ˜è¨˜<br>*Cite the original source* |

---

## ğŸ’¬ **ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ | Feedback**
> æ”¹å–„ææ¡ˆã‚„è­°è«–ã¯GitHub Discussionsã‹ã‚‰ãŠé¡˜ã„ã—ã¾ã™ã€‚  
> *Propose improvements or start discussions via GitHub Discussions.*

[![ğŸ’¬ GitHub Discussions](https://img.shields.io/badge/ğŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/discussions)

## ç« æ§‹æˆï¼ˆäºˆå®šï¼‰
1. ã‚¤ãƒ³ãƒˆãƒ­ãƒ€ã‚¯ã‚·ãƒ§ãƒ³  
2. åŠå°ä½“ç‰©æ€§  
3. MOS ãƒ‡ãƒã‚¤ã‚¹ç‰©ç†  
4. ãƒ—ãƒ­ã‚»ã‚¹ï¼ˆFEOL/BEOLï¼‰  
5. SPICE/TCAD  
6. å…ˆç«¯ãƒ‡ãƒã‚¤ã‚¹ï¼ˆFinFET / GAA / CFETï¼‰

