// Seed: 2684461316
module module_0 (
    output uwire id_0,
    input  uwire id_1
);
  wire id_3;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  uwire id_2,
    output wor   id_3,
    input  wor   id_4
);
  wire id_6;
  assign id_3 = id_0;
  module_0(
      id_3, id_0
  );
  uwire id_7;
  tri   id_8;
  if (~id_0) begin
    wor  id_9;
    wire id_10;
    wire id_11;
    wire id_12;
    assign id_9 = id_7 & id_9;
  end
  assign id_3 = id_8;
  wire id_13;
endmodule
