Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  2 03:54:55 2022
| Host         : HU-DOPX-COM01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevelModule_control_sets_placed.rpt
| Design       : TopLevelModule
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |              47 |           12 |
| No           | Yes                   | No                     |              37 |           12 |
| Yes          | No                    | No                     |              17 |           12 |
| Yes          | No                    | Yes                    |              15 |            4 |
| Yes          | Yes                   | No                     |              36 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------+------------------------+------------------+----------------+--------------+
|  clk_d_BUFG    | h/E[0]              |                        |                1 |              1 |         1.00 |
|  c/red0        |                     |                        |                3 |              4 |         1.33 |
|  c/red0        |                     | pixel/red017_out       |                2 |              4 |         2.00 |
|  clk_d_BUFG    |                     |                        |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG |                     |                        |                2 |              5 |         2.50 |
|  clk_d_BUFG    | h/E[0]              | v/v_count[9]_i_1_n_0   |                3 |              9 |         3.00 |
|  clk_d_BUFG    | mov/counter0        | mov/pipe1_x[9]_i_1_n_0 |                4 |              9 |         2.25 |
|  clk_d_BUFG    | mov/counter0        | mov/pipe3_x[9]_i_1_n_0 |                3 |              9 |         3.00 |
|  clk_d_BUFG    | mov/counter0        | mov/pipe2_x[9]_i_1_n_0 |                3 |              9 |         3.00 |
|  clk_d_BUFG    |                     | h/clear                |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | s/one_second_enable | mov/reset              |                4 |             15 |         3.75 |
|  clk_d_BUFG    | mov/counter0        |                        |               11 |             16 |         1.45 |
|  clk_d_BUFG    |                     | mov/counter0           |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG |                     | mov/reset              |               12 |             47 |         3.92 |
+----------------+---------------------+------------------------+------------------+----------------+--------------+


