ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.main,"ax",%progbits
  19              		.align	2
  20              		.global	main
  21              		.thumb
  22              		.thumb_func
  23              		.type	main, %function
  24              	main:
  25              	.LFB63:
  26              		.file 1 ".\\main.c"
   1:.\main.c      **** /* ========================================
   2:.\main.c      ****  *
   3:.\main.c      ****  * Copyright YOUR COMPANY, THE YEAR
   4:.\main.c      ****  * All Rights Reserved
   5:.\main.c      ****  * UNPUBLISHED, LICENSED SOFTWARE.
   6:.\main.c      ****  *
   7:.\main.c      ****  * CONFIDENTIAL AND PROPRIETARY INFORMATION
   8:.\main.c      ****  * WHICH IS THE PROPERTY OF your company.
   9:.\main.c      ****  *
  10:.\main.c      ****  * ========================================
  11:.\main.c      **** */
  12:.\main.c      **** #include <project.h>
  13:.\main.c      **** #include <stdio.h>
  14:.\main.c      **** #include "Motor.h"
  15:.\main.c      **** #include "Ultra.h"
  16:.\main.c      **** #include "nunchuk.h"
  17:.\main.c      **** #include "Reflectance.h"
  18:.\main.c      **** #include "I2C_made.h"
  19:.\main.c      **** #include "gyro.h"
  20:.\main.c      **** #include "accel_magnet.h"
  21:.\main.c      **** 
  22:.\main.c      **** int rread(void);
  23:.\main.c      **** 
  24:.\main.c      **** int main()
  25:.\main.c      **** {
  27              		.loc 1 25 0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 2


  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  26:.\main.c      ****     CyGlobalIntEnable; 
  36              		.loc 1 26 0
  37              	@ 26 ".\main.c" 1
  38 0002 62B6     		CPSIE   i
  39              	@ 0 "" 2
  27:.\main.c      ****     UART_Start();
  40              		.loc 1 27 0
  41              		.thumb
  42 0004 FFF7FEFF 		bl	UART_Start
  43              	.LVL0:
  28:.\main.c      ****     printf("Start\r\n");
  44              		.loc 1 28 0
  45 0008 1148     		ldr	r0, .L4
  46 000a FFF7FEFF 		bl	puts
  47              	.LVL1:
  29:.\main.c      ****     
  30:.\main.c      **** 
  31:.\main.c      ****     
  32:.\main.c      ****     /* //ultra//
  33:.\main.c      ****     ----------------------------------------------------*/
  34:.\main.c      ****     ultra_isr_StartEx(ultra_isr_handler);   // Ultra Sonic Interrupt
  48              		.loc 1 34 0
  49 000e 1148     		ldr	r0, .L4+4
  50 0010 FFF7FEFF 		bl	ultra_isr_StartEx
  51              	.LVL2:
  35:.\main.c      ****     Ultra_Start();                          // Ultra Sonic Start function
  52              		.loc 1 35 0
  53 0014 FFF7FEFF 		bl	Ultra_Start
  54              	.LVL3:
  55              	.L2:
  36:.\main.c      ****    
  37:.\main.c      ****     for(;;)
  38:.\main.c      ****     {       
  39:.\main.c      ****         
  40:.\main.c      ****         Trig_Write(1);           // Trigger High
  56              		.loc 1 40 0 discriminator 1
  57 0018 0120     		movs	r0, #1
  58 001a FFF7FEFF 		bl	Trig_Write
  59              	.LVL4:
  41:.\main.c      ****     //    CyDelayUs(10);              // 10 micro seconds for trigger input signals
  42:.\main.c      ****         printf("1\r\n");
  60              		.loc 1 42 0 discriminator 1
  61 001e 0E48     		ldr	r0, .L4+8
  62 0020 FFF7FEFF 		bl	puts
  63              	.LVL5:
  43:.\main.c      ****         Trig_Write(0);           // Trigger Low
  64              		.loc 1 43 0 discriminator 1
  65 0024 0020     		movs	r0, #0
  66 0026 FFF7FEFF 		bl	Trig_Write
  67              	.LVL6:
  44:.\main.c      ****        printf("2\r\n");
  68              		.loc 1 44 0 discriminator 1
  69 002a 0C48     		ldr	r0, .L4+12
  70 002c FFF7FEFF 		bl	puts
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 3


  71              	.LVL7:
  45:.\main.c      ****         CyIntSetSysVector((SysTick_IRQn + 16),ultra_isr_handler);
  72              		.loc 1 45 0 discriminator 1
  73 0030 0F20     		movs	r0, #15
  74 0032 0849     		ldr	r1, .L4+4
  75 0034 FFF7FEFF 		bl	CyIntSetSysVector
  76              	.LVL8:
  77              	.LBB8:
  78              	.LBB9:
  79              		.file 2 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V4.10
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     18. March 2015
   6:Generated_Source\PSoC5/core_cm3.h ****  *
   7:Generated_Source\PSoC5/core_cm3.h ****  * @note
   8:Generated_Source\PSoC5/core_cm3.h ****  *
   9:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  10:Generated_Source\PSoC5/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:Generated_Source\PSoC5/core_cm3.h **** 
  12:Generated_Source\PSoC5/core_cm3.h ****    All rights reserved.
  13:Generated_Source\PSoC5/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:Generated_Source\PSoC5/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:Generated_Source\PSoC5/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:Generated_Source\PSoC5/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Generated_Source\PSoC5/core_cm3.h ****      to endorse or promote products derived from this software without
  22:Generated_Source\PSoC5/core_cm3.h ****      specific prior written permission.
  23:Generated_Source\PSoC5/core_cm3.h ****    *
  24:Generated_Source\PSoC5/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Generated_Source\PSoC5/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Generated_Source\PSoC5/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Generated_Source\PSoC5/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Generated_Source\PSoC5/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Generated_Source\PSoC5/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Generated_Source\PSoC5/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Generated_Source\PSoC5/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Generated_Source\PSoC5/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Generated_Source\PSoC5/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Generated_Source\PSoC5/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Generated_Source\PSoC5/core_cm3.h ****    ---------------------------------------------------------------------------*/
  36:Generated_Source\PSoC5/core_cm3.h **** 
  37:Generated_Source\PSoC5/core_cm3.h **** 
  38:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __ICCARM__ )
  39:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:Generated_Source\PSoC5/core_cm3.h **** #endif
  41:Generated_Source\PSoC5/core_cm3.h **** 
  42:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  43:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  44:Generated_Source\PSoC5/core_cm3.h **** 
  45:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  46:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  47:Generated_Source\PSoC5/core_cm3.h **** #endif
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 4


  48:Generated_Source\PSoC5/core_cm3.h **** 
  49:Generated_Source\PSoC5/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:Generated_Source\PSoC5/core_cm3.h **** 
  52:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:Generated_Source\PSoC5/core_cm3.h **** 
  55:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  57:Generated_Source\PSoC5/core_cm3.h **** 
  58:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:Generated_Source\PSoC5/core_cm3.h ****  */
  61:Generated_Source\PSoC5/core_cm3.h **** 
  62:Generated_Source\PSoC5/core_cm3.h **** 
  63:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  64:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  65:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  66:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup Cortex_M3
  67:Generated_Source\PSoC5/core_cm3.h ****   @{
  68:Generated_Source\PSoC5/core_cm3.h ****  */
  69:Generated_Source\PSoC5/core_cm3.h **** 
  70:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  71:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:Generated_Source\PSoC5/core_cm3.h **** 
  76:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:Generated_Source\PSoC5/core_cm3.h **** 
  78:Generated_Source\PSoC5/core_cm3.h **** 
  79:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __CC_ARM )
  80:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:Generated_Source\PSoC5/core_cm3.h **** 
  84:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  85:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:Generated_Source\PSoC5/core_cm3.h **** 
  89:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  90:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  93:Generated_Source\PSoC5/core_cm3.h **** 
  94:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
  95:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:Generated_Source\PSoC5/core_cm3.h **** 
  98:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
  99:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 102:Generated_Source\PSoC5/core_cm3.h **** 
 103:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 104:Generated_Source\PSoC5/core_cm3.h ****   #define __packed
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 5


 105:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:Generated_Source\PSoC5/core_cm3.h **** 
 109:Generated_Source\PSoC5/core_cm3.h **** #endif
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
 113:Generated_Source\PSoC5/core_cm3.h **** */
 114:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0
 115:Generated_Source\PSoC5/core_cm3.h **** 
 116:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
 117:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 118:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 119:Generated_Source\PSoC5/core_cm3.h ****   #endif
 120:Generated_Source\PSoC5/core_cm3.h **** 
 121:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
 122:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 123:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 124:Generated_Source\PSoC5/core_cm3.h ****   #endif
 125:Generated_Source\PSoC5/core_cm3.h **** 
 126:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
 127:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
 128:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:Generated_Source\PSoC5/core_cm3.h ****   #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
 132:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 133:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 134:Generated_Source\PSoC5/core_cm3.h ****   #endif
 135:Generated_Source\PSoC5/core_cm3.h **** 
 136:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Generated_Source\PSoC5/core_cm3.h ****   #endif
 140:Generated_Source\PSoC5/core_cm3.h **** 
 141:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 142:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 143:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Generated_Source\PSoC5/core_cm3.h ****   #endif
 145:Generated_Source\PSoC5/core_cm3.h **** #endif
 146:Generated_Source\PSoC5/core_cm3.h **** 
 147:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 148:Generated_Source\PSoC5/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 149:Generated_Source\PSoC5/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 150:Generated_Source\PSoC5/core_cm3.h **** 
 151:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 152:Generated_Source\PSoC5/core_cm3.h **** }
 153:Generated_Source\PSoC5/core_cm3.h **** #endif
 154:Generated_Source\PSoC5/core_cm3.h **** 
 155:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 156:Generated_Source\PSoC5/core_cm3.h **** 
 157:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 158:Generated_Source\PSoC5/core_cm3.h **** 
 159:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 160:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 161:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 6


 162:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 163:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 164:Generated_Source\PSoC5/core_cm3.h **** #endif
 165:Generated_Source\PSoC5/core_cm3.h **** 
 166:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 167:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 168:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 169:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200
 170:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 171:Generated_Source\PSoC5/core_cm3.h ****   #endif
 172:Generated_Source\PSoC5/core_cm3.h **** 
 173:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 174:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0
 175:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 176:Generated_Source\PSoC5/core_cm3.h ****   #endif
 177:Generated_Source\PSoC5/core_cm3.h **** 
 178:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 179:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 180:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 181:Generated_Source\PSoC5/core_cm3.h ****   #endif
 182:Generated_Source\PSoC5/core_cm3.h **** 
 183:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 184:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 185:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 186:Generated_Source\PSoC5/core_cm3.h ****   #endif
 187:Generated_Source\PSoC5/core_cm3.h **** #endif
 188:Generated_Source\PSoC5/core_cm3.h **** 
 189:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 190:Generated_Source\PSoC5/core_cm3.h **** /**
 191:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 192:Generated_Source\PSoC5/core_cm3.h **** 
 193:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 194:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 195:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 196:Generated_Source\PSoC5/core_cm3.h **** */
 197:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 198:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 199:Generated_Source\PSoC5/core_cm3.h **** #else
 200:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 201:Generated_Source\PSoC5/core_cm3.h **** #endif
 202:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 203:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 204:Generated_Source\PSoC5/core_cm3.h **** 
 205:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 206:Generated_Source\PSoC5/core_cm3.h **** 
 207:Generated_Source\PSoC5/core_cm3.h **** 
 208:Generated_Source\PSoC5/core_cm3.h **** 
 209:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 210:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 211:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 212:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 213:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 214:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 215:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 216:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 217:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 218:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 7


 219:Generated_Source\PSoC5/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 220:Generated_Source\PSoC5/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 221:Generated_Source\PSoC5/core_cm3.h **** */
 222:Generated_Source\PSoC5/core_cm3.h **** 
 223:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup    CMSIS_core_register
 224:Generated_Source\PSoC5/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 225:Generated_Source\PSoC5/core_cm3.h ****     \brief  Core Register type definitions.
 226:Generated_Source\PSoC5/core_cm3.h ****   @{
 227:Generated_Source\PSoC5/core_cm3.h ****  */
 228:Generated_Source\PSoC5/core_cm3.h **** 
 229:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 230:Generated_Source\PSoC5/core_cm3.h ****  */
 231:Generated_Source\PSoC5/core_cm3.h **** typedef union
 232:Generated_Source\PSoC5/core_cm3.h **** {
 233:Generated_Source\PSoC5/core_cm3.h ****   struct
 234:Generated_Source\PSoC5/core_cm3.h ****   {
 235:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 236:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 237:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 238:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 239:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 240:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 241:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 242:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 243:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 244:Generated_Source\PSoC5/core_cm3.h **** 
 245:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 246:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 247:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 248:Generated_Source\PSoC5/core_cm3.h **** 
 249:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 250:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 251:Generated_Source\PSoC5/core_cm3.h **** 
 252:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 253:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 254:Generated_Source\PSoC5/core_cm3.h **** 
 255:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 256:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 257:Generated_Source\PSoC5/core_cm3.h **** 
 258:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 259:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 260:Generated_Source\PSoC5/core_cm3.h **** 
 261:Generated_Source\PSoC5/core_cm3.h **** 
 262:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 263:Generated_Source\PSoC5/core_cm3.h ****  */
 264:Generated_Source\PSoC5/core_cm3.h **** typedef union
 265:Generated_Source\PSoC5/core_cm3.h **** {
 266:Generated_Source\PSoC5/core_cm3.h ****   struct
 267:Generated_Source\PSoC5/core_cm3.h ****   {
 268:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 269:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 270:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 271:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 272:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 273:Generated_Source\PSoC5/core_cm3.h **** 
 274:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 275:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 8


 276:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 277:Generated_Source\PSoC5/core_cm3.h **** 
 278:Generated_Source\PSoC5/core_cm3.h **** 
 279:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 280:Generated_Source\PSoC5/core_cm3.h ****  */
 281:Generated_Source\PSoC5/core_cm3.h **** typedef union
 282:Generated_Source\PSoC5/core_cm3.h **** {
 283:Generated_Source\PSoC5/core_cm3.h ****   struct
 284:Generated_Source\PSoC5/core_cm3.h ****   {
 285:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 286:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 287:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 288:Generated_Source\PSoC5/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 289:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 290:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 291:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 292:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 293:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 294:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 295:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 296:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 297:Generated_Source\PSoC5/core_cm3.h **** 
 298:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 299:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 300:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 301:Generated_Source\PSoC5/core_cm3.h **** 
 302:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 303:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 304:Generated_Source\PSoC5/core_cm3.h **** 
 305:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 306:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 307:Generated_Source\PSoC5/core_cm3.h **** 
 308:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 309:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 310:Generated_Source\PSoC5/core_cm3.h **** 
 311:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 312:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 313:Generated_Source\PSoC5/core_cm3.h **** 
 314:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 315:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 316:Generated_Source\PSoC5/core_cm3.h **** 
 317:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 318:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 319:Generated_Source\PSoC5/core_cm3.h **** 
 320:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 321:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 322:Generated_Source\PSoC5/core_cm3.h **** 
 323:Generated_Source\PSoC5/core_cm3.h **** 
 324:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 325:Generated_Source\PSoC5/core_cm3.h ****  */
 326:Generated_Source\PSoC5/core_cm3.h **** typedef union
 327:Generated_Source\PSoC5/core_cm3.h **** {
 328:Generated_Source\PSoC5/core_cm3.h ****   struct
 329:Generated_Source\PSoC5/core_cm3.h ****   {
 330:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 331:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 332:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved                           */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 9


 333:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 334:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 335:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 336:Generated_Source\PSoC5/core_cm3.h **** 
 337:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 338:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 339:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 340:Generated_Source\PSoC5/core_cm3.h **** 
 341:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 342:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 343:Generated_Source\PSoC5/core_cm3.h **** 
 344:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 345:Generated_Source\PSoC5/core_cm3.h **** 
 346:Generated_Source\PSoC5/core_cm3.h **** 
 347:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup    CMSIS_core_register
 348:Generated_Source\PSoC5/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 349:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 350:Generated_Source\PSoC5/core_cm3.h ****   @{
 351:Generated_Source\PSoC5/core_cm3.h ****  */
 352:Generated_Source\PSoC5/core_cm3.h **** 
 353:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 354:Generated_Source\PSoC5/core_cm3.h ****  */
 355:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 356:Generated_Source\PSoC5/core_cm3.h **** {
 357:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 358:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[24];
 359:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 360:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RSERVED1[24];
 361:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 362:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[24];
 363:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 364:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED3[24];
 365:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 366:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED4[56];
 367:Generated_Source\PSoC5/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 368:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED5[644];
 369:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 370:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 371:Generated_Source\PSoC5/core_cm3.h **** 
 372:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 373:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 374:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 375:Generated_Source\PSoC5/core_cm3.h **** 
 376:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 377:Generated_Source\PSoC5/core_cm3.h **** 
 378:Generated_Source\PSoC5/core_cm3.h **** 
 379:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 380:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 381:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 382:Generated_Source\PSoC5/core_cm3.h ****   @{
 383:Generated_Source\PSoC5/core_cm3.h ****  */
 384:Generated_Source\PSoC5/core_cm3.h **** 
 385:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 386:Generated_Source\PSoC5/core_cm3.h ****  */
 387:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 388:Generated_Source\PSoC5/core_cm3.h **** {
 389:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 10


 390:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 391:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 392:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 393:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 394:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 395:Generated_Source\PSoC5/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 396:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 397:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 398:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 399:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 400:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 401:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 402:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 403:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 404:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 405:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 406:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 407:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 408:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[5];
 409:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 410:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 411:Generated_Source\PSoC5/core_cm3.h **** 
 412:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 413:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 414:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 415:Generated_Source\PSoC5/core_cm3.h **** 
 416:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 417:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 418:Generated_Source\PSoC5/core_cm3.h **** 
 419:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 420:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 421:Generated_Source\PSoC5/core_cm3.h **** 
 422:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 423:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 424:Generated_Source\PSoC5/core_cm3.h **** 
 425:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 426:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 427:Generated_Source\PSoC5/core_cm3.h **** 
 428:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 429:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 430:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 431:Generated_Source\PSoC5/core_cm3.h **** 
 432:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 433:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 434:Generated_Source\PSoC5/core_cm3.h **** 
 435:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 436:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 437:Generated_Source\PSoC5/core_cm3.h **** 
 438:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 439:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 440:Generated_Source\PSoC5/core_cm3.h **** 
 441:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 442:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 443:Generated_Source\PSoC5/core_cm3.h **** 
 444:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 445:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 446:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 11


 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 449:Generated_Source\PSoC5/core_cm3.h **** 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 452:Generated_Source\PSoC5/core_cm3.h **** 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 455:Generated_Source\PSoC5/core_cm3.h **** 
 456:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 457:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 458:Generated_Source\PSoC5/core_cm3.h **** 
 459:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 460:Generated_Source\PSoC5/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 461:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 462:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 463:Generated_Source\PSoC5/core_cm3.h **** 
 464:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 465:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 466:Generated_Source\PSoC5/core_cm3.h **** #else
 467:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 468:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 469:Generated_Source\PSoC5/core_cm3.h **** #endif
 470:Generated_Source\PSoC5/core_cm3.h **** 
 471:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 474:Generated_Source\PSoC5/core_cm3.h **** 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 477:Generated_Source\PSoC5/core_cm3.h **** 
 478:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 479:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 480:Generated_Source\PSoC5/core_cm3.h **** 
 481:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 482:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 483:Generated_Source\PSoC5/core_cm3.h **** 
 484:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 485:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 486:Generated_Source\PSoC5/core_cm3.h **** 
 487:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 488:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 489:Generated_Source\PSoC5/core_cm3.h **** 
 490:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 491:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 492:Generated_Source\PSoC5/core_cm3.h **** 
 493:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 494:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** 
 497:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** 
 500:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 501:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 502:Generated_Source\PSoC5/core_cm3.h **** 
 503:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 12


 504:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** 
 507:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** 
 510:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** 
 513:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** 
 516:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** 
 519:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** 
 522:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 523:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** 
 526:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** 
 529:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** 
 532:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 533:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 534:Generated_Source\PSoC5/core_cm3.h **** 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 537:Generated_Source\PSoC5/core_cm3.h **** 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 540:Generated_Source\PSoC5/core_cm3.h **** 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 543:Generated_Source\PSoC5/core_cm3.h **** 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 546:Generated_Source\PSoC5/core_cm3.h **** 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 549:Generated_Source\PSoC5/core_cm3.h **** 
 550:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 551:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 552:Generated_Source\PSoC5/core_cm3.h **** 
 553:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** 
 556:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** 
 559:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 560:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 13


 561:Generated_Source\PSoC5/core_cm3.h **** 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 564:Generated_Source\PSoC5/core_cm3.h **** 
 565:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 566:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 567:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 568:Generated_Source\PSoC5/core_cm3.h **** 
 569:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 570:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 571:Generated_Source\PSoC5/core_cm3.h **** 
 572:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 573:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 574:Generated_Source\PSoC5/core_cm3.h **** 
 575:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 576:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** 
 579:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** 
 582:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** 
 585:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** 
 598:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** 
 601:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 602:Generated_Source\PSoC5/core_cm3.h **** 
 603:Generated_Source\PSoC5/core_cm3.h **** 
 604:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 605:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 606:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 607:Generated_Source\PSoC5/core_cm3.h ****   @{
 608:Generated_Source\PSoC5/core_cm3.h ****  */
 609:Generated_Source\PSoC5/core_cm3.h **** 
 610:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 611:Generated_Source\PSoC5/core_cm3.h ****  */
 612:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 613:Generated_Source\PSoC5/core_cm3.h **** {
 614:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[1];
 615:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 616:Generated_Source\PSoC5/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 617:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 14


 618:Generated_Source\PSoC5/core_cm3.h **** #else
 619:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[1];
 620:Generated_Source\PSoC5/core_cm3.h **** #endif
 621:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 622:Generated_Source\PSoC5/core_cm3.h **** 
 623:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 624:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 626:Generated_Source\PSoC5/core_cm3.h **** 
 627:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 628:Generated_Source\PSoC5/core_cm3.h **** 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 630:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 631:Generated_Source\PSoC5/core_cm3.h **** 
 632:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 633:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 634:Generated_Source\PSoC5/core_cm3.h **** 
 635:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 636:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 637:Generated_Source\PSoC5/core_cm3.h **** 
 638:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 639:Generated_Source\PSoC5/core_cm3.h **** 
 640:Generated_Source\PSoC5/core_cm3.h **** 
 641:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 642:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 643:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 644:Generated_Source\PSoC5/core_cm3.h ****   @{
 645:Generated_Source\PSoC5/core_cm3.h ****  */
 646:Generated_Source\PSoC5/core_cm3.h **** 
 647:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 648:Generated_Source\PSoC5/core_cm3.h ****  */
 649:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 650:Generated_Source\PSoC5/core_cm3.h **** {
 651:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 652:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 653:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 654:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 655:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 656:Generated_Source\PSoC5/core_cm3.h **** 
 657:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 658:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 659:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 660:Generated_Source\PSoC5/core_cm3.h **** 
 661:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 662:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 665:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 666:Generated_Source\PSoC5/core_cm3.h **** 
 667:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 668:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 671:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 672:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 673:Generated_Source\PSoC5/core_cm3.h **** 
 674:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 15


 675:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 676:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 677:Generated_Source\PSoC5/core_cm3.h **** 
 678:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 679:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 680:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 681:Generated_Source\PSoC5/core_cm3.h **** 
 682:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 683:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 684:Generated_Source\PSoC5/core_cm3.h **** 
 685:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 686:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 687:Generated_Source\PSoC5/core_cm3.h **** 
 688:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 689:Generated_Source\PSoC5/core_cm3.h **** 
 690:Generated_Source\PSoC5/core_cm3.h **** 
 691:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 692:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 693:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 694:Generated_Source\PSoC5/core_cm3.h ****   @{
 695:Generated_Source\PSoC5/core_cm3.h ****  */
 696:Generated_Source\PSoC5/core_cm3.h **** 
 697:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 698:Generated_Source\PSoC5/core_cm3.h ****  */
 699:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 700:Generated_Source\PSoC5/core_cm3.h **** {
 701:Generated_Source\PSoC5/core_cm3.h ****   __O  union
 702:Generated_Source\PSoC5/core_cm3.h ****   {
 703:Generated_Source\PSoC5/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 704:Generated_Source\PSoC5/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 705:Generated_Source\PSoC5/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 706:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 707:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[864];
 708:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 709:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[15];
 710:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 711:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[15];
 712:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 713:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED3[29];
 714:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 715:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 716:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 717:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED4[43];
 718:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 719:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 720:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED5[6];
 721:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 722:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 723:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 724:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 725:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 726:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 727:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 728:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 729:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 730:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 731:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 16


 732:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 733:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 734:Generated_Source\PSoC5/core_cm3.h **** 
 735:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 736:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 737:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 738:Generated_Source\PSoC5/core_cm3.h **** 
 739:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 740:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 741:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 742:Generated_Source\PSoC5/core_cm3.h **** 
 743:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 744:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 745:Generated_Source\PSoC5/core_cm3.h **** 
 746:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 747:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 748:Generated_Source\PSoC5/core_cm3.h **** 
 749:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 750:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 751:Generated_Source\PSoC5/core_cm3.h **** 
 752:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 753:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 754:Generated_Source\PSoC5/core_cm3.h **** 
 755:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 756:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 757:Generated_Source\PSoC5/core_cm3.h **** 
 758:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 759:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 760:Generated_Source\PSoC5/core_cm3.h **** 
 761:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 762:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 763:Generated_Source\PSoC5/core_cm3.h **** 
 764:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 765:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 766:Generated_Source\PSoC5/core_cm3.h **** 
 767:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 768:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 769:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 770:Generated_Source\PSoC5/core_cm3.h **** 
 771:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 772:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 773:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 774:Generated_Source\PSoC5/core_cm3.h **** 
 775:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 776:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 777:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 778:Generated_Source\PSoC5/core_cm3.h **** 
 779:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 780:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 781:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 782:Generated_Source\PSoC5/core_cm3.h **** 
 783:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 784:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 785:Generated_Source\PSoC5/core_cm3.h **** 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 788:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 17


 789:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** 
 792:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 793:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 794:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 795:Generated_Source\PSoC5/core_cm3.h ****   @{
 796:Generated_Source\PSoC5/core_cm3.h ****  */
 797:Generated_Source\PSoC5/core_cm3.h **** 
 798:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 799:Generated_Source\PSoC5/core_cm3.h ****  */
 800:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 801:Generated_Source\PSoC5/core_cm3.h **** {
 802:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 803:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 804:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 805:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 806:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 807:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 808:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 809:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 810:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 811:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 812:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 813:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[1];
 814:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 815:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 816:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 817:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[1];
 818:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 819:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 820:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 821:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[1];
 822:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 823:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 824:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 825:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 826:Generated_Source\PSoC5/core_cm3.h **** 
 827:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 828:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 829:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 830:Generated_Source\PSoC5/core_cm3.h **** 
 831:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 832:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 833:Generated_Source\PSoC5/core_cm3.h **** 
 834:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 835:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 836:Generated_Source\PSoC5/core_cm3.h **** 
 837:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 838:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 839:Generated_Source\PSoC5/core_cm3.h **** 
 840:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 841:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 842:Generated_Source\PSoC5/core_cm3.h **** 
 843:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 844:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 845:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 18


 846:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 847:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 848:Generated_Source\PSoC5/core_cm3.h **** 
 849:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 850:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 851:Generated_Source\PSoC5/core_cm3.h **** 
 852:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 853:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 854:Generated_Source\PSoC5/core_cm3.h **** 
 855:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 856:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 857:Generated_Source\PSoC5/core_cm3.h **** 
 858:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 859:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 860:Generated_Source\PSoC5/core_cm3.h **** 
 861:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 862:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 863:Generated_Source\PSoC5/core_cm3.h **** 
 864:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 865:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 866:Generated_Source\PSoC5/core_cm3.h **** 
 867:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 868:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 869:Generated_Source\PSoC5/core_cm3.h **** 
 870:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 871:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 872:Generated_Source\PSoC5/core_cm3.h **** 
 873:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 874:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 875:Generated_Source\PSoC5/core_cm3.h **** 
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 878:Generated_Source\PSoC5/core_cm3.h **** 
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 881:Generated_Source\PSoC5/core_cm3.h **** 
 882:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 883:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 885:Generated_Source\PSoC5/core_cm3.h **** 
 886:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 892:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 893:Generated_Source\PSoC5/core_cm3.h **** 
 894:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 895:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 897:Generated_Source\PSoC5/core_cm3.h **** 
 898:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 19


 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 904:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 905:Generated_Source\PSoC5/core_cm3.h **** 
 906:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 907:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 909:Generated_Source\PSoC5/core_cm3.h **** 
 910:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 912:Generated_Source\PSoC5/core_cm3.h **** 
 913:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 915:Generated_Source\PSoC5/core_cm3.h **** 
 916:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 918:Generated_Source\PSoC5/core_cm3.h **** 
 919:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 920:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 921:Generated_Source\PSoC5/core_cm3.h **** 
 922:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 923:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 924:Generated_Source\PSoC5/core_cm3.h **** 
 925:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 927:Generated_Source\PSoC5/core_cm3.h **** 
 928:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 929:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 930:Generated_Source\PSoC5/core_cm3.h **** 
 931:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 932:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 933:Generated_Source\PSoC5/core_cm3.h **** 
 934:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 935:Generated_Source\PSoC5/core_cm3.h **** 
 936:Generated_Source\PSoC5/core_cm3.h **** 
 937:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 938:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 939:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 940:Generated_Source\PSoC5/core_cm3.h ****   @{
 941:Generated_Source\PSoC5/core_cm3.h ****  */
 942:Generated_Source\PSoC5/core_cm3.h **** 
 943:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 944:Generated_Source\PSoC5/core_cm3.h ****  */
 945:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 946:Generated_Source\PSoC5/core_cm3.h **** {
 947:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 948:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 949:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[2];
 950:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 951:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[55];
 952:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 953:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[131];
 954:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 955:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 956:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 957:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED3[759];
 958:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 959:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 20


 960:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 961:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED4[1];
 962:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 963:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 964:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 965:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED5[39];
 966:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 967:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 968:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED7[8];
 969:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 970:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 971:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
 972:Generated_Source\PSoC5/core_cm3.h **** 
 973:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 974:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 975:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
 976:Generated_Source\PSoC5/core_cm3.h **** 
 977:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 978:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 979:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
 980:Generated_Source\PSoC5/core_cm3.h **** 
 981:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 982:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 983:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 984:Generated_Source\PSoC5/core_cm3.h **** 
 985:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 986:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 987:Generated_Source\PSoC5/core_cm3.h **** 
 988:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 989:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 990:Generated_Source\PSoC5/core_cm3.h **** 
 991:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 992:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
 993:Generated_Source\PSoC5/core_cm3.h **** 
 994:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 995:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 996:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 997:Generated_Source\PSoC5/core_cm3.h **** 
 998:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 999:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1000:Generated_Source\PSoC5/core_cm3.h **** 
1001:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1002:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1003:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1004:Generated_Source\PSoC5/core_cm3.h **** 
1005:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1006:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:Generated_Source\PSoC5/core_cm3.h **** 
1009:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1011:Generated_Source\PSoC5/core_cm3.h **** 
1012:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:Generated_Source\PSoC5/core_cm3.h **** 
1015:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 21


1017:Generated_Source\PSoC5/core_cm3.h **** 
1018:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1019:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1020:Generated_Source\PSoC5/core_cm3.h **** 
1021:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1022:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1023:Generated_Source\PSoC5/core_cm3.h **** 
1024:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1025:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1026:Generated_Source\PSoC5/core_cm3.h **** 
1027:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1029:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1030:Generated_Source\PSoC5/core_cm3.h **** 
1031:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1033:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1034:Generated_Source\PSoC5/core_cm3.h **** 
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1036:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1037:Generated_Source\PSoC5/core_cm3.h **** 
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1039:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1040:Generated_Source\PSoC5/core_cm3.h **** 
1041:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1042:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1043:Generated_Source\PSoC5/core_cm3.h **** 
1044:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1045:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1046:Generated_Source\PSoC5/core_cm3.h **** 
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1048:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1049:Generated_Source\PSoC5/core_cm3.h **** 
1050:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1051:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1052:Generated_Source\PSoC5/core_cm3.h **** 
1053:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1054:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1056:Generated_Source\PSoC5/core_cm3.h **** 
1057:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1063:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1064:Generated_Source\PSoC5/core_cm3.h **** 
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1066:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1067:Generated_Source\PSoC5/core_cm3.h **** 
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1069:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1070:Generated_Source\PSoC5/core_cm3.h **** 
1071:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1072:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1073:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 22


1074:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1075:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1076:Generated_Source\PSoC5/core_cm3.h **** 
1077:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1079:Generated_Source\PSoC5/core_cm3.h **** 
1080:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1088:Generated_Source\PSoC5/core_cm3.h **** 
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1)
1091:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
1092:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1093:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1094:Generated_Source\PSoC5/core_cm3.h ****   @{
1095:Generated_Source\PSoC5/core_cm3.h ****  */
1096:Generated_Source\PSoC5/core_cm3.h **** 
1097:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1098:Generated_Source\PSoC5/core_cm3.h ****  */
1099:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1100:Generated_Source\PSoC5/core_cm3.h **** {
1101:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1102:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1103:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1104:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1105:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1106:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1107:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1108:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1109:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1110:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1111:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1112:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register */
1115:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1116:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1117:Generated_Source\PSoC5/core_cm3.h **** 
1118:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1119:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1120:Generated_Source\PSoC5/core_cm3.h **** 
1121:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1122:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1123:Generated_Source\PSoC5/core_cm3.h **** 
1124:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register */
1125:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1126:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1127:Generated_Source\PSoC5/core_cm3.h **** 
1128:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1129:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1130:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 23


1131:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1132:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1133:Generated_Source\PSoC5/core_cm3.h **** 
1134:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register */
1135:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1136:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register */
1139:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1140:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1141:Generated_Source\PSoC5/core_cm3.h **** 
1142:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1143:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1144:Generated_Source\PSoC5/core_cm3.h **** 
1145:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1146:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1147:Generated_Source\PSoC5/core_cm3.h **** 
1148:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register */
1149:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1150:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1151:Generated_Source\PSoC5/core_cm3.h **** 
1152:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1153:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1154:Generated_Source\PSoC5/core_cm3.h **** 
1155:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1156:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1157:Generated_Source\PSoC5/core_cm3.h **** 
1158:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1159:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1160:Generated_Source\PSoC5/core_cm3.h **** 
1161:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1162:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1163:Generated_Source\PSoC5/core_cm3.h **** 
1164:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1165:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1166:Generated_Source\PSoC5/core_cm3.h **** 
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1169:Generated_Source\PSoC5/core_cm3.h **** 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1172:Generated_Source\PSoC5/core_cm3.h **** 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1175:Generated_Source\PSoC5/core_cm3.h **** 
1176:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** 
1179:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1180:Generated_Source\PSoC5/core_cm3.h **** #endif
1181:Generated_Source\PSoC5/core_cm3.h **** 
1182:Generated_Source\PSoC5/core_cm3.h **** 
1183:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
1184:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1185:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1186:Generated_Source\PSoC5/core_cm3.h ****   @{
1187:Generated_Source\PSoC5/core_cm3.h ****  */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 24


1188:Generated_Source\PSoC5/core_cm3.h **** 
1189:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1190:Generated_Source\PSoC5/core_cm3.h ****  */
1191:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1192:Generated_Source\PSoC5/core_cm3.h **** {
1193:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1194:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1195:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1196:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1197:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1198:Generated_Source\PSoC5/core_cm3.h **** 
1199:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register */
1200:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1201:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1204:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1207:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1210:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1213:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1216:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1219:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1222:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1225:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1226:Generated_Source\PSoC5/core_cm3.h **** 
1227:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1228:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1229:Generated_Source\PSoC5/core_cm3.h **** 
1230:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1231:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1232:Generated_Source\PSoC5/core_cm3.h **** 
1233:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1234:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1235:Generated_Source\PSoC5/core_cm3.h **** 
1236:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register */
1237:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1238:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1239:Generated_Source\PSoC5/core_cm3.h **** 
1240:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1241:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1242:Generated_Source\PSoC5/core_cm3.h **** 
1243:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1244:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 25


1245:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1246:Generated_Source\PSoC5/core_cm3.h **** 
1247:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1248:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1249:Generated_Source\PSoC5/core_cm3.h **** 
1250:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1251:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1252:Generated_Source\PSoC5/core_cm3.h **** 
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** 
1283:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1284:Generated_Source\PSoC5/core_cm3.h **** 
1285:Generated_Source\PSoC5/core_cm3.h **** 
1286:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup    CMSIS_core_register
1287:Generated_Source\PSoC5/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1288:Generated_Source\PSoC5/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1289:Generated_Source\PSoC5/core_cm3.h ****   @{
1290:Generated_Source\PSoC5/core_cm3.h ****  */
1291:Generated_Source\PSoC5/core_cm3.h **** 
1292:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1293:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1294:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1295:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1296:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1298:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1299:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1300:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1301:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 26


1302:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1303:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1304:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1305:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1306:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1307:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1308:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1310:Generated_Source\PSoC5/core_cm3.h **** 
1311:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1)
1312:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1313:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1314:Generated_Source\PSoC5/core_cm3.h **** #endif
1315:Generated_Source\PSoC5/core_cm3.h **** 
1316:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** 
1319:Generated_Source\PSoC5/core_cm3.h **** 
1320:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1321:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1322:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1323:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1324:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1325:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1326:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1327:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1328:Generated_Source\PSoC5/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1329:Generated_Source\PSoC5/core_cm3.h **** */
1330:Generated_Source\PSoC5/core_cm3.h **** 
1331:Generated_Source\PSoC5/core_cm3.h **** 
1332:Generated_Source\PSoC5/core_cm3.h **** 
1333:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1334:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1335:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1336:Generated_Source\PSoC5/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1337:Generated_Source\PSoC5/core_cm3.h ****     @{
1338:Generated_Source\PSoC5/core_cm3.h ****  */
1339:Generated_Source\PSoC5/core_cm3.h **** 
1340:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Set Priority Grouping
1341:Generated_Source\PSoC5/core_cm3.h **** 
1342:Generated_Source\PSoC5/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1343:Generated_Source\PSoC5/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1344:Generated_Source\PSoC5/core_cm3.h ****   Only values from 0..7 are used.
1345:Generated_Source\PSoC5/core_cm3.h ****   In case of a conflict between priority grouping and available
1346:Generated_Source\PSoC5/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1347:Generated_Source\PSoC5/core_cm3.h **** 
1348:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1349:Generated_Source\PSoC5/core_cm3.h ****  */
1350:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1351:Generated_Source\PSoC5/core_cm3.h **** {
1352:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1353:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1354:Generated_Source\PSoC5/core_cm3.h **** 
1355:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1356:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1357:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1358:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 27


1359:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1360:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1361:Generated_Source\PSoC5/core_cm3.h **** }
1362:Generated_Source\PSoC5/core_cm3.h **** 
1363:Generated_Source\PSoC5/core_cm3.h **** 
1364:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Priority Grouping
1365:Generated_Source\PSoC5/core_cm3.h **** 
1366:Generated_Source\PSoC5/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1367:Generated_Source\PSoC5/core_cm3.h **** 
1368:Generated_Source\PSoC5/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1369:Generated_Source\PSoC5/core_cm3.h ****  */
1370:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1371:Generated_Source\PSoC5/core_cm3.h **** {
1372:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1373:Generated_Source\PSoC5/core_cm3.h **** }
1374:Generated_Source\PSoC5/core_cm3.h **** 
1375:Generated_Source\PSoC5/core_cm3.h **** 
1376:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Enable External Interrupt
1377:Generated_Source\PSoC5/core_cm3.h **** 
1378:Generated_Source\PSoC5/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1379:Generated_Source\PSoC5/core_cm3.h **** 
1380:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1381:Generated_Source\PSoC5/core_cm3.h ****  */
1382:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1383:Generated_Source\PSoC5/core_cm3.h **** {
1384:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1385:Generated_Source\PSoC5/core_cm3.h **** }
1386:Generated_Source\PSoC5/core_cm3.h **** 
1387:Generated_Source\PSoC5/core_cm3.h **** 
1388:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Disable External Interrupt
1389:Generated_Source\PSoC5/core_cm3.h **** 
1390:Generated_Source\PSoC5/core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1391:Generated_Source\PSoC5/core_cm3.h **** 
1392:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1393:Generated_Source\PSoC5/core_cm3.h ****  */
1394:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1395:Generated_Source\PSoC5/core_cm3.h **** {
1396:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1397:Generated_Source\PSoC5/core_cm3.h **** }
1398:Generated_Source\PSoC5/core_cm3.h **** 
1399:Generated_Source\PSoC5/core_cm3.h **** 
1400:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Pending Interrupt
1401:Generated_Source\PSoC5/core_cm3.h **** 
1402:Generated_Source\PSoC5/core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1403:Generated_Source\PSoC5/core_cm3.h ****     for the specified interrupt.
1404:Generated_Source\PSoC5/core_cm3.h **** 
1405:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1406:Generated_Source\PSoC5/core_cm3.h **** 
1407:Generated_Source\PSoC5/core_cm3.h ****     \return             0  Interrupt status is not pending.
1408:Generated_Source\PSoC5/core_cm3.h ****     \return             1  Interrupt status is pending.
1409:Generated_Source\PSoC5/core_cm3.h ****  */
1410:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1411:Generated_Source\PSoC5/core_cm3.h **** {
1412:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1413:Generated_Source\PSoC5/core_cm3.h **** }
1414:Generated_Source\PSoC5/core_cm3.h **** 
1415:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 28


1416:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Set Pending Interrupt
1417:Generated_Source\PSoC5/core_cm3.h **** 
1418:Generated_Source\PSoC5/core_cm3.h ****     The function sets the pending bit of an external interrupt.
1419:Generated_Source\PSoC5/core_cm3.h **** 
1420:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1421:Generated_Source\PSoC5/core_cm3.h ****  */
1422:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1423:Generated_Source\PSoC5/core_cm3.h **** {
1424:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1425:Generated_Source\PSoC5/core_cm3.h **** }
1426:Generated_Source\PSoC5/core_cm3.h **** 
1427:Generated_Source\PSoC5/core_cm3.h **** 
1428:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Clear Pending Interrupt
1429:Generated_Source\PSoC5/core_cm3.h **** 
1430:Generated_Source\PSoC5/core_cm3.h ****     The function clears the pending bit of an external interrupt.
1431:Generated_Source\PSoC5/core_cm3.h **** 
1432:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1433:Generated_Source\PSoC5/core_cm3.h ****  */
1434:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1435:Generated_Source\PSoC5/core_cm3.h **** {
1436:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1437:Generated_Source\PSoC5/core_cm3.h **** }
1438:Generated_Source\PSoC5/core_cm3.h **** 
1439:Generated_Source\PSoC5/core_cm3.h **** 
1440:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Active Interrupt
1441:Generated_Source\PSoC5/core_cm3.h **** 
1442:Generated_Source\PSoC5/core_cm3.h ****     The function reads the active register in NVIC and returns the active bit.
1443:Generated_Source\PSoC5/core_cm3.h **** 
1444:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1445:Generated_Source\PSoC5/core_cm3.h **** 
1446:Generated_Source\PSoC5/core_cm3.h ****     \return             0  Interrupt status is not active.
1447:Generated_Source\PSoC5/core_cm3.h ****     \return             1  Interrupt status is active.
1448:Generated_Source\PSoC5/core_cm3.h ****  */
1449:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1450:Generated_Source\PSoC5/core_cm3.h **** {
1451:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1452:Generated_Source\PSoC5/core_cm3.h **** }
1453:Generated_Source\PSoC5/core_cm3.h **** 
1454:Generated_Source\PSoC5/core_cm3.h **** 
1455:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Set Interrupt Priority
1456:Generated_Source\PSoC5/core_cm3.h **** 
1457:Generated_Source\PSoC5/core_cm3.h ****     The function sets the priority of an interrupt.
1458:Generated_Source\PSoC5/core_cm3.h **** 
1459:Generated_Source\PSoC5/core_cm3.h ****     \note The priority cannot be set for every core interrupt.
1460:Generated_Source\PSoC5/core_cm3.h **** 
1461:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1462:Generated_Source\PSoC5/core_cm3.h ****     \param [in]  priority  Priority to set.
1463:Generated_Source\PSoC5/core_cm3.h ****  */
1464:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1465:Generated_Source\PSoC5/core_cm3.h **** {
1466:Generated_Source\PSoC5/core_cm3.h ****   if((int32_t)IRQn < 0) {
1467:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1468:Generated_Source\PSoC5/core_cm3.h ****   }
1469:Generated_Source\PSoC5/core_cm3.h ****   else {
1470:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1471:Generated_Source\PSoC5/core_cm3.h ****   }
1472:Generated_Source\PSoC5/core_cm3.h **** }
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 29


1473:Generated_Source\PSoC5/core_cm3.h **** 
1474:Generated_Source\PSoC5/core_cm3.h **** 
1475:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Interrupt Priority
1476:Generated_Source\PSoC5/core_cm3.h **** 
1477:Generated_Source\PSoC5/core_cm3.h ****     The function reads the priority of an interrupt. The interrupt
1478:Generated_Source\PSoC5/core_cm3.h ****     number can be positive to specify an external (device specific)
1479:Generated_Source\PSoC5/core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
1480:Generated_Source\PSoC5/core_cm3.h **** 
1481:Generated_Source\PSoC5/core_cm3.h **** 
1482:Generated_Source\PSoC5/core_cm3.h ****     \param [in]   IRQn  Interrupt number.
1483:Generated_Source\PSoC5/core_cm3.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1484:Generated_Source\PSoC5/core_cm3.h ****                         priority bits of the microcontroller.
1485:Generated_Source\PSoC5/core_cm3.h ****  */
1486:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1487:Generated_Source\PSoC5/core_cm3.h **** {
1488:Generated_Source\PSoC5/core_cm3.h **** 
1489:Generated_Source\PSoC5/core_cm3.h ****   if((int32_t)IRQn < 0) {
1490:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8 - __NVIC_PRIO_BITS)))
1491:Generated_Source\PSoC5/core_cm3.h ****   }
1492:Generated_Source\PSoC5/core_cm3.h ****   else {
1493:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8 - __NVIC_PRIO_BITS)))
1494:Generated_Source\PSoC5/core_cm3.h ****   }
1495:Generated_Source\PSoC5/core_cm3.h **** }
1496:Generated_Source\PSoC5/core_cm3.h **** 
1497:Generated_Source\PSoC5/core_cm3.h **** 
1498:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Encode Priority
1499:Generated_Source\PSoC5/core_cm3.h **** 
1500:Generated_Source\PSoC5/core_cm3.h ****     The function encodes the priority for an interrupt with the given priority group,
1501:Generated_Source\PSoC5/core_cm3.h ****     preemptive priority value, and subpriority value.
1502:Generated_Source\PSoC5/core_cm3.h ****     In case of a conflict between priority grouping and available
1503:Generated_Source\PSoC5/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1504:Generated_Source\PSoC5/core_cm3.h **** 
1505:Generated_Source\PSoC5/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1506:Generated_Source\PSoC5/core_cm3.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1507:Generated_Source\PSoC5/core_cm3.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1508:Generated_Source\PSoC5/core_cm3.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1509:Generated_Source\PSoC5/core_cm3.h ****  */
1510:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1511:Generated_Source\PSoC5/core_cm3.h **** {
1512:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1513:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1514:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1515:Generated_Source\PSoC5/core_cm3.h **** 
1516:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1517:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1518:Generated_Source\PSoC5/core_cm3.h **** 
1519:Generated_Source\PSoC5/core_cm3.h ****   return (
1520:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1521:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1522:Generated_Source\PSoC5/core_cm3.h ****          );
1523:Generated_Source\PSoC5/core_cm3.h **** }
1524:Generated_Source\PSoC5/core_cm3.h **** 
1525:Generated_Source\PSoC5/core_cm3.h **** 
1526:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Decode Priority
1527:Generated_Source\PSoC5/core_cm3.h **** 
1528:Generated_Source\PSoC5/core_cm3.h ****     The function decodes an interrupt priority value with a given priority group to
1529:Generated_Source\PSoC5/core_cm3.h ****     preemptive priority value and subpriority value.
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 30


1530:Generated_Source\PSoC5/core_cm3.h ****     In case of a conflict between priority grouping and available
1531:Generated_Source\PSoC5/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1532:Generated_Source\PSoC5/core_cm3.h **** 
1533:Generated_Source\PSoC5/core_cm3.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1534:Generated_Source\PSoC5/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1535:Generated_Source\PSoC5/core_cm3.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1536:Generated_Source\PSoC5/core_cm3.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1537:Generated_Source\PSoC5/core_cm3.h ****  */
1538:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1539:Generated_Source\PSoC5/core_cm3.h **** {
1540:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1541:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1542:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1543:Generated_Source\PSoC5/core_cm3.h **** 
1544:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1545:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1546:Generated_Source\PSoC5/core_cm3.h **** 
1547:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1548:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1549:Generated_Source\PSoC5/core_cm3.h **** }
1550:Generated_Source\PSoC5/core_cm3.h **** 
1551:Generated_Source\PSoC5/core_cm3.h **** 
1552:Generated_Source\PSoC5/core_cm3.h **** /** \brief  System Reset
1553:Generated_Source\PSoC5/core_cm3.h **** 
1554:Generated_Source\PSoC5/core_cm3.h ****     The function initiates a system reset request to reset the MCU.
1555:Generated_Source\PSoC5/core_cm3.h ****  */
1556:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1557:Generated_Source\PSoC5/core_cm3.h **** {
1558:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1559:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1560:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1561:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1562:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1563:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1564:Generated_Source\PSoC5/core_cm3.h ****   while(1) { __NOP(); }                                             /* wait until reset */
1565:Generated_Source\PSoC5/core_cm3.h **** }
1566:Generated_Source\PSoC5/core_cm3.h **** 
1567:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1568:Generated_Source\PSoC5/core_cm3.h **** 
1569:Generated_Source\PSoC5/core_cm3.h **** 
1570:Generated_Source\PSoC5/core_cm3.h **** 
1571:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
1572:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1573:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1574:Generated_Source\PSoC5/core_cm3.h ****     \brief      Functions that configure the System.
1575:Generated_Source\PSoC5/core_cm3.h ****   @{
1576:Generated_Source\PSoC5/core_cm3.h ****  */
1577:Generated_Source\PSoC5/core_cm3.h **** 
1578:Generated_Source\PSoC5/core_cm3.h **** #if (__Vendor_SysTickConfig == 0)
1579:Generated_Source\PSoC5/core_cm3.h **** 
1580:Generated_Source\PSoC5/core_cm3.h **** /** \brief  System Tick Configuration
1581:Generated_Source\PSoC5/core_cm3.h **** 
1582:Generated_Source\PSoC5/core_cm3.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1583:Generated_Source\PSoC5/core_cm3.h ****     Counter is in free running mode to generate periodic interrupts.
1584:Generated_Source\PSoC5/core_cm3.h **** 
1585:Generated_Source\PSoC5/core_cm3.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1586:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 31


1587:Generated_Source\PSoC5/core_cm3.h ****     \return          0  Function succeeded.
1588:Generated_Source\PSoC5/core_cm3.h ****     \return          1  Function failed.
1589:Generated_Source\PSoC5/core_cm3.h **** 
1590:Generated_Source\PSoC5/core_cm3.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1591:Generated_Source\PSoC5/core_cm3.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1592:Generated_Source\PSoC5/core_cm3.h ****     must contain a vendor-specific implementation of this function.
1593:Generated_Source\PSoC5/core_cm3.h **** 
1594:Generated_Source\PSoC5/core_cm3.h ****  */
1595:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1596:Generated_Source\PSoC5/core_cm3.h **** {
1597:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
1598:Generated_Source\PSoC5/core_cm3.h **** 
1599:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  80              		.loc 2 1599 0 discriminator 1
  81 0038 094B     		ldr	r3, .L4+16
  82 003a EF22     		movs	r2, #239
  83 003c 5A60     		str	r2, [r3, #4]
  84              	.LVL9:
  85              	.LBB10:
  86              	.LBB11:
1467:Generated_Source\PSoC5/core_cm3.h ****   }
  87              		.loc 2 1467 0 discriminator 1
  88 003e E021     		movs	r1, #224
  89 0040 084A     		ldr	r2, .L4+20
  90 0042 82F82310 		strb	r1, [r2, #35]
  91              	.LBE11:
  92              	.LBE10:
1600:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1601:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
  93              		.loc 2 1601 0 discriminator 1
  94 0046 0022     		movs	r2, #0
  95 0048 9A60     		str	r2, [r3, #8]
1602:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  96              		.loc 2 1602 0 discriminator 1
  97 004a 0722     		movs	r2, #7
  98 004c 1A60     		str	r2, [r3]
  99 004e E3E7     		b	.L2
 100              	.L5:
 101              		.align	2
 102              	.L4:
 103 0050 00000000 		.word	.LC0
 104 0054 00000000 		.word	ultra_isr_handler
 105 0058 08000000 		.word	.LC1
 106 005c 0C000000 		.word	.LC2
 107 0060 10E000E0 		.word	-536813552
 108 0064 00ED00E0 		.word	-536810240
 109              	.LBE9:
 110              	.LBE8:
 111              		.cfi_endproc
 112              	.LFE63:
 113              		.size	main, .-main
 114              		.section	.text.convert_raw,"ax",%progbits
 115              		.align	2
 116              		.global	convert_raw
 117              		.thumb
 118              		.thumb_func
 119              		.type	convert_raw, %function
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 32


 120              	convert_raw:
 121              	.LFB64:
  46:.\main.c      ****     SysTick_Config(240);
  47:.\main.c      ****     }
  48:.\main.c      ****     
  49:.\main.c      ****     ///----------------------------------------------------*/
  50:.\main.c      ****     
  51:.\main.c      ****     /* //accelerometer//
  52:.\main.c      ****     //--------------------------------------------------------------
  53:.\main.c      ****     I2C_Start();
  54:.\main.c      ****   
  55:.\main.c      ****     uint8 X_L_A, X_H_A, Y_L_A, Y_H_A, Z_L_A, Z_H_A;
  56:.\main.c      ****     int16 X_AXIS, Y_AXIS, Z_AXIS;
  57:.\main.c      ****     
  58:.\main.c      ****     I2C_write(ACCEL_MAG_ADDR, ACCEL_CTRL1_REG, 0x37);           // set accelerometer & magnetometer
  59:.\main.c      ****     I2C_write(ACCEL_MAG_ADDR, ACCEL_CTRL7_REG, 0x22);
  60:.\main.c      ****     
  61:.\main.c      ****     
  62:.\main.c      ****     for(;;)
  63:.\main.c      ****     {
  64:.\main.c      ****         //print out accelerometer output
  65:.\main.c      ****         X_L_A = I2C_read(ACCEL_MAG_ADDR, OUT_X_L_A);
  66:.\main.c      ****         X_H_A = I2C_read(ACCEL_MAG_ADDR, OUT_X_H_A);
  67:.\main.c      ****         X_AXIS = convert_raw(X_L_A, X_H_A);
  68:.\main.c      ****         
  69:.\main.c      ****         Y_L_A = I2C_read(ACCEL_MAG_ADDR, OUT_Y_L_A);
  70:.\main.c      ****         Y_H_A = I2C_read(ACCEL_MAG_ADDR, OUT_Y_H_A);
  71:.\main.c      ****         Y_AXIS = convert_raw(Y_L_A, Y_H_A);
  72:.\main.c      ****         
  73:.\main.c      ****         Z_L_A = I2C_read(ACCEL_MAG_ADDR, OUT_Z_L_A);
  74:.\main.c      ****         Z_H_A = I2C_read(ACCEL_MAG_ADDR, OUT_Z_H_A);
  75:.\main.c      ****         Z_AXIS = convert_raw(Z_L_A, Z_H_A);
  76:.\main.c      ****         
  77:.\main.c      ****         printf("ACCEL: %d %d %d %d %d %d \r\n", X_L_A, X_H_A, Y_L_A, Y_H_A, Z_L_A, Z_H_A);
  78:.\main.c      ****         value_convert_accel(X_AXIS, Y_AXIS, Z_AXIS);
  79:.\main.c      ****         printf("\n");
  80:.\main.c      ****         
  81:.\main.c      ****         CyDelay(50);
  82:.\main.c      ****     }
  83:.\main.c      ****     ///---------------------------------------------------------- */
  84:.\main.c      ****     
  85:.\main.c      ****     /* //reflectance//
  86:.\main.c      ****     ----------------------------------------------------
  87:.\main.c      ****     sensor_isr_StartEx(sensor_isr_handler);
  88:.\main.c      ****     
  89:.\main.c      ****     Refelctance_Start();
  90:.\main.c      **** 
  91:.\main.c      ****     IR_led_Write(1);
  92:.\main.c      ****     for(;;)
  93:.\main.c      ****     {
  94:.\main.c      ****         reflectance_period();      //print out each period of reflectance sensors
  95:.\main.c      ****         reflectance_digital();      //print out 0 or 1 according to results of reflectance period
  96:.\main.c      ****         
  97:.\main.c      ****         CyDelay(500);
  98:.\main.c      ****     }
  99:.\main.c      ****     ----------------------------------------------------*/
 100:.\main.c      ****     
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 33


 101:.\main.c      ****   
 102:.\main.c      ****     
 103:.\main.c      ****      /* //motor//
 104:.\main.c      ****     ----------------------------------------------------
 105:.\main.c      ****     motor_Start();              // motor start
 106:.\main.c      **** 
 107:.\main.c      ****     motor_forward(50,2000);     // moving forward
 108:.\main.c      ****     motor_turn(20,50,2000);     // turn
 109:.\main.c      ****     motor_turn(50,20,2000);     // turn
 110:.\main.c      ****     motor_backward(50,2000);    // movinb backward
 111:.\main.c      ****        
 112:.\main.c      ****     motor_Stop();               // motor stop
 113:.\main.c      ****     
 114:.\main.c      ****     for(;;)
 115:.\main.c      ****     {
 116:.\main.c      **** 
 117:.\main.c      ****     }
 118:.\main.c      ****     ///----------------------------------------------------*/
 119:.\main.c      ****     
 120:.\main.c      ****     
 121:.\main.c      ****     /*  //nunchuk//
 122:.\main.c      ****     ----------------------------------------------------*/
 123:.\main.c      ****     nunchuk_start();
 124:.\main.c      ****     nunchuk_init();
 125:.\main.c      ****     
 126:.\main.c      ****     for(;;)
 127:.\main.c      ****     {    
 128:.\main.c      ****         nunchuk_read();
 129:.\main.c      ****     }
 130:.\main.c      ****     //----------------------------------------------------*/
 131:.\main.c      ****     
 132:.\main.c      ****    /* //gyroscope//
 133:.\main.c      ****      //-----------------------------------------------------
 134:.\main.c      ****     I2C_Start();
 135:.\main.c      ****   
 136:.\main.c      ****     uint8 X_AXIS_L, X_AXIS_H, Y_AXIS_L, Y_AXIS_H, Z_AXIS_L, Z_AXIS_H;
 137:.\main.c      ****     //uint8 X_L_M, X_H_M, Y_L_M, Y_H_M, Z_L_M, Z_H_M;
 138:.\main.c      ****     //uint8 X_L_A, X_H_A, Y_L_A, Y_H_A, Z_L_A, Z_H_A;
 139:.\main.c      ****     int16 X_AXIS, Y_AXIS, Z_AXIS;
 140:.\main.c      ****     
 141:.\main.c      ****     I2C_write(GYRO_ADDR, GYRO_CTRL1_REG, 0x0F);             // set gyroscope into active mode
 142:.\main.c      ****     I2C_write(GYRO_ADDR, GYRO_CTRL4_REG, 0x30);             // set full scale selection to 2000dps 
 143:.\main.c      ****     
 144:.\main.c      ****     for(;;)
 145:.\main.c      ****     {
 146:.\main.c      ****         //print out gyroscope output
 147:.\main.c      ****         X_AXIS_L = I2C_read(GYRO_ADDR, OUT_X_AXIS_L);
 148:.\main.c      ****         X_AXIS_H = I2C_read(GYRO_ADDR, OUT_X_AXIS_H);
 149:.\main.c      ****         X_AXIS = convert_raw(X_AXIS_H, X_AXIS_L);
 150:.\main.c      ****         
 151:.\main.c      ****         
 152:.\main.c      ****         Y_AXIS_L = I2C_read(GYRO_ADDR, OUT_Y_AXIS_L);
 153:.\main.c      ****         Y_AXIS_H = I2C_read(GYRO_ADDR, OUT_Y_AXIS_H);
 154:.\main.c      ****         Y_AXIS = convert_raw(Y_AXIS_H, Y_AXIS_L);
 155:.\main.c      ****         
 156:.\main.c      ****         
 157:.\main.c      ****         Z_AXIS_L = I2C_read(GYRO_ADDR, OUT_Z_AXIS_L);
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 34


 158:.\main.c      ****         Z_AXIS_H = I2C_read(GYRO_ADDR, OUT_Z_AXIS_H);
 159:.\main.c      ****         Z_AXIS = convert_raw(Z_AXIS_H, Z_AXIS_L);
 160:.\main.c      ****         
 161:.\main.c      ****         
 162:.\main.c      ****         //printf("X_AXIS_L: %d, X_AXIS_H: %d, average: %d \r\n", X_AXIS_L, X_AXIS_H, (X_AXIS_H+X_AX
 163:.\main.c      ****         //printf("Y_AXIS_L: %d, Y_AXIS_H: %d, average: %d \r\n", Y_AXIS_L, Y_AXIS_H, (Y_AXIS_H+Y_AX
 164:.\main.c      ****         //printf("Z_AXIS_L: %d, Z_AXIS_H: %d, average: %d \r\n", Z_AXIS_L, Z_AXIS_H, (Z_AXIS_H+Z_AX
 165:.\main.c      ****         
 166:.\main.c      ****         printf("H L : %d %d %d %d %d %d \r\n", X_AXIS_L, X_AXIS_H, Y_AXIS_L, Y_AXIS_H, Z_AXIS_L, Z_
 167:.\main.c      ****         printf("%d %d %d \r\n", X_AXIS, Y_AXIS, Z_AXIS);
 168:.\main.c      ****         //printf("%d %d %d \r\n", value_convert_gyro(X_AXIS), value_convert_gyro(Y_AXIS), value_con
 169:.\main.c      ****         
 170:.\main.c      ****        CyDelay(50);
 171:.\main.c      ****     }
 172:.\main.c      ****     -----------------------------------------------------------------*/ 
 173:.\main.c      ****    
 174:.\main.c      ****   
 175:.\main.c      ****     
 176:.\main.c      ****     /* //magnetometer//
 177:.\main.c      ****      //--------------------------------------------------------------
 178:.\main.c      ****     I2C_Start();
 179:.\main.c      ****    
 180:.\main.c      ****     uint8 X_L_M, X_H_M, Y_L_M, Y_H_M, Z_L_M, Z_H_M;
 181:.\main.c      ****     int16 X_AXIS, Y_AXIS, Z_AXIS;
 182:.\main.c      ****     
 183:.\main.c      ****     I2C_write(GYRO_ADDR, GYRO_CTRL1_REG, 0x0F);             // set gyroscope into active mode
 184:.\main.c      ****     I2C_write(GYRO_ADDR, GYRO_CTRL4_REG, 0x30);             // set full scale selection to 2000dps
 185:.\main.c      ****     I2C_write(ACCEL_MAG_ADDR, ACCEL_CTRL1_REG, 0x37);           // set accelerometer & magnetometer
 186:.\main.c      ****     I2C_write(ACCEL_MAG_ADDR, ACCEL_CTRL7_REG, 0x22);
 187:.\main.c      ****     
 188:.\main.c      ****     
 189:.\main.c      ****     for(;;)
 190:.\main.c      ****     {
 191:.\main.c      ****         X_L_M = I2C_read(ACCEL_MAG_ADDR, OUT_X_L_M);
 192:.\main.c      ****         X_H_M = I2C_read(ACCEL_MAG_ADDR, OUT_X_H_M);
 193:.\main.c      ****         X_AXIS = convert_raw(X_L_M, X_H_M);
 194:.\main.c      ****         
 195:.\main.c      ****         Y_L_M = I2C_read(ACCEL_MAG_ADDR, OUT_Y_L_M);
 196:.\main.c      ****         Y_H_M = I2C_read(ACCEL_MAG_ADDR, OUT_Y_H_M);
 197:.\main.c      ****         Y_AXIS = convert_raw(Y_L_M, Y_H_M);
 198:.\main.c      ****         
 199:.\main.c      ****         Z_L_M = I2C_read(ACCEL_MAG_ADDR, OUT_Z_L_M);
 200:.\main.c      ****         Z_H_M = I2C_read(ACCEL_MAG_ADDR, OUT_Z_H_M);
 201:.\main.c      ****         Z_AXIS = convert_raw(Z_L_M, Z_H_M);
 202:.\main.c      ****         
 203:.\main.c      ****         heading(X_AXIS, Y_AXIS);
 204:.\main.c      ****         printf("MAGNET: %d %d %d %d %d %d \r\n", X_L_M, X_H_M, Y_L_M, Y_H_M, Z_L_M, Z_H_M);
 205:.\main.c      ****         printf("%d %d %d \r\n", X_AXIS,Y_AXIS, Z_AXIS);
 206:.\main.c      ****         CyDelay(50);
 207:.\main.c      ****           
 208:.\main.c      ****     }
 209:.\main.c      ****     ----------------------------------------------------------*/
 210:.\main.c      **** }
 211:.\main.c      **** 
 212:.\main.c      **** uint16 convert_raw(uint8 L, uint8 H)            // concatenation
 213:.\main.c      **** {
 122              		.loc 1 213 0
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 35


 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.LVL10:
 214:.\main.c      ****     uint16 raw;
 215:.\main.c      ****     raw = (int16)(L | H << 8);
 216:.\main.c      ****     
 217:.\main.c      ****     return raw;
 218:.\main.c      **** }
 128              		.loc 1 218 0
 129 0000 40EA0120 		orr	r0, r0, r1, lsl #8
 130              	.LVL11:
 131 0004 7047     		bx	lr
 132              		.cfi_endproc
 133              	.LFE64:
 134              		.size	convert_raw, .-convert_raw
 135 0006 00BF     		.section	.text._write,"ax",%progbits
 136              		.align	2
 137              		.global	_write
 138              		.thumb
 139              		.thumb_func
 140              		.type	_write, %function
 141              	_write:
 142              	.LFB65:
 219:.\main.c      **** 
 220:.\main.c      **** 
 221:.\main.c      **** #if 0
 222:.\main.c      **** int rread(void)
 223:.\main.c      **** {
 224:.\main.c      ****     SC0_SetDriveMode(PIN_DM_STRONG);
 225:.\main.c      ****     SC0_Write(1);
 226:.\main.c      ****     CyDelayUs(10);
 227:.\main.c      ****     SC0_SetDriveMode(PIN_DM_DIG_HIZ);
 228:.\main.c      ****     Timer_1_Start();
 229:.\main.c      ****     uint16_t start = Timer_1_ReadCounter();
 230:.\main.c      ****     uint16_t end = 0;
 231:.\main.c      ****     while(!(Timer_1_ReadStatusRegister() & Timer_1_STATUS_TC)) {
 232:.\main.c      ****         if(SC0_Read() == 0 && end == 0) {
 233:.\main.c      ****             end = Timer_1_ReadCounter();
 234:.\main.c      ****         }
 235:.\main.c      ****     }
 236:.\main.c      ****     Timer_1_Stop();
 237:.\main.c      ****     
 238:.\main.c      ****     return (start - end);
 239:.\main.c      **** }
 240:.\main.c      **** #endif
 241:.\main.c      **** 
 242:.\main.c      **** int _write(int file, char *ptr, int len)
 243:.\main.c      **** {
 143              		.loc 1 243 0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              	.LVL12:
 148 0000 70B5     		push	{r4, r5, r6, lr}
 149              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 36


 150              		.cfi_offset 4, -16
 151              		.cfi_offset 5, -12
 152              		.cfi_offset 6, -8
 153              		.cfi_offset 14, -4
 154 0002 1646     		mov	r6, r2
 155              	.LVL13:
 244:.\main.c      ****     (void) file;
 245:.\main.c      **** 	int n;
 246:.\main.c      **** 	for(n = 0; n < len; n++) {
 156              		.loc 1 246 0
 157 0004 0024     		movs	r4, #0
 158 0006 05E0     		b	.L8
 159              	.LVL14:
 160              	.L9:
 247:.\main.c      **** 		UART_PutChar(*ptr++);
 161              		.loc 1 247 0 discriminator 3
 162 0008 4D1C     		adds	r5, r1, #1
 163              	.LVL15:
 164 000a 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 165 000c FFF7FEFF 		bl	UART_PutChar
 166              	.LVL16:
 246:.\main.c      **** 		UART_PutChar(*ptr++);
 167              		.loc 1 246 0 discriminator 3
 168 0010 0134     		adds	r4, r4, #1
 169              	.LVL17:
 170              		.loc 1 247 0 discriminator 3
 171 0012 2946     		mov	r1, r5
 172              	.LVL18:
 173              	.L8:
 246:.\main.c      **** 		UART_PutChar(*ptr++);
 174              		.loc 1 246 0 discriminator 1
 175 0014 B442     		cmp	r4, r6
 176 0016 F7DB     		blt	.L9
 248:.\main.c      **** 	}
 249:.\main.c      **** 	return len;
 250:.\main.c      **** }
 177              		.loc 1 250 0
 178 0018 3046     		mov	r0, r6
 179 001a 70BD     		pop	{r4, r5, r6, pc}
 180              		.cfi_endproc
 181              	.LFE65:
 182              		.size	_write, .-_write
 183              		.comm	digital_sensor_value,8,4
 184              		.comm	sensors,8,4
 185              		.section	.rodata.str1.4,"aMS",%progbits,1
 186              		.align	2
 187              	.LC0:
 188 0000 53746172 		.ascii	"Start\015\000"
 188      740D00
 189 0007 00       		.space	1
 190              	.LC1:
 191 0008 310D00   		.ascii	"1\015\000"
 192 000b 00       		.space	1
 193              	.LC2:
 194 000c 320D00   		.ascii	"2\015\000"
 195 000f 00       		.text
 196              	.Letext0:
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 37


 197              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\3.3\\psoc creator\\import\\gnu\\arm\\4.9.
 198              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\3.3\\psoc creator\\import\\gnu\\arm\\4.9.
 199              		.file 5 "Generated_Source\\PSoC5/cytypes.h"
 200              		.file 6 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 201              		.file 7 ".\\Reflectance.h"
 202              		.file 8 "Generated_Source\\PSoC5/ultra_isr.h"
 203              		.file 9 "Generated_Source\\PSoC5/Trig.h"
 204              		.file 10 ".\\Ultra.h"
 205              		.file 11 "Generated_Source\\PSoC5/UART.h"
 206              		.file 12 "<built-in>"
 207              		.file 13 "Generated_Source\\PSoC5/CyLib.h"
 208              		.section	.debug_info,"",%progbits
 209              	.Ldebug_info0:
 210 0000 74070000 		.4byte	0x774
 211 0004 0400     		.2byte	0x4
 212 0006 00000000 		.4byte	.Ldebug_abbrev0
 213 000a 04       		.byte	0x4
 214 000b 01       		.uleb128 0x1
 215 000c C2020000 		.4byte	.LASF82
 216 0010 01       		.byte	0x1
 217 0011 0E040000 		.4byte	.LASF83
 218 0015 21010000 		.4byte	.LASF84
 219 0019 00000000 		.4byte	.Ldebug_ranges0+0
 220 001d 00000000 		.4byte	0
 221 0021 00000000 		.4byte	.Ldebug_line0
 222 0025 02       		.uleb128 0x2
 223 0026 01       		.byte	0x1
 224 0027 06       		.byte	0x6
 225 0028 18020000 		.4byte	.LASF0
 226 002c 03       		.uleb128 0x3
 227 002d AA010000 		.4byte	.LASF3
 228 0031 03       		.byte	0x3
 229 0032 1D       		.byte	0x1d
 230 0033 37000000 		.4byte	0x37
 231 0037 02       		.uleb128 0x2
 232 0038 01       		.byte	0x1
 233 0039 08       		.byte	0x8
 234 003a D2010000 		.4byte	.LASF1
 235 003e 02       		.uleb128 0x2
 236 003f 02       		.byte	0x2
 237 0040 05       		.byte	0x5
 238 0041 5A000000 		.4byte	.LASF2
 239 0045 03       		.uleb128 0x3
 240 0046 A7000000 		.4byte	.LASF4
 241 004a 03       		.byte	0x3
 242 004b 2B       		.byte	0x2b
 243 004c 50000000 		.4byte	0x50
 244 0050 02       		.uleb128 0x2
 245 0051 02       		.byte	0x2
 246 0052 07       		.byte	0x7
 247 0053 9A020000 		.4byte	.LASF5
 248 0057 03       		.uleb128 0x3
 249 0058 17040000 		.4byte	.LASF6
 250 005c 03       		.byte	0x3
 251 005d 3F       		.byte	0x3f
 252 005e 62000000 		.4byte	0x62
 253 0062 02       		.uleb128 0x2
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 38


 254 0063 04       		.byte	0x4
 255 0064 05       		.byte	0x5
 256 0065 A1010000 		.4byte	.LASF7
 257 0069 03       		.uleb128 0x3
 258 006a EF030000 		.4byte	.LASF8
 259 006e 03       		.byte	0x3
 260 006f 41       		.byte	0x41
 261 0070 74000000 		.4byte	0x74
 262 0074 02       		.uleb128 0x2
 263 0075 04       		.byte	0x4
 264 0076 07       		.byte	0x7
 265 0077 C7030000 		.4byte	.LASF9
 266 007b 02       		.uleb128 0x2
 267 007c 08       		.byte	0x8
 268 007d 05       		.byte	0x5
 269 007e 7D010000 		.4byte	.LASF10
 270 0082 02       		.uleb128 0x2
 271 0083 08       		.byte	0x8
 272 0084 07       		.byte	0x7
 273 0085 2C020000 		.4byte	.LASF11
 274 0089 04       		.uleb128 0x4
 275 008a 04       		.byte	0x4
 276 008b 05       		.byte	0x5
 277 008c 696E7400 		.ascii	"int\000"
 278 0090 02       		.uleb128 0x2
 279 0091 04       		.byte	0x4
 280 0092 07       		.byte	0x7
 281 0093 52020000 		.4byte	.LASF12
 282 0097 03       		.uleb128 0x3
 283 0098 DC000000 		.4byte	.LASF13
 284 009c 04       		.byte	0x4
 285 009d 15       		.byte	0x15
 286 009e 2C000000 		.4byte	0x2c
 287 00a2 03       		.uleb128 0x3
 288 00a3 5F020000 		.4byte	.LASF14
 289 00a7 04       		.byte	0x4
 290 00a8 21       		.byte	0x21
 291 00a9 45000000 		.4byte	0x45
 292 00ad 03       		.uleb128 0x3
 293 00ae 24020000 		.4byte	.LASF15
 294 00b2 04       		.byte	0x4
 295 00b3 2C       		.byte	0x2c
 296 00b4 57000000 		.4byte	0x57
 297 00b8 03       		.uleb128 0x3
 298 00b9 49020000 		.4byte	.LASF16
 299 00bd 04       		.byte	0x4
 300 00be 2D       		.byte	0x2d
 301 00bf 69000000 		.4byte	0x69
 302 00c3 05       		.uleb128 0x5
 303 00c4 EA000000 		.4byte	.LASF17
 304 00c8 05       		.byte	0x5
 305 00c9 3801     		.2byte	0x138
 306 00cb 37000000 		.4byte	0x37
 307 00cf 05       		.uleb128 0x5
 308 00d0 CC000000 		.4byte	.LASF18
 309 00d4 05       		.byte	0x5
 310 00d5 3901     		.2byte	0x139
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 39


 311 00d7 50000000 		.4byte	0x50
 312 00db 05       		.uleb128 0x5
 313 00dc E4000000 		.4byte	.LASF19
 314 00e0 05       		.byte	0x5
 315 00e1 3C01     		.2byte	0x13c
 316 00e3 3E000000 		.4byte	0x3e
 317 00e7 02       		.uleb128 0x2
 318 00e8 04       		.byte	0x4
 319 00e9 04       		.byte	0x4
 320 00ea 69010000 		.4byte	.LASF20
 321 00ee 02       		.uleb128 0x2
 322 00ef 08       		.byte	0x8
 323 00f0 04       		.byte	0x4
 324 00f1 2B040000 		.4byte	.LASF21
 325 00f5 02       		.uleb128 0x2
 326 00f6 01       		.byte	0x1
 327 00f7 08       		.byte	0x8
 328 00f8 42000000 		.4byte	.LASF22
 329 00fc 05       		.uleb128 0x5
 330 00fd F2010000 		.4byte	.LASF23
 331 0101 05       		.byte	0x5
 332 0102 F401     		.2byte	0x1f4
 333 0104 08010000 		.4byte	0x108
 334 0108 06       		.uleb128 0x6
 335 0109 04       		.byte	0x4
 336 010a 0E010000 		.4byte	0x10e
 337 010e 07       		.uleb128 0x7
 338 010f 02       		.uleb128 0x2
 339 0110 04       		.byte	0x4
 340 0111 07       		.byte	0x7
 341 0112 64000000 		.4byte	.LASF24
 342 0116 06       		.uleb128 0x6
 343 0117 04       		.byte	0x4
 344 0118 F5000000 		.4byte	0xf5
 345 011c 06       		.uleb128 0x6
 346 011d 04       		.byte	0x4
 347 011e 22010000 		.4byte	0x122
 348 0122 08       		.uleb128 0x8
 349 0123 F5000000 		.4byte	0xf5
 350 0127 09       		.uleb128 0x9
 351 0128 45040000 		.4byte	.LASF69
 352 012c 01       		.byte	0x1
 353 012d 06       		.byte	0x6
 354 012e 19       		.byte	0x19
 355 012f 6A010000 		.4byte	0x16a
 356 0133 0A       		.uleb128 0xa
 357 0134 FA030000 		.4byte	.LASF25
 358 0138 72       		.sleb128 -14
 359 0139 0A       		.uleb128 0xa
 360 013a 87000000 		.4byte	.LASF26
 361 013e 73       		.sleb128 -13
 362 013f 0A       		.uleb128 0xa
 363 0140 D9030000 		.4byte	.LASF27
 364 0144 74       		.sleb128 -12
 365 0145 0A       		.uleb128 0xa
 366 0146 6E020000 		.4byte	.LASF28
 367 014a 75       		.sleb128 -11
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 40


 368 014b 0A       		.uleb128 0xa
 369 014c F0000000 		.4byte	.LASF29
 370 0150 76       		.sleb128 -10
 371 0151 0A       		.uleb128 0xa
 372 0152 81020000 		.4byte	.LASF30
 373 0156 7B       		.sleb128 -5
 374 0157 0A       		.uleb128 0xa
 375 0158 75000000 		.4byte	.LASF31
 376 015c 7C       		.sleb128 -4
 377 015d 0A       		.uleb128 0xa
 378 015e 95010000 		.4byte	.LASF32
 379 0162 7E       		.sleb128 -2
 380 0163 0A       		.uleb128 0xa
 381 0164 4D000000 		.4byte	.LASF33
 382 0168 7F       		.sleb128 -1
 383 0169 00       		.byte	0
 384 016a 03       		.uleb128 0x3
 385 016b FF010000 		.4byte	.LASF34
 386 016f 06       		.byte	0x6
 387 0170 27       		.byte	0x27
 388 0171 27010000 		.4byte	0x127
 389 0175 0B       		.uleb128 0xb
 390 0176 040E     		.2byte	0xe04
 391 0178 02       		.byte	0x2
 392 0179 6301     		.2byte	0x163
 393 017b 31020000 		.4byte	0x231
 394 017f 0C       		.uleb128 0xc
 395 0180 9A030000 		.4byte	.LASF35
 396 0184 02       		.byte	0x2
 397 0185 6501     		.2byte	0x165
 398 0187 41020000 		.4byte	0x241
 399 018b 00       		.byte	0
 400 018c 0C       		.uleb128 0xc
 401 018d C2000000 		.4byte	.LASF36
 402 0191 02       		.byte	0x2
 403 0192 6601     		.2byte	0x166
 404 0194 46020000 		.4byte	0x246
 405 0198 20       		.byte	0x20
 406 0199 0C       		.uleb128 0xc
 407 019a 90030000 		.4byte	.LASF37
 408 019e 02       		.byte	0x2
 409 019f 6701     		.2byte	0x167
 410 01a1 56020000 		.4byte	0x256
 411 01a5 80       		.byte	0x80
 412 01a6 0C       		.uleb128 0xc
 413 01a7 74010000 		.4byte	.LASF38
 414 01ab 02       		.byte	0x2
 415 01ac 6801     		.2byte	0x168
 416 01ae 46020000 		.4byte	0x246
 417 01b2 A0       		.byte	0xa0
 418 01b3 0D       		.uleb128 0xd
 419 01b4 7C030000 		.4byte	.LASF39
 420 01b8 02       		.byte	0x2
 421 01b9 6901     		.2byte	0x169
 422 01bb 5B020000 		.4byte	0x25b
 423 01bf 0001     		.2byte	0x100
 424 01c1 0D       		.uleb128 0xd
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 41


 425 01c2 9F030000 		.4byte	.LASF40
 426 01c6 02       		.byte	0x2
 427 01c7 6A01     		.2byte	0x16a
 428 01c9 46020000 		.4byte	0x246
 429 01cd 2001     		.2byte	0x120
 430 01cf 0D       		.uleb128 0xd
 431 01d0 13020000 		.4byte	.LASF41
 432 01d4 02       		.byte	0x2
 433 01d5 6B01     		.2byte	0x16b
 434 01d7 60020000 		.4byte	0x260
 435 01db 8001     		.2byte	0x180
 436 01dd 0D       		.uleb128 0xd
 437 01de A9030000 		.4byte	.LASF42
 438 01e2 02       		.byte	0x2
 439 01e3 6C01     		.2byte	0x16c
 440 01e5 46020000 		.4byte	0x246
 441 01e9 A001     		.2byte	0x1a0
 442 01eb 0D       		.uleb128 0xd
 443 01ec 0F000000 		.4byte	.LASF43
 444 01f0 02       		.byte	0x2
 445 01f1 6D01     		.2byte	0x16d
 446 01f3 65020000 		.4byte	0x265
 447 01f7 0002     		.2byte	0x200
 448 01f9 0D       		.uleb128 0xd
 449 01fa B3030000 		.4byte	.LASF44
 450 01fe 02       		.byte	0x2
 451 01ff 6E01     		.2byte	0x16e
 452 0201 6A020000 		.4byte	0x26a
 453 0205 2002     		.2byte	0x220
 454 0207 0E       		.uleb128 0xe
 455 0208 495000   		.ascii	"IP\000"
 456 020b 02       		.byte	0x2
 457 020c 6F01     		.2byte	0x16f
 458 020e 8A020000 		.4byte	0x28a
 459 0212 0003     		.2byte	0x300
 460 0214 0D       		.uleb128 0xd
 461 0215 BD030000 		.4byte	.LASF45
 462 0219 02       		.byte	0x2
 463 021a 7001     		.2byte	0x170
 464 021c 8F020000 		.4byte	0x28f
 465 0220 F003     		.2byte	0x3f0
 466 0222 0D       		.uleb128 0xd
 467 0223 86030000 		.4byte	.LASF46
 468 0227 02       		.byte	0x2
 469 0228 7101     		.2byte	0x171
 470 022a A0020000 		.4byte	0x2a0
 471 022e 000E     		.2byte	0xe00
 472 0230 00       		.byte	0
 473 0231 0F       		.uleb128 0xf
 474 0232 B8000000 		.4byte	0xb8
 475 0236 41020000 		.4byte	0x241
 476 023a 10       		.uleb128 0x10
 477 023b 0F010000 		.4byte	0x10f
 478 023f 07       		.byte	0x7
 479 0240 00       		.byte	0
 480 0241 11       		.uleb128 0x11
 481 0242 31020000 		.4byte	0x231
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 42


 482 0246 0F       		.uleb128 0xf
 483 0247 B8000000 		.4byte	0xb8
 484 024b 56020000 		.4byte	0x256
 485 024f 10       		.uleb128 0x10
 486 0250 0F010000 		.4byte	0x10f
 487 0254 17       		.byte	0x17
 488 0255 00       		.byte	0
 489 0256 11       		.uleb128 0x11
 490 0257 31020000 		.4byte	0x231
 491 025b 11       		.uleb128 0x11
 492 025c 31020000 		.4byte	0x231
 493 0260 11       		.uleb128 0x11
 494 0261 31020000 		.4byte	0x231
 495 0265 11       		.uleb128 0x11
 496 0266 31020000 		.4byte	0x231
 497 026a 0F       		.uleb128 0xf
 498 026b B8000000 		.4byte	0xb8
 499 026f 7A020000 		.4byte	0x27a
 500 0273 10       		.uleb128 0x10
 501 0274 0F010000 		.4byte	0x10f
 502 0278 37       		.byte	0x37
 503 0279 00       		.byte	0
 504 027a 0F       		.uleb128 0xf
 505 027b 97000000 		.4byte	0x97
 506 027f 8A020000 		.4byte	0x28a
 507 0283 10       		.uleb128 0x10
 508 0284 0F010000 		.4byte	0x10f
 509 0288 EF       		.byte	0xef
 510 0289 00       		.byte	0
 511 028a 11       		.uleb128 0x11
 512 028b 7A020000 		.4byte	0x27a
 513 028f 0F       		.uleb128 0xf
 514 0290 B8000000 		.4byte	0xb8
 515 0294 A0020000 		.4byte	0x2a0
 516 0298 12       		.uleb128 0x12
 517 0299 0F010000 		.4byte	0x10f
 518 029d 8302     		.2byte	0x283
 519 029f 00       		.byte	0
 520 02a0 11       		.uleb128 0x11
 521 02a1 B8000000 		.4byte	0xb8
 522 02a5 05       		.uleb128 0x5
 523 02a6 09020000 		.4byte	.LASF47
 524 02aa 02       		.byte	0x2
 525 02ab 7201     		.2byte	0x172
 526 02ad 75010000 		.4byte	0x175
 527 02b1 13       		.uleb128 0x13
 528 02b2 8C       		.byte	0x8c
 529 02b3 02       		.byte	0x2
 530 02b4 8301     		.2byte	0x183
 531 02b6 CC030000 		.4byte	0x3cc
 532 02ba 0C       		.uleb128 0xc
 533 02bb B7000000 		.4byte	.LASF48
 534 02bf 02       		.byte	0x2
 535 02c0 8501     		.2byte	0x185
 536 02c2 CC030000 		.4byte	0x3cc
 537 02c6 00       		.byte	0
 538 02c7 0C       		.uleb128 0xc
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 43


 539 02c8 6F010000 		.4byte	.LASF49
 540 02cc 02       		.byte	0x2
 541 02cd 8601     		.2byte	0x186
 542 02cf A0020000 		.4byte	0x2a0
 543 02d3 04       		.byte	0x4
 544 02d4 0C       		.uleb128 0xc
 545 02d5 8B010000 		.4byte	.LASF50
 546 02d9 02       		.byte	0x2
 547 02da 8701     		.2byte	0x187
 548 02dc A0020000 		.4byte	0x2a0
 549 02e0 08       		.byte	0x8
 550 02e1 0C       		.uleb128 0xc
 551 02e2 EC010000 		.4byte	.LASF51
 552 02e6 02       		.byte	0x2
 553 02e7 8801     		.2byte	0x188
 554 02e9 A0020000 		.4byte	0x2a0
 555 02ed 0C       		.byte	0xc
 556 02ee 14       		.uleb128 0x14
 557 02ef 53435200 		.ascii	"SCR\000"
 558 02f3 02       		.byte	0x2
 559 02f4 8901     		.2byte	0x189
 560 02f6 A0020000 		.4byte	0x2a0
 561 02fa 10       		.byte	0x10
 562 02fb 14       		.uleb128 0x14
 563 02fc 43435200 		.ascii	"CCR\000"
 564 0300 02       		.byte	0x2
 565 0301 8A01     		.2byte	0x18a
 566 0303 A0020000 		.4byte	0x2a0
 567 0307 14       		.byte	0x14
 568 0308 14       		.uleb128 0x14
 569 0309 53485000 		.ascii	"SHP\000"
 570 030d 02       		.byte	0x2
 571 030e 8B01     		.2byte	0x18b
 572 0310 E1030000 		.4byte	0x3e1
 573 0314 18       		.byte	0x18
 574 0315 0C       		.uleb128 0xc
 575 0316 68020000 		.4byte	.LASF52
 576 031a 02       		.byte	0x2
 577 031b 8C01     		.2byte	0x18c
 578 031d A0020000 		.4byte	0x2a0
 579 0321 24       		.byte	0x24
 580 0322 0C       		.uleb128 0xc
 581 0323 B4010000 		.4byte	.LASF53
 582 0327 02       		.byte	0x2
 583 0328 8D01     		.2byte	0x18d
 584 032a A0020000 		.4byte	0x2a0
 585 032e 28       		.byte	0x28
 586 032f 0C       		.uleb128 0xc
 587 0330 8B030000 		.4byte	.LASF54
 588 0334 02       		.byte	0x2
 589 0335 8E01     		.2byte	0x18e
 590 0337 A0020000 		.4byte	0x2a0
 591 033b 2C       		.byte	0x2c
 592 033c 0C       		.uleb128 0xc
 593 033d 81030000 		.4byte	.LASF55
 594 0341 02       		.byte	0x2
 595 0342 8F01     		.2byte	0x18f
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 44


 596 0344 A0020000 		.4byte	0x2a0
 597 0348 30       		.byte	0x30
 598 0349 0C       		.uleb128 0xc
 599 034a 47000000 		.4byte	.LASF56
 600 034e 02       		.byte	0x2
 601 034f 9001     		.2byte	0x190
 602 0351 A0020000 		.4byte	0x2a0
 603 0355 34       		.byte	0x34
 604 0356 0C       		.uleb128 0xc
 605 0357 90010000 		.4byte	.LASF57
 606 035b 02       		.byte	0x2
 607 035c 9101     		.2byte	0x191
 608 035e A0020000 		.4byte	0x2a0
 609 0362 38       		.byte	0x38
 610 0363 0C       		.uleb128 0xc
 611 0364 26040000 		.4byte	.LASF58
 612 0368 02       		.byte	0x2
 613 0369 9201     		.2byte	0x192
 614 036b A0020000 		.4byte	0x2a0
 615 036f 3C       		.byte	0x3c
 616 0370 14       		.uleb128 0x14
 617 0371 50465200 		.ascii	"PFR\000"
 618 0375 02       		.byte	0x2
 619 0376 9301     		.2byte	0x193
 620 0378 F6030000 		.4byte	0x3f6
 621 037c 40       		.byte	0x40
 622 037d 14       		.uleb128 0x14
 623 037e 44465200 		.ascii	"DFR\000"
 624 0382 02       		.byte	0x2
 625 0383 9401     		.2byte	0x194
 626 0385 CC030000 		.4byte	0x3cc
 627 0389 48       		.byte	0x48
 628 038a 14       		.uleb128 0x14
 629 038b 41445200 		.ascii	"ADR\000"
 630 038f 02       		.byte	0x2
 631 0390 9501     		.2byte	0x195
 632 0392 CC030000 		.4byte	0x3cc
 633 0396 4C       		.byte	0x4c
 634 0397 0C       		.uleb128 0xc
 635 0398 95030000 		.4byte	.LASF59
 636 039c 02       		.byte	0x2
 637 039d 9601     		.2byte	0x196
 638 039f 10040000 		.4byte	0x410
 639 03a3 50       		.byte	0x50
 640 03a4 0C       		.uleb128 0xc
 641 03a5 77030000 		.4byte	.LASF60
 642 03a9 02       		.byte	0x2
 643 03aa 9701     		.2byte	0x197
 644 03ac 2A040000 		.4byte	0x42a
 645 03b0 60       		.byte	0x60
 646 03b1 0C       		.uleb128 0xc
 647 03b2 C2000000 		.4byte	.LASF36
 648 03b6 02       		.byte	0x2
 649 03b7 9801     		.2byte	0x198
 650 03b9 1A040000 		.4byte	0x41a
 651 03bd 74       		.byte	0x74
 652 03be 0C       		.uleb128 0xc
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 45


 653 03bf 3F040000 		.4byte	.LASF61
 654 03c3 02       		.byte	0x2
 655 03c4 9901     		.2byte	0x199
 656 03c6 A0020000 		.4byte	0x2a0
 657 03ca 88       		.byte	0x88
 658 03cb 00       		.byte	0
 659 03cc 08       		.uleb128 0x8
 660 03cd A0020000 		.4byte	0x2a0
 661 03d1 0F       		.uleb128 0xf
 662 03d2 97000000 		.4byte	0x97
 663 03d6 E1030000 		.4byte	0x3e1
 664 03da 10       		.uleb128 0x10
 665 03db 0F010000 		.4byte	0x10f
 666 03df 0B       		.byte	0xb
 667 03e0 00       		.byte	0
 668 03e1 11       		.uleb128 0x11
 669 03e2 D1030000 		.4byte	0x3d1
 670 03e6 0F       		.uleb128 0xf
 671 03e7 B8000000 		.4byte	0xb8
 672 03eb F6030000 		.4byte	0x3f6
 673 03ef 10       		.uleb128 0x10
 674 03f0 0F010000 		.4byte	0x10f
 675 03f4 01       		.byte	0x1
 676 03f5 00       		.byte	0
 677 03f6 08       		.uleb128 0x8
 678 03f7 FB030000 		.4byte	0x3fb
 679 03fb 11       		.uleb128 0x11
 680 03fc E6030000 		.4byte	0x3e6
 681 0400 0F       		.uleb128 0xf
 682 0401 B8000000 		.4byte	0xb8
 683 0405 10040000 		.4byte	0x410
 684 0409 10       		.uleb128 0x10
 685 040a 0F010000 		.4byte	0x10f
 686 040e 03       		.byte	0x3
 687 040f 00       		.byte	0
 688 0410 08       		.uleb128 0x8
 689 0411 15040000 		.4byte	0x415
 690 0415 11       		.uleb128 0x11
 691 0416 00040000 		.4byte	0x400
 692 041a 0F       		.uleb128 0xf
 693 041b B8000000 		.4byte	0xb8
 694 041f 2A040000 		.4byte	0x42a
 695 0423 10       		.uleb128 0x10
 696 0424 0F010000 		.4byte	0x10f
 697 0428 04       		.byte	0x4
 698 0429 00       		.byte	0
 699 042a 08       		.uleb128 0x8
 700 042b 2F040000 		.4byte	0x42f
 701 042f 11       		.uleb128 0x11
 702 0430 1A040000 		.4byte	0x41a
 703 0434 05       		.uleb128 0x5
 704 0435 00000000 		.4byte	.LASF62
 705 0439 02       		.byte	0x2
 706 043a 9A01     		.2byte	0x19a
 707 043c B1020000 		.4byte	0x2b1
 708 0440 13       		.uleb128 0x13
 709 0441 10       		.byte	0x10
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 46


 710 0442 02       		.byte	0x2
 711 0443 8902     		.2byte	0x289
 712 0445 7E040000 		.4byte	0x47e
 713 0449 0C       		.uleb128 0xc
 714 044a BD000000 		.4byte	.LASF63
 715 044e 02       		.byte	0x2
 716 044f 8B02     		.2byte	0x28b
 717 0451 A0020000 		.4byte	0x2a0
 718 0455 00       		.byte	0
 719 0456 0C       		.uleb128 0xc
 720 0457 21040000 		.4byte	.LASF64
 721 045b 02       		.byte	0x2
 722 045c 8C02     		.2byte	0x28c
 723 045e A0020000 		.4byte	0x2a0
 724 0462 04       		.byte	0x4
 725 0463 14       		.uleb128 0x14
 726 0464 56414C00 		.ascii	"VAL\000"
 727 0468 02       		.byte	0x2
 728 0469 8D02     		.2byte	0x28d
 729 046b A0020000 		.4byte	0x2a0
 730 046f 08       		.byte	0x8
 731 0470 0C       		.uleb128 0xc
 732 0471 43020000 		.4byte	.LASF65
 733 0475 02       		.byte	0x2
 734 0476 8E02     		.2byte	0x28e
 735 0478 CC030000 		.4byte	0x3cc
 736 047c 0C       		.byte	0xc
 737 047d 00       		.byte	0
 738 047e 05       		.uleb128 0x5
 739 047f 8D020000 		.4byte	.LASF66
 740 0483 02       		.byte	0x2
 741 0484 8F02     		.2byte	0x28f
 742 0486 40040000 		.4byte	0x440
 743 048a 15       		.uleb128 0x15
 744 048b D3000000 		.4byte	.LASF67
 745 048f 08       		.byte	0x8
 746 0490 07       		.byte	0x7
 747 0491 10       		.byte	0x10
 748 0492 C3040000 		.4byte	0x4c3
 749 0496 16       		.uleb128 0x16
 750 0497 6C6C00   		.ascii	"ll\000"
 751 049a 07       		.byte	0x7
 752 049b 11       		.byte	0x11
 753 049c A2000000 		.4byte	0xa2
 754 04a0 00       		.byte	0
 755 04a1 16       		.uleb128 0x16
 756 04a2 6C7200   		.ascii	"lr\000"
 757 04a5 07       		.byte	0x7
 758 04a6 13       		.byte	0x13
 759 04a7 A2000000 		.4byte	0xa2
 760 04ab 02       		.byte	0x2
 761 04ac 16       		.uleb128 0x16
 762 04ad 726C00   		.ascii	"rl\000"
 763 04b0 07       		.byte	0x7
 764 04b1 14       		.byte	0x14
 765 04b2 A2000000 		.4byte	0xa2
 766 04b6 04       		.byte	0x4
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 47


 767 04b7 16       		.uleb128 0x16
 768 04b8 727200   		.ascii	"rr\000"
 769 04bb 07       		.byte	0x7
 770 04bc 16       		.byte	0x16
 771 04bd A2000000 		.4byte	0xa2
 772 04c1 06       		.byte	0x6
 773 04c2 00       		.byte	0
 774 04c3 15       		.uleb128 0x15
 775 04c4 23000000 		.4byte	.LASF68
 776 04c8 08       		.byte	0x8
 777 04c9 07       		.byte	0x7
 778 04ca 19       		.byte	0x19
 779 04cb FC040000 		.4byte	0x4fc
 780 04cf 16       		.uleb128 0x16
 781 04d0 6C6C00   		.ascii	"ll\000"
 782 04d3 07       		.byte	0x7
 783 04d4 1A       		.byte	0x1a
 784 04d5 A2000000 		.4byte	0xa2
 785 04d9 00       		.byte	0
 786 04da 16       		.uleb128 0x16
 787 04db 6C7200   		.ascii	"lr\000"
 788 04de 07       		.byte	0x7
 789 04df 1C       		.byte	0x1c
 790 04e0 A2000000 		.4byte	0xa2
 791 04e4 02       		.byte	0x2
 792 04e5 16       		.uleb128 0x16
 793 04e6 726C00   		.ascii	"rl\000"
 794 04e9 07       		.byte	0x7
 795 04ea 1D       		.byte	0x1d
 796 04eb A2000000 		.4byte	0xa2
 797 04ef 04       		.byte	0x4
 798 04f0 16       		.uleb128 0x16
 799 04f1 727200   		.ascii	"rr\000"
 800 04f4 07       		.byte	0x7
 801 04f5 1F       		.byte	0x1f
 802 04f6 A2000000 		.4byte	0xa2
 803 04fa 06       		.byte	0x6
 804 04fb 00       		.byte	0
 805 04fc 17       		.uleb128 0x17
 806 04fd 50030000 		.4byte	.LASF85
 807 0501 02       		.byte	0x2
 808 0502 B805     		.2byte	0x5b8
 809 0504 03       		.byte	0x3
 810 0505 22050000 		.4byte	0x522
 811 0509 18       		.uleb128 0x18
 812 050a 45040000 		.4byte	.LASF69
 813 050e 02       		.byte	0x2
 814 050f B805     		.2byte	0x5b8
 815 0511 6A010000 		.4byte	0x16a
 816 0515 18       		.uleb128 0x18
 817 0516 39000000 		.4byte	.LASF70
 818 051a 02       		.byte	0x2
 819 051b B805     		.2byte	0x5b8
 820 051d B8000000 		.4byte	0xb8
 821 0521 00       		.byte	0
 822 0522 19       		.uleb128 0x19
 823 0523 12010000 		.4byte	.LASF86
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 48


 824 0527 02       		.byte	0x2
 825 0528 3B06     		.2byte	0x63b
 826 052a B8000000 		.4byte	0xb8
 827 052e 03       		.byte	0x3
 828 052f 40050000 		.4byte	0x540
 829 0533 18       		.uleb128 0x18
 830 0534 09000000 		.4byte	.LASF71
 831 0538 02       		.byte	0x2
 832 0539 3B06     		.2byte	0x63b
 833 053b B8000000 		.4byte	0xb8
 834 053f 00       		.byte	0
 835 0540 1A       		.uleb128 0x1a
 836 0541 96000000 		.4byte	.LASF87
 837 0545 01       		.byte	0x1
 838 0546 18       		.byte	0x18
 839 0547 89000000 		.4byte	0x89
 840 054b 00000000 		.4byte	.LFB63
 841 054f 68000000 		.4byte	.LFE63-.LFB63
 842 0553 01       		.uleb128 0x1
 843 0554 9C       		.byte	0x9c
 844 0555 26060000 		.4byte	0x626
 845 0559 1B       		.uleb128 0x1b
 846 055a 22050000 		.4byte	0x522
 847 055e 38000000 		.4byte	.LBB8
 848 0562 30000000 		.4byte	.LBE8-.LBB8
 849 0566 01       		.byte	0x1
 850 0567 2E       		.byte	0x2e
 851 0568 90050000 		.4byte	0x590
 852 056c 1C       		.uleb128 0x1c
 853 056d 33050000 		.4byte	0x533
 854 0571 F0       		.byte	0xf0
 855 0572 1D       		.uleb128 0x1d
 856 0573 FC040000 		.4byte	0x4fc
 857 0577 3E000000 		.4byte	.LBB10
 858 057b 08000000 		.4byte	.LBE10-.LBB10
 859 057f 02       		.byte	0x2
 860 0580 4006     		.2byte	0x640
 861 0582 1C       		.uleb128 0x1c
 862 0583 15050000 		.4byte	0x515
 863 0587 07       		.byte	0x7
 864 0588 1E       		.uleb128 0x1e
 865 0589 09050000 		.4byte	0x509
 866 058d 7F       		.sleb128 -1
 867 058e 00       		.byte	0
 868 058f 00       		.byte	0
 869 0590 1F       		.uleb128 0x1f
 870 0591 08000000 		.4byte	.LVL0
 871 0595 01070000 		.4byte	0x701
 872 0599 20       		.uleb128 0x20
 873 059a 0E000000 		.4byte	.LVL1
 874 059e 08070000 		.4byte	0x708
 875 05a2 B0050000 		.4byte	0x5b0
 876 05a6 21       		.uleb128 0x21
 877 05a7 01       		.uleb128 0x1
 878 05a8 50       		.byte	0x50
 879 05a9 05       		.uleb128 0x5
 880 05aa 03       		.byte	0x3
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 49


 881 05ab 00000000 		.4byte	.LC0
 882 05af 00       		.byte	0
 883 05b0 1F       		.uleb128 0x1f
 884 05b1 14000000 		.4byte	.LVL2
 885 05b5 21070000 		.4byte	0x721
 886 05b9 1F       		.uleb128 0x1f
 887 05ba 18000000 		.4byte	.LVL3
 888 05be 32070000 		.4byte	0x732
 889 05c2 20       		.uleb128 0x20
 890 05c3 1E000000 		.4byte	.LVL4
 891 05c7 3F070000 		.4byte	0x73f
 892 05cb D5050000 		.4byte	0x5d5
 893 05cf 21       		.uleb128 0x21
 894 05d0 01       		.uleb128 0x1
 895 05d1 50       		.byte	0x50
 896 05d2 01       		.uleb128 0x1
 897 05d3 31       		.byte	0x31
 898 05d4 00       		.byte	0
 899 05d5 20       		.uleb128 0x20
 900 05d6 24000000 		.4byte	.LVL5
 901 05da 08070000 		.4byte	0x708
 902 05de EC050000 		.4byte	0x5ec
 903 05e2 21       		.uleb128 0x21
 904 05e3 01       		.uleb128 0x1
 905 05e4 50       		.byte	0x50
 906 05e5 05       		.uleb128 0x5
 907 05e6 03       		.byte	0x3
 908 05e7 08000000 		.4byte	.LC1
 909 05eb 00       		.byte	0
 910 05ec 20       		.uleb128 0x20
 911 05ed 2A000000 		.4byte	.LVL6
 912 05f1 3F070000 		.4byte	0x73f
 913 05f5 FF050000 		.4byte	0x5ff
 914 05f9 21       		.uleb128 0x21
 915 05fa 01       		.uleb128 0x1
 916 05fb 50       		.byte	0x50
 917 05fc 01       		.uleb128 0x1
 918 05fd 30       		.byte	0x30
 919 05fe 00       		.byte	0
 920 05ff 20       		.uleb128 0x20
 921 0600 30000000 		.4byte	.LVL7
 922 0604 08070000 		.4byte	0x708
 923 0608 16060000 		.4byte	0x616
 924 060c 21       		.uleb128 0x21
 925 060d 01       		.uleb128 0x1
 926 060e 50       		.byte	0x50
 927 060f 05       		.uleb128 0x5
 928 0610 03       		.byte	0x3
 929 0611 0C000000 		.4byte	.LC2
 930 0615 00       		.byte	0
 931 0616 22       		.uleb128 0x22
 932 0617 38000000 		.4byte	.LVL8
 933 061b 50070000 		.4byte	0x750
 934 061f 21       		.uleb128 0x21
 935 0620 01       		.uleb128 0x1
 936 0621 50       		.byte	0x50
 937 0622 01       		.uleb128 0x1
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 50


 938 0623 3F       		.byte	0x3f
 939 0624 00       		.byte	0
 940 0625 00       		.byte	0
 941 0626 23       		.uleb128 0x23
 942 0627 9B000000 		.4byte	.LASF72
 943 062b 01       		.byte	0x1
 944 062c D4       		.byte	0xd4
 945 062d CF000000 		.4byte	0xcf
 946 0631 00000000 		.4byte	.LFB64
 947 0635 06000000 		.4byte	.LFE64-.LFB64
 948 0639 01       		.uleb128 0x1
 949 063a 9C       		.byte	0x9c
 950 063b 67060000 		.4byte	0x667
 951 063f 24       		.uleb128 0x24
 952 0640 4C00     		.ascii	"L\000"
 953 0642 01       		.byte	0x1
 954 0643 D4       		.byte	0xd4
 955 0644 C3000000 		.4byte	0xc3
 956 0648 00000000 		.4byte	.LLST0
 957 064c 25       		.uleb128 0x25
 958 064d 4800     		.ascii	"H\000"
 959 064f 01       		.byte	0x1
 960 0650 D4       		.byte	0xd4
 961 0651 C3000000 		.4byte	0xc3
 962 0655 01       		.uleb128 0x1
 963 0656 51       		.byte	0x51
 964 0657 26       		.uleb128 0x26
 965 0658 72617700 		.ascii	"raw\000"
 966 065c 01       		.byte	0x1
 967 065d D6       		.byte	0xd6
 968 065e CF000000 		.4byte	0xcf
 969 0662 21000000 		.4byte	.LLST1
 970 0666 00       		.byte	0
 971 0667 23       		.uleb128 0x23
 972 0668 CB010000 		.4byte	.LASF73
 973 066c 01       		.byte	0x1
 974 066d F2       		.byte	0xf2
 975 066e 89000000 		.4byte	0x89
 976 0672 00000000 		.4byte	.LFB65
 977 0676 1C000000 		.4byte	.LFE65-.LFB65
 978 067a 01       		.uleb128 0x1
 979 067b 9C       		.byte	0x9c
 980 067c C4060000 		.4byte	0x6c4
 981 0680 27       		.uleb128 0x27
 982 0681 B2000000 		.4byte	.LASF74
 983 0685 01       		.byte	0x1
 984 0686 F2       		.byte	0xf2
 985 0687 89000000 		.4byte	0x89
 986 068b 3B000000 		.4byte	.LLST2
 987 068f 24       		.uleb128 0x24
 988 0690 70747200 		.ascii	"ptr\000"
 989 0694 01       		.byte	0x1
 990 0695 F2       		.byte	0xf2
 991 0696 16010000 		.4byte	0x116
 992 069a 5C000000 		.4byte	.LLST3
 993 069e 24       		.uleb128 0x24
 994 069f 6C656E00 		.ascii	"len\000"
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 51


 995 06a3 01       		.byte	0x1
 996 06a4 F2       		.byte	0xf2
 997 06a5 89000000 		.4byte	0x89
 998 06a9 85000000 		.4byte	.LLST4
 999 06ad 26       		.uleb128 0x26
 1000 06ae 6E00     		.ascii	"n\000"
 1001 06b0 01       		.byte	0x1
 1002 06b1 F5       		.byte	0xf5
 1003 06b2 89000000 		.4byte	0x89
 1004 06b6 A3000000 		.4byte	.LLST5
 1005 06ba 1F       		.uleb128 0x1f
 1006 06bb 10000000 		.4byte	.LVL16
 1007 06bf 6A070000 		.4byte	0x76a
 1008 06c3 00       		.byte	0
 1009 06c4 28       		.uleb128 0x28
 1010 06c5 32040000 		.4byte	.LASF75
 1011 06c9 02       		.byte	0x2
 1012 06ca 5506     		.2byte	0x655
 1013 06cc D0060000 		.4byte	0x6d0
 1014 06d0 11       		.uleb128 0x11
 1015 06d1 AD000000 		.4byte	0xad
 1016 06d5 29       		.uleb128 0x29
 1017 06d6 6D000000 		.4byte	.LASF76
 1018 06da 07       		.byte	0x7
 1019 06db 17       		.byte	0x17
 1020 06dc E6060000 		.4byte	0x6e6
 1021 06e0 05       		.uleb128 0x5
 1022 06e1 03       		.byte	0x3
 1023 06e2 00000000 		.4byte	sensors
 1024 06e6 11       		.uleb128 0x11
 1025 06e7 8A040000 		.4byte	0x48a
 1026 06eb 29       		.uleb128 0x29
 1027 06ec AD020000 		.4byte	.LASF77
 1028 06f0 07       		.byte	0x7
 1029 06f1 20       		.byte	0x20
 1030 06f2 FC060000 		.4byte	0x6fc
 1031 06f6 05       		.uleb128 0x5
 1032 06f7 03       		.byte	0x3
 1033 06f8 00000000 		.4byte	digital_sensor_value
 1034 06fc 11       		.uleb128 0x11
 1035 06fd C3040000 		.4byte	0x4c3
 1036 0701 2A       		.uleb128 0x2a
 1037 0702 61030000 		.4byte	.LASF88
 1038 0706 0B       		.byte	0xb
 1039 0707 54       		.byte	0x54
 1040 0708 2B       		.uleb128 0x2b
 1041 0709 14000000 		.4byte	.LASF89
 1042 070d 0C       		.byte	0xc
 1043 070e 00       		.byte	0
 1044 070f 7C020000 		.4byte	.LASF90
 1045 0713 89000000 		.4byte	0x89
 1046 0717 21070000 		.4byte	0x721
 1047 071b 2C       		.uleb128 0x2c
 1048 071c 1C010000 		.4byte	0x11c
 1049 0720 00       		.byte	0
 1050 0721 2D       		.uleb128 0x2d
 1051 0722 00010000 		.4byte	.LASF78
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 52


 1052 0726 08       		.byte	0x8
 1053 0727 18       		.byte	0x18
 1054 0728 32070000 		.4byte	0x732
 1055 072c 2C       		.uleb128 0x2c
 1056 072d FC000000 		.4byte	0xfc
 1057 0731 00       		.byte	0
 1058 0732 2E       		.uleb128 0x2e
 1059 0733 E0010000 		.4byte	.LASF80
 1060 0737 0A       		.byte	0xa
 1061 0738 13       		.byte	0x13
 1062 0739 3F070000 		.4byte	0x73f
 1063 073d 2F       		.uleb128 0x2f
 1064 073e 00       		.byte	0
 1065 073f 2D       		.uleb128 0x2d
 1066 0740 6C030000 		.4byte	.LASF79
 1067 0744 09       		.byte	0x9
 1068 0745 26       		.byte	0x26
 1069 0746 50070000 		.4byte	0x750
 1070 074a 2C       		.uleb128 0x2c
 1071 074b C3000000 		.4byte	0xc3
 1072 074f 00       		.byte	0
 1073 0750 30       		.uleb128 0x30
 1074 0751 B9010000 		.4byte	.LASF91
 1075 0755 0D       		.byte	0xd
 1076 0756 85       		.byte	0x85
 1077 0757 FC000000 		.4byte	0xfc
 1078 075b 6A070000 		.4byte	0x76a
 1079 075f 2C       		.uleb128 0x2c
 1080 0760 C3000000 		.4byte	0xc3
 1081 0764 2C       		.uleb128 0x2c
 1082 0765 FC000000 		.4byte	0xfc
 1083 0769 00       		.byte	0
 1084 076a 31       		.uleb128 0x31
 1085 076b 4A040000 		.4byte	.LASF81
 1086 076f 0B       		.byte	0xb
 1087 0770 8A       		.byte	0x8a
 1088 0771 2C       		.uleb128 0x2c
 1089 0772 C3000000 		.4byte	0xc3
 1090 0776 00       		.byte	0
 1091 0777 00       		.byte	0
 1092              		.section	.debug_abbrev,"",%progbits
 1093              	.Ldebug_abbrev0:
 1094 0000 01       		.uleb128 0x1
 1095 0001 11       		.uleb128 0x11
 1096 0002 01       		.byte	0x1
 1097 0003 25       		.uleb128 0x25
 1098 0004 0E       		.uleb128 0xe
 1099 0005 13       		.uleb128 0x13
 1100 0006 0B       		.uleb128 0xb
 1101 0007 03       		.uleb128 0x3
 1102 0008 0E       		.uleb128 0xe
 1103 0009 1B       		.uleb128 0x1b
 1104 000a 0E       		.uleb128 0xe
 1105 000b 55       		.uleb128 0x55
 1106 000c 17       		.uleb128 0x17
 1107 000d 11       		.uleb128 0x11
 1108 000e 01       		.uleb128 0x1
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 53


 1109 000f 10       		.uleb128 0x10
 1110 0010 17       		.uleb128 0x17
 1111 0011 00       		.byte	0
 1112 0012 00       		.byte	0
 1113 0013 02       		.uleb128 0x2
 1114 0014 24       		.uleb128 0x24
 1115 0015 00       		.byte	0
 1116 0016 0B       		.uleb128 0xb
 1117 0017 0B       		.uleb128 0xb
 1118 0018 3E       		.uleb128 0x3e
 1119 0019 0B       		.uleb128 0xb
 1120 001a 03       		.uleb128 0x3
 1121 001b 0E       		.uleb128 0xe
 1122 001c 00       		.byte	0
 1123 001d 00       		.byte	0
 1124 001e 03       		.uleb128 0x3
 1125 001f 16       		.uleb128 0x16
 1126 0020 00       		.byte	0
 1127 0021 03       		.uleb128 0x3
 1128 0022 0E       		.uleb128 0xe
 1129 0023 3A       		.uleb128 0x3a
 1130 0024 0B       		.uleb128 0xb
 1131 0025 3B       		.uleb128 0x3b
 1132 0026 0B       		.uleb128 0xb
 1133 0027 49       		.uleb128 0x49
 1134 0028 13       		.uleb128 0x13
 1135 0029 00       		.byte	0
 1136 002a 00       		.byte	0
 1137 002b 04       		.uleb128 0x4
 1138 002c 24       		.uleb128 0x24
 1139 002d 00       		.byte	0
 1140 002e 0B       		.uleb128 0xb
 1141 002f 0B       		.uleb128 0xb
 1142 0030 3E       		.uleb128 0x3e
 1143 0031 0B       		.uleb128 0xb
 1144 0032 03       		.uleb128 0x3
 1145 0033 08       		.uleb128 0x8
 1146 0034 00       		.byte	0
 1147 0035 00       		.byte	0
 1148 0036 05       		.uleb128 0x5
 1149 0037 16       		.uleb128 0x16
 1150 0038 00       		.byte	0
 1151 0039 03       		.uleb128 0x3
 1152 003a 0E       		.uleb128 0xe
 1153 003b 3A       		.uleb128 0x3a
 1154 003c 0B       		.uleb128 0xb
 1155 003d 3B       		.uleb128 0x3b
 1156 003e 05       		.uleb128 0x5
 1157 003f 49       		.uleb128 0x49
 1158 0040 13       		.uleb128 0x13
 1159 0041 00       		.byte	0
 1160 0042 00       		.byte	0
 1161 0043 06       		.uleb128 0x6
 1162 0044 0F       		.uleb128 0xf
 1163 0045 00       		.byte	0
 1164 0046 0B       		.uleb128 0xb
 1165 0047 0B       		.uleb128 0xb
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 54


 1166 0048 49       		.uleb128 0x49
 1167 0049 13       		.uleb128 0x13
 1168 004a 00       		.byte	0
 1169 004b 00       		.byte	0
 1170 004c 07       		.uleb128 0x7
 1171 004d 15       		.uleb128 0x15
 1172 004e 00       		.byte	0
 1173 004f 27       		.uleb128 0x27
 1174 0050 19       		.uleb128 0x19
 1175 0051 00       		.byte	0
 1176 0052 00       		.byte	0
 1177 0053 08       		.uleb128 0x8
 1178 0054 26       		.uleb128 0x26
 1179 0055 00       		.byte	0
 1180 0056 49       		.uleb128 0x49
 1181 0057 13       		.uleb128 0x13
 1182 0058 00       		.byte	0
 1183 0059 00       		.byte	0
 1184 005a 09       		.uleb128 0x9
 1185 005b 04       		.uleb128 0x4
 1186 005c 01       		.byte	0x1
 1187 005d 03       		.uleb128 0x3
 1188 005e 0E       		.uleb128 0xe
 1189 005f 0B       		.uleb128 0xb
 1190 0060 0B       		.uleb128 0xb
 1191 0061 3A       		.uleb128 0x3a
 1192 0062 0B       		.uleb128 0xb
 1193 0063 3B       		.uleb128 0x3b
 1194 0064 0B       		.uleb128 0xb
 1195 0065 01       		.uleb128 0x1
 1196 0066 13       		.uleb128 0x13
 1197 0067 00       		.byte	0
 1198 0068 00       		.byte	0
 1199 0069 0A       		.uleb128 0xa
 1200 006a 28       		.uleb128 0x28
 1201 006b 00       		.byte	0
 1202 006c 03       		.uleb128 0x3
 1203 006d 0E       		.uleb128 0xe
 1204 006e 1C       		.uleb128 0x1c
 1205 006f 0D       		.uleb128 0xd
 1206 0070 00       		.byte	0
 1207 0071 00       		.byte	0
 1208 0072 0B       		.uleb128 0xb
 1209 0073 13       		.uleb128 0x13
 1210 0074 01       		.byte	0x1
 1211 0075 0B       		.uleb128 0xb
 1212 0076 05       		.uleb128 0x5
 1213 0077 3A       		.uleb128 0x3a
 1214 0078 0B       		.uleb128 0xb
 1215 0079 3B       		.uleb128 0x3b
 1216 007a 05       		.uleb128 0x5
 1217 007b 01       		.uleb128 0x1
 1218 007c 13       		.uleb128 0x13
 1219 007d 00       		.byte	0
 1220 007e 00       		.byte	0
 1221 007f 0C       		.uleb128 0xc
 1222 0080 0D       		.uleb128 0xd
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 55


 1223 0081 00       		.byte	0
 1224 0082 03       		.uleb128 0x3
 1225 0083 0E       		.uleb128 0xe
 1226 0084 3A       		.uleb128 0x3a
 1227 0085 0B       		.uleb128 0xb
 1228 0086 3B       		.uleb128 0x3b
 1229 0087 05       		.uleb128 0x5
 1230 0088 49       		.uleb128 0x49
 1231 0089 13       		.uleb128 0x13
 1232 008a 38       		.uleb128 0x38
 1233 008b 0B       		.uleb128 0xb
 1234 008c 00       		.byte	0
 1235 008d 00       		.byte	0
 1236 008e 0D       		.uleb128 0xd
 1237 008f 0D       		.uleb128 0xd
 1238 0090 00       		.byte	0
 1239 0091 03       		.uleb128 0x3
 1240 0092 0E       		.uleb128 0xe
 1241 0093 3A       		.uleb128 0x3a
 1242 0094 0B       		.uleb128 0xb
 1243 0095 3B       		.uleb128 0x3b
 1244 0096 05       		.uleb128 0x5
 1245 0097 49       		.uleb128 0x49
 1246 0098 13       		.uleb128 0x13
 1247 0099 38       		.uleb128 0x38
 1248 009a 05       		.uleb128 0x5
 1249 009b 00       		.byte	0
 1250 009c 00       		.byte	0
 1251 009d 0E       		.uleb128 0xe
 1252 009e 0D       		.uleb128 0xd
 1253 009f 00       		.byte	0
 1254 00a0 03       		.uleb128 0x3
 1255 00a1 08       		.uleb128 0x8
 1256 00a2 3A       		.uleb128 0x3a
 1257 00a3 0B       		.uleb128 0xb
 1258 00a4 3B       		.uleb128 0x3b
 1259 00a5 05       		.uleb128 0x5
 1260 00a6 49       		.uleb128 0x49
 1261 00a7 13       		.uleb128 0x13
 1262 00a8 38       		.uleb128 0x38
 1263 00a9 05       		.uleb128 0x5
 1264 00aa 00       		.byte	0
 1265 00ab 00       		.byte	0
 1266 00ac 0F       		.uleb128 0xf
 1267 00ad 01       		.uleb128 0x1
 1268 00ae 01       		.byte	0x1
 1269 00af 49       		.uleb128 0x49
 1270 00b0 13       		.uleb128 0x13
 1271 00b1 01       		.uleb128 0x1
 1272 00b2 13       		.uleb128 0x13
 1273 00b3 00       		.byte	0
 1274 00b4 00       		.byte	0
 1275 00b5 10       		.uleb128 0x10
 1276 00b6 21       		.uleb128 0x21
 1277 00b7 00       		.byte	0
 1278 00b8 49       		.uleb128 0x49
 1279 00b9 13       		.uleb128 0x13
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 56


 1280 00ba 2F       		.uleb128 0x2f
 1281 00bb 0B       		.uleb128 0xb
 1282 00bc 00       		.byte	0
 1283 00bd 00       		.byte	0
 1284 00be 11       		.uleb128 0x11
 1285 00bf 35       		.uleb128 0x35
 1286 00c0 00       		.byte	0
 1287 00c1 49       		.uleb128 0x49
 1288 00c2 13       		.uleb128 0x13
 1289 00c3 00       		.byte	0
 1290 00c4 00       		.byte	0
 1291 00c5 12       		.uleb128 0x12
 1292 00c6 21       		.uleb128 0x21
 1293 00c7 00       		.byte	0
 1294 00c8 49       		.uleb128 0x49
 1295 00c9 13       		.uleb128 0x13
 1296 00ca 2F       		.uleb128 0x2f
 1297 00cb 05       		.uleb128 0x5
 1298 00cc 00       		.byte	0
 1299 00cd 00       		.byte	0
 1300 00ce 13       		.uleb128 0x13
 1301 00cf 13       		.uleb128 0x13
 1302 00d0 01       		.byte	0x1
 1303 00d1 0B       		.uleb128 0xb
 1304 00d2 0B       		.uleb128 0xb
 1305 00d3 3A       		.uleb128 0x3a
 1306 00d4 0B       		.uleb128 0xb
 1307 00d5 3B       		.uleb128 0x3b
 1308 00d6 05       		.uleb128 0x5
 1309 00d7 01       		.uleb128 0x1
 1310 00d8 13       		.uleb128 0x13
 1311 00d9 00       		.byte	0
 1312 00da 00       		.byte	0
 1313 00db 14       		.uleb128 0x14
 1314 00dc 0D       		.uleb128 0xd
 1315 00dd 00       		.byte	0
 1316 00de 03       		.uleb128 0x3
 1317 00df 08       		.uleb128 0x8
 1318 00e0 3A       		.uleb128 0x3a
 1319 00e1 0B       		.uleb128 0xb
 1320 00e2 3B       		.uleb128 0x3b
 1321 00e3 05       		.uleb128 0x5
 1322 00e4 49       		.uleb128 0x49
 1323 00e5 13       		.uleb128 0x13
 1324 00e6 38       		.uleb128 0x38
 1325 00e7 0B       		.uleb128 0xb
 1326 00e8 00       		.byte	0
 1327 00e9 00       		.byte	0
 1328 00ea 15       		.uleb128 0x15
 1329 00eb 13       		.uleb128 0x13
 1330 00ec 01       		.byte	0x1
 1331 00ed 03       		.uleb128 0x3
 1332 00ee 0E       		.uleb128 0xe
 1333 00ef 0B       		.uleb128 0xb
 1334 00f0 0B       		.uleb128 0xb
 1335 00f1 3A       		.uleb128 0x3a
 1336 00f2 0B       		.uleb128 0xb
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 57


 1337 00f3 3B       		.uleb128 0x3b
 1338 00f4 0B       		.uleb128 0xb
 1339 00f5 01       		.uleb128 0x1
 1340 00f6 13       		.uleb128 0x13
 1341 00f7 00       		.byte	0
 1342 00f8 00       		.byte	0
 1343 00f9 16       		.uleb128 0x16
 1344 00fa 0D       		.uleb128 0xd
 1345 00fb 00       		.byte	0
 1346 00fc 03       		.uleb128 0x3
 1347 00fd 08       		.uleb128 0x8
 1348 00fe 3A       		.uleb128 0x3a
 1349 00ff 0B       		.uleb128 0xb
 1350 0100 3B       		.uleb128 0x3b
 1351 0101 0B       		.uleb128 0xb
 1352 0102 49       		.uleb128 0x49
 1353 0103 13       		.uleb128 0x13
 1354 0104 38       		.uleb128 0x38
 1355 0105 0B       		.uleb128 0xb
 1356 0106 00       		.byte	0
 1357 0107 00       		.byte	0
 1358 0108 17       		.uleb128 0x17
 1359 0109 2E       		.uleb128 0x2e
 1360 010a 01       		.byte	0x1
 1361 010b 03       		.uleb128 0x3
 1362 010c 0E       		.uleb128 0xe
 1363 010d 3A       		.uleb128 0x3a
 1364 010e 0B       		.uleb128 0xb
 1365 010f 3B       		.uleb128 0x3b
 1366 0110 05       		.uleb128 0x5
 1367 0111 27       		.uleb128 0x27
 1368 0112 19       		.uleb128 0x19
 1369 0113 20       		.uleb128 0x20
 1370 0114 0B       		.uleb128 0xb
 1371 0115 01       		.uleb128 0x1
 1372 0116 13       		.uleb128 0x13
 1373 0117 00       		.byte	0
 1374 0118 00       		.byte	0
 1375 0119 18       		.uleb128 0x18
 1376 011a 05       		.uleb128 0x5
 1377 011b 00       		.byte	0
 1378 011c 03       		.uleb128 0x3
 1379 011d 0E       		.uleb128 0xe
 1380 011e 3A       		.uleb128 0x3a
 1381 011f 0B       		.uleb128 0xb
 1382 0120 3B       		.uleb128 0x3b
 1383 0121 05       		.uleb128 0x5
 1384 0122 49       		.uleb128 0x49
 1385 0123 13       		.uleb128 0x13
 1386 0124 00       		.byte	0
 1387 0125 00       		.byte	0
 1388 0126 19       		.uleb128 0x19
 1389 0127 2E       		.uleb128 0x2e
 1390 0128 01       		.byte	0x1
 1391 0129 03       		.uleb128 0x3
 1392 012a 0E       		.uleb128 0xe
 1393 012b 3A       		.uleb128 0x3a
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 58


 1394 012c 0B       		.uleb128 0xb
 1395 012d 3B       		.uleb128 0x3b
 1396 012e 05       		.uleb128 0x5
 1397 012f 27       		.uleb128 0x27
 1398 0130 19       		.uleb128 0x19
 1399 0131 49       		.uleb128 0x49
 1400 0132 13       		.uleb128 0x13
 1401 0133 20       		.uleb128 0x20
 1402 0134 0B       		.uleb128 0xb
 1403 0135 01       		.uleb128 0x1
 1404 0136 13       		.uleb128 0x13
 1405 0137 00       		.byte	0
 1406 0138 00       		.byte	0
 1407 0139 1A       		.uleb128 0x1a
 1408 013a 2E       		.uleb128 0x2e
 1409 013b 01       		.byte	0x1
 1410 013c 3F       		.uleb128 0x3f
 1411 013d 19       		.uleb128 0x19
 1412 013e 03       		.uleb128 0x3
 1413 013f 0E       		.uleb128 0xe
 1414 0140 3A       		.uleb128 0x3a
 1415 0141 0B       		.uleb128 0xb
 1416 0142 3B       		.uleb128 0x3b
 1417 0143 0B       		.uleb128 0xb
 1418 0144 49       		.uleb128 0x49
 1419 0145 13       		.uleb128 0x13
 1420 0146 11       		.uleb128 0x11
 1421 0147 01       		.uleb128 0x1
 1422 0148 12       		.uleb128 0x12
 1423 0149 06       		.uleb128 0x6
 1424 014a 40       		.uleb128 0x40
 1425 014b 18       		.uleb128 0x18
 1426 014c 9742     		.uleb128 0x2117
 1427 014e 19       		.uleb128 0x19
 1428 014f 01       		.uleb128 0x1
 1429 0150 13       		.uleb128 0x13
 1430 0151 00       		.byte	0
 1431 0152 00       		.byte	0
 1432 0153 1B       		.uleb128 0x1b
 1433 0154 1D       		.uleb128 0x1d
 1434 0155 01       		.byte	0x1
 1435 0156 31       		.uleb128 0x31
 1436 0157 13       		.uleb128 0x13
 1437 0158 11       		.uleb128 0x11
 1438 0159 01       		.uleb128 0x1
 1439 015a 12       		.uleb128 0x12
 1440 015b 06       		.uleb128 0x6
 1441 015c 58       		.uleb128 0x58
 1442 015d 0B       		.uleb128 0xb
 1443 015e 59       		.uleb128 0x59
 1444 015f 0B       		.uleb128 0xb
 1445 0160 01       		.uleb128 0x1
 1446 0161 13       		.uleb128 0x13
 1447 0162 00       		.byte	0
 1448 0163 00       		.byte	0
 1449 0164 1C       		.uleb128 0x1c
 1450 0165 05       		.uleb128 0x5
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 59


 1451 0166 00       		.byte	0
 1452 0167 31       		.uleb128 0x31
 1453 0168 13       		.uleb128 0x13
 1454 0169 1C       		.uleb128 0x1c
 1455 016a 0B       		.uleb128 0xb
 1456 016b 00       		.byte	0
 1457 016c 00       		.byte	0
 1458 016d 1D       		.uleb128 0x1d
 1459 016e 1D       		.uleb128 0x1d
 1460 016f 01       		.byte	0x1
 1461 0170 31       		.uleb128 0x31
 1462 0171 13       		.uleb128 0x13
 1463 0172 11       		.uleb128 0x11
 1464 0173 01       		.uleb128 0x1
 1465 0174 12       		.uleb128 0x12
 1466 0175 06       		.uleb128 0x6
 1467 0176 58       		.uleb128 0x58
 1468 0177 0B       		.uleb128 0xb
 1469 0178 59       		.uleb128 0x59
 1470 0179 05       		.uleb128 0x5
 1471 017a 00       		.byte	0
 1472 017b 00       		.byte	0
 1473 017c 1E       		.uleb128 0x1e
 1474 017d 05       		.uleb128 0x5
 1475 017e 00       		.byte	0
 1476 017f 31       		.uleb128 0x31
 1477 0180 13       		.uleb128 0x13
 1478 0181 1C       		.uleb128 0x1c
 1479 0182 0D       		.uleb128 0xd
 1480 0183 00       		.byte	0
 1481 0184 00       		.byte	0
 1482 0185 1F       		.uleb128 0x1f
 1483 0186 898201   		.uleb128 0x4109
 1484 0189 00       		.byte	0
 1485 018a 11       		.uleb128 0x11
 1486 018b 01       		.uleb128 0x1
 1487 018c 31       		.uleb128 0x31
 1488 018d 13       		.uleb128 0x13
 1489 018e 00       		.byte	0
 1490 018f 00       		.byte	0
 1491 0190 20       		.uleb128 0x20
 1492 0191 898201   		.uleb128 0x4109
 1493 0194 01       		.byte	0x1
 1494 0195 11       		.uleb128 0x11
 1495 0196 01       		.uleb128 0x1
 1496 0197 31       		.uleb128 0x31
 1497 0198 13       		.uleb128 0x13
 1498 0199 01       		.uleb128 0x1
 1499 019a 13       		.uleb128 0x13
 1500 019b 00       		.byte	0
 1501 019c 00       		.byte	0
 1502 019d 21       		.uleb128 0x21
 1503 019e 8A8201   		.uleb128 0x410a
 1504 01a1 00       		.byte	0
 1505 01a2 02       		.uleb128 0x2
 1506 01a3 18       		.uleb128 0x18
 1507 01a4 9142     		.uleb128 0x2111
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 60


 1508 01a6 18       		.uleb128 0x18
 1509 01a7 00       		.byte	0
 1510 01a8 00       		.byte	0
 1511 01a9 22       		.uleb128 0x22
 1512 01aa 898201   		.uleb128 0x4109
 1513 01ad 01       		.byte	0x1
 1514 01ae 11       		.uleb128 0x11
 1515 01af 01       		.uleb128 0x1
 1516 01b0 31       		.uleb128 0x31
 1517 01b1 13       		.uleb128 0x13
 1518 01b2 00       		.byte	0
 1519 01b3 00       		.byte	0
 1520 01b4 23       		.uleb128 0x23
 1521 01b5 2E       		.uleb128 0x2e
 1522 01b6 01       		.byte	0x1
 1523 01b7 3F       		.uleb128 0x3f
 1524 01b8 19       		.uleb128 0x19
 1525 01b9 03       		.uleb128 0x3
 1526 01ba 0E       		.uleb128 0xe
 1527 01bb 3A       		.uleb128 0x3a
 1528 01bc 0B       		.uleb128 0xb
 1529 01bd 3B       		.uleb128 0x3b
 1530 01be 0B       		.uleb128 0xb
 1531 01bf 27       		.uleb128 0x27
 1532 01c0 19       		.uleb128 0x19
 1533 01c1 49       		.uleb128 0x49
 1534 01c2 13       		.uleb128 0x13
 1535 01c3 11       		.uleb128 0x11
 1536 01c4 01       		.uleb128 0x1
 1537 01c5 12       		.uleb128 0x12
 1538 01c6 06       		.uleb128 0x6
 1539 01c7 40       		.uleb128 0x40
 1540 01c8 18       		.uleb128 0x18
 1541 01c9 9742     		.uleb128 0x2117
 1542 01cb 19       		.uleb128 0x19
 1543 01cc 01       		.uleb128 0x1
 1544 01cd 13       		.uleb128 0x13
 1545 01ce 00       		.byte	0
 1546 01cf 00       		.byte	0
 1547 01d0 24       		.uleb128 0x24
 1548 01d1 05       		.uleb128 0x5
 1549 01d2 00       		.byte	0
 1550 01d3 03       		.uleb128 0x3
 1551 01d4 08       		.uleb128 0x8
 1552 01d5 3A       		.uleb128 0x3a
 1553 01d6 0B       		.uleb128 0xb
 1554 01d7 3B       		.uleb128 0x3b
 1555 01d8 0B       		.uleb128 0xb
 1556 01d9 49       		.uleb128 0x49
 1557 01da 13       		.uleb128 0x13
 1558 01db 02       		.uleb128 0x2
 1559 01dc 17       		.uleb128 0x17
 1560 01dd 00       		.byte	0
 1561 01de 00       		.byte	0
 1562 01df 25       		.uleb128 0x25
 1563 01e0 05       		.uleb128 0x5
 1564 01e1 00       		.byte	0
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 61


 1565 01e2 03       		.uleb128 0x3
 1566 01e3 08       		.uleb128 0x8
 1567 01e4 3A       		.uleb128 0x3a
 1568 01e5 0B       		.uleb128 0xb
 1569 01e6 3B       		.uleb128 0x3b
 1570 01e7 0B       		.uleb128 0xb
 1571 01e8 49       		.uleb128 0x49
 1572 01e9 13       		.uleb128 0x13
 1573 01ea 02       		.uleb128 0x2
 1574 01eb 18       		.uleb128 0x18
 1575 01ec 00       		.byte	0
 1576 01ed 00       		.byte	0
 1577 01ee 26       		.uleb128 0x26
 1578 01ef 34       		.uleb128 0x34
 1579 01f0 00       		.byte	0
 1580 01f1 03       		.uleb128 0x3
 1581 01f2 08       		.uleb128 0x8
 1582 01f3 3A       		.uleb128 0x3a
 1583 01f4 0B       		.uleb128 0xb
 1584 01f5 3B       		.uleb128 0x3b
 1585 01f6 0B       		.uleb128 0xb
 1586 01f7 49       		.uleb128 0x49
 1587 01f8 13       		.uleb128 0x13
 1588 01f9 02       		.uleb128 0x2
 1589 01fa 17       		.uleb128 0x17
 1590 01fb 00       		.byte	0
 1591 01fc 00       		.byte	0
 1592 01fd 27       		.uleb128 0x27
 1593 01fe 05       		.uleb128 0x5
 1594 01ff 00       		.byte	0
 1595 0200 03       		.uleb128 0x3
 1596 0201 0E       		.uleb128 0xe
 1597 0202 3A       		.uleb128 0x3a
 1598 0203 0B       		.uleb128 0xb
 1599 0204 3B       		.uleb128 0x3b
 1600 0205 0B       		.uleb128 0xb
 1601 0206 49       		.uleb128 0x49
 1602 0207 13       		.uleb128 0x13
 1603 0208 02       		.uleb128 0x2
 1604 0209 17       		.uleb128 0x17
 1605 020a 00       		.byte	0
 1606 020b 00       		.byte	0
 1607 020c 28       		.uleb128 0x28
 1608 020d 34       		.uleb128 0x34
 1609 020e 00       		.byte	0
 1610 020f 03       		.uleb128 0x3
 1611 0210 0E       		.uleb128 0xe
 1612 0211 3A       		.uleb128 0x3a
 1613 0212 0B       		.uleb128 0xb
 1614 0213 3B       		.uleb128 0x3b
 1615 0214 05       		.uleb128 0x5
 1616 0215 49       		.uleb128 0x49
 1617 0216 13       		.uleb128 0x13
 1618 0217 3F       		.uleb128 0x3f
 1619 0218 19       		.uleb128 0x19
 1620 0219 3C       		.uleb128 0x3c
 1621 021a 19       		.uleb128 0x19
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 62


 1622 021b 00       		.byte	0
 1623 021c 00       		.byte	0
 1624 021d 29       		.uleb128 0x29
 1625 021e 34       		.uleb128 0x34
 1626 021f 00       		.byte	0
 1627 0220 03       		.uleb128 0x3
 1628 0221 0E       		.uleb128 0xe
 1629 0222 3A       		.uleb128 0x3a
 1630 0223 0B       		.uleb128 0xb
 1631 0224 3B       		.uleb128 0x3b
 1632 0225 0B       		.uleb128 0xb
 1633 0226 49       		.uleb128 0x49
 1634 0227 13       		.uleb128 0x13
 1635 0228 3F       		.uleb128 0x3f
 1636 0229 19       		.uleb128 0x19
 1637 022a 02       		.uleb128 0x2
 1638 022b 18       		.uleb128 0x18
 1639 022c 00       		.byte	0
 1640 022d 00       		.byte	0
 1641 022e 2A       		.uleb128 0x2a
 1642 022f 2E       		.uleb128 0x2e
 1643 0230 00       		.byte	0
 1644 0231 3F       		.uleb128 0x3f
 1645 0232 19       		.uleb128 0x19
 1646 0233 03       		.uleb128 0x3
 1647 0234 0E       		.uleb128 0xe
 1648 0235 3A       		.uleb128 0x3a
 1649 0236 0B       		.uleb128 0xb
 1650 0237 3B       		.uleb128 0x3b
 1651 0238 0B       		.uleb128 0xb
 1652 0239 27       		.uleb128 0x27
 1653 023a 19       		.uleb128 0x19
 1654 023b 3C       		.uleb128 0x3c
 1655 023c 19       		.uleb128 0x19
 1656 023d 00       		.byte	0
 1657 023e 00       		.byte	0
 1658 023f 2B       		.uleb128 0x2b
 1659 0240 2E       		.uleb128 0x2e
 1660 0241 01       		.byte	0x1
 1661 0242 3F       		.uleb128 0x3f
 1662 0243 19       		.uleb128 0x19
 1663 0244 03       		.uleb128 0x3
 1664 0245 0E       		.uleb128 0xe
 1665 0246 3A       		.uleb128 0x3a
 1666 0247 0B       		.uleb128 0xb
 1667 0248 3B       		.uleb128 0x3b
 1668 0249 0B       		.uleb128 0xb
 1669 024a 6E       		.uleb128 0x6e
 1670 024b 0E       		.uleb128 0xe
 1671 024c 27       		.uleb128 0x27
 1672 024d 19       		.uleb128 0x19
 1673 024e 49       		.uleb128 0x49
 1674 024f 13       		.uleb128 0x13
 1675 0250 3C       		.uleb128 0x3c
 1676 0251 19       		.uleb128 0x19
 1677 0252 01       		.uleb128 0x1
 1678 0253 13       		.uleb128 0x13
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 63


 1679 0254 00       		.byte	0
 1680 0255 00       		.byte	0
 1681 0256 2C       		.uleb128 0x2c
 1682 0257 05       		.uleb128 0x5
 1683 0258 00       		.byte	0
 1684 0259 49       		.uleb128 0x49
 1685 025a 13       		.uleb128 0x13
 1686 025b 00       		.byte	0
 1687 025c 00       		.byte	0
 1688 025d 2D       		.uleb128 0x2d
 1689 025e 2E       		.uleb128 0x2e
 1690 025f 01       		.byte	0x1
 1691 0260 3F       		.uleb128 0x3f
 1692 0261 19       		.uleb128 0x19
 1693 0262 03       		.uleb128 0x3
 1694 0263 0E       		.uleb128 0xe
 1695 0264 3A       		.uleb128 0x3a
 1696 0265 0B       		.uleb128 0xb
 1697 0266 3B       		.uleb128 0x3b
 1698 0267 0B       		.uleb128 0xb
 1699 0268 27       		.uleb128 0x27
 1700 0269 19       		.uleb128 0x19
 1701 026a 3C       		.uleb128 0x3c
 1702 026b 19       		.uleb128 0x19
 1703 026c 01       		.uleb128 0x1
 1704 026d 13       		.uleb128 0x13
 1705 026e 00       		.byte	0
 1706 026f 00       		.byte	0
 1707 0270 2E       		.uleb128 0x2e
 1708 0271 2E       		.uleb128 0x2e
 1709 0272 01       		.byte	0x1
 1710 0273 3F       		.uleb128 0x3f
 1711 0274 19       		.uleb128 0x19
 1712 0275 03       		.uleb128 0x3
 1713 0276 0E       		.uleb128 0xe
 1714 0277 3A       		.uleb128 0x3a
 1715 0278 0B       		.uleb128 0xb
 1716 0279 3B       		.uleb128 0x3b
 1717 027a 0B       		.uleb128 0xb
 1718 027b 3C       		.uleb128 0x3c
 1719 027c 19       		.uleb128 0x19
 1720 027d 01       		.uleb128 0x1
 1721 027e 13       		.uleb128 0x13
 1722 027f 00       		.byte	0
 1723 0280 00       		.byte	0
 1724 0281 2F       		.uleb128 0x2f
 1725 0282 18       		.uleb128 0x18
 1726 0283 00       		.byte	0
 1727 0284 00       		.byte	0
 1728 0285 00       		.byte	0
 1729 0286 30       		.uleb128 0x30
 1730 0287 2E       		.uleb128 0x2e
 1731 0288 01       		.byte	0x1
 1732 0289 3F       		.uleb128 0x3f
 1733 028a 19       		.uleb128 0x19
 1734 028b 03       		.uleb128 0x3
 1735 028c 0E       		.uleb128 0xe
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 64


 1736 028d 3A       		.uleb128 0x3a
 1737 028e 0B       		.uleb128 0xb
 1738 028f 3B       		.uleb128 0x3b
 1739 0290 0B       		.uleb128 0xb
 1740 0291 27       		.uleb128 0x27
 1741 0292 19       		.uleb128 0x19
 1742 0293 49       		.uleb128 0x49
 1743 0294 13       		.uleb128 0x13
 1744 0295 3C       		.uleb128 0x3c
 1745 0296 19       		.uleb128 0x19
 1746 0297 01       		.uleb128 0x1
 1747 0298 13       		.uleb128 0x13
 1748 0299 00       		.byte	0
 1749 029a 00       		.byte	0
 1750 029b 31       		.uleb128 0x31
 1751 029c 2E       		.uleb128 0x2e
 1752 029d 01       		.byte	0x1
 1753 029e 3F       		.uleb128 0x3f
 1754 029f 19       		.uleb128 0x19
 1755 02a0 03       		.uleb128 0x3
 1756 02a1 0E       		.uleb128 0xe
 1757 02a2 3A       		.uleb128 0x3a
 1758 02a3 0B       		.uleb128 0xb
 1759 02a4 3B       		.uleb128 0x3b
 1760 02a5 0B       		.uleb128 0xb
 1761 02a6 27       		.uleb128 0x27
 1762 02a7 19       		.uleb128 0x19
 1763 02a8 3C       		.uleb128 0x3c
 1764 02a9 19       		.uleb128 0x19
 1765 02aa 00       		.byte	0
 1766 02ab 00       		.byte	0
 1767 02ac 00       		.byte	0
 1768              		.section	.debug_loc,"",%progbits
 1769              	.Ldebug_loc0:
 1770              	.LLST0:
 1771 0000 00000000 		.4byte	.LVL10
 1772 0004 04000000 		.4byte	.LVL11
 1773 0008 0100     		.2byte	0x1
 1774 000a 50       		.byte	0x50
 1775 000b 04000000 		.4byte	.LVL11
 1776 000f 06000000 		.4byte	.LFE64
 1777 0013 0400     		.2byte	0x4
 1778 0015 F3       		.byte	0xf3
 1779 0016 01       		.uleb128 0x1
 1780 0017 50       		.byte	0x50
 1781 0018 9F       		.byte	0x9f
 1782 0019 00000000 		.4byte	0
 1783 001d 00000000 		.4byte	0
 1784              	.LLST1:
 1785 0021 00000000 		.4byte	.LVL10
 1786 0025 04000000 		.4byte	.LVL11
 1787 0029 0800     		.2byte	0x8
 1788 002b 71       		.byte	0x71
 1789 002c 00       		.sleb128 0
 1790 002d 38       		.byte	0x38
 1791 002e 24       		.byte	0x24
 1792 002f 70       		.byte	0x70
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 65


 1793 0030 00       		.sleb128 0
 1794 0031 21       		.byte	0x21
 1795 0032 9F       		.byte	0x9f
 1796 0033 00000000 		.4byte	0
 1797 0037 00000000 		.4byte	0
 1798              	.LLST2:
 1799 003b 00000000 		.4byte	.LVL12
 1800 003f 08000000 		.4byte	.LVL14
 1801 0043 0100     		.2byte	0x1
 1802 0045 50       		.byte	0x50
 1803 0046 08000000 		.4byte	.LVL14
 1804 004a 1C000000 		.4byte	.LFE65
 1805 004e 0400     		.2byte	0x4
 1806 0050 F3       		.byte	0xf3
 1807 0051 01       		.uleb128 0x1
 1808 0052 50       		.byte	0x50
 1809 0053 9F       		.byte	0x9f
 1810 0054 00000000 		.4byte	0
 1811 0058 00000000 		.4byte	0
 1812              	.LLST3:
 1813 005c 00000000 		.4byte	.LVL12
 1814 0060 0A000000 		.4byte	.LVL15
 1815 0064 0100     		.2byte	0x1
 1816 0066 51       		.byte	0x51
 1817 0067 0A000000 		.4byte	.LVL15
 1818 006b 14000000 		.4byte	.LVL18
 1819 006f 0100     		.2byte	0x1
 1820 0071 55       		.byte	0x55
 1821 0072 14000000 		.4byte	.LVL18
 1822 0076 1C000000 		.4byte	.LFE65
 1823 007a 0100     		.2byte	0x1
 1824 007c 51       		.byte	0x51
 1825 007d 00000000 		.4byte	0
 1826 0081 00000000 		.4byte	0
 1827              	.LLST4:
 1828 0085 00000000 		.4byte	.LVL12
 1829 0089 08000000 		.4byte	.LVL14
 1830 008d 0100     		.2byte	0x1
 1831 008f 52       		.byte	0x52
 1832 0090 08000000 		.4byte	.LVL14
 1833 0094 1C000000 		.4byte	.LFE65
 1834 0098 0100     		.2byte	0x1
 1835 009a 56       		.byte	0x56
 1836 009b 00000000 		.4byte	0
 1837 009f 00000000 		.4byte	0
 1838              	.LLST5:
 1839 00a3 04000000 		.4byte	.LVL13
 1840 00a7 08000000 		.4byte	.LVL14
 1841 00ab 0200     		.2byte	0x2
 1842 00ad 30       		.byte	0x30
 1843 00ae 9F       		.byte	0x9f
 1844 00af 08000000 		.4byte	.LVL14
 1845 00b3 1C000000 		.4byte	.LFE65
 1846 00b7 0100     		.2byte	0x1
 1847 00b9 54       		.byte	0x54
 1848 00ba 00000000 		.4byte	0
 1849 00be 00000000 		.4byte	0
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 66


 1850              		.section	.debug_aranges,"",%progbits
 1851 0000 2C000000 		.4byte	0x2c
 1852 0004 0200     		.2byte	0x2
 1853 0006 00000000 		.4byte	.Ldebug_info0
 1854 000a 04       		.byte	0x4
 1855 000b 00       		.byte	0
 1856 000c 0000     		.2byte	0
 1857 000e 0000     		.2byte	0
 1858 0010 00000000 		.4byte	.LFB63
 1859 0014 68000000 		.4byte	.LFE63-.LFB63
 1860 0018 00000000 		.4byte	.LFB64
 1861 001c 06000000 		.4byte	.LFE64-.LFB64
 1862 0020 00000000 		.4byte	.LFB65
 1863 0024 1C000000 		.4byte	.LFE65-.LFB65
 1864 0028 00000000 		.4byte	0
 1865 002c 00000000 		.4byte	0
 1866              		.section	.debug_ranges,"",%progbits
 1867              	.Ldebug_ranges0:
 1868 0000 00000000 		.4byte	.LFB63
 1869 0004 68000000 		.4byte	.LFE63
 1870 0008 00000000 		.4byte	.LFB64
 1871 000c 06000000 		.4byte	.LFE64
 1872 0010 00000000 		.4byte	.LFB65
 1873 0014 1C000000 		.4byte	.LFE65
 1874 0018 00000000 		.4byte	0
 1875 001c 00000000 		.4byte	0
 1876              		.section	.debug_line,"",%progbits
 1877              	.Ldebug_line0:
 1878 0000 42020000 		.section	.debug_str,"MS",%progbits,1
 1878      0200B901 
 1878      00000201 
 1878      FB0E0D00 
 1878      01010101 
 1879              	.LASF62:
 1880 0000 5343425F 		.ascii	"SCB_Type\000"
 1880      54797065 
 1880      00
 1881              	.LASF71:
 1882 0009 7469636B 		.ascii	"ticks\000"
 1882      7300
 1883              	.LASF43:
 1884 000f 49414252 		.ascii	"IABR\000"
 1884      00
 1885              	.LASF89:
 1886 0014 5F5F6275 		.ascii	"__builtin_puts\000"
 1886      696C7469 
 1886      6E5F7075 
 1886      747300
 1887              	.LASF68:
 1888 0023 64696769 		.ascii	"digital_sensor_value_\000"
 1888      74616C5F 
 1888      73656E73 
 1888      6F725F76 
 1888      616C7565 
 1889              	.LASF70:
 1890 0039 7072696F 		.ascii	"priority\000"
 1890      72697479 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 67


 1890      00
 1891              	.LASF22:
 1892 0042 63686172 		.ascii	"char\000"
 1892      00
 1893              	.LASF56:
 1894 0047 4D4D4641 		.ascii	"MMFAR\000"
 1894      5200
 1895              	.LASF33:
 1896 004d 53797354 		.ascii	"SysTick_IRQn\000"
 1896      69636B5F 
 1896      4952516E 
 1896      00
 1897              	.LASF2:
 1898 005a 73686F72 		.ascii	"short int\000"
 1898      7420696E 
 1898      7400
 1899              	.LASF24:
 1900 0064 73697A65 		.ascii	"sizetype\000"
 1900      74797065 
 1900      00
 1901              	.LASF76:
 1902 006d 73656E73 		.ascii	"sensors\000"
 1902      6F727300 
 1903              	.LASF31:
 1904 0075 44656275 		.ascii	"DebugMonitor_IRQn\000"
 1904      674D6F6E 
 1904      69746F72 
 1904      5F495251 
 1904      6E00
 1905              	.LASF26:
 1906 0087 48617264 		.ascii	"HardFault_IRQn\000"
 1906      4661756C 
 1906      745F4952 
 1906      516E00
 1907              	.LASF87:
 1908 0096 6D61696E 		.ascii	"main\000"
 1908      00
 1909              	.LASF72:
 1910 009b 636F6E76 		.ascii	"convert_raw\000"
 1910      6572745F 
 1910      72617700 
 1911              	.LASF4:
 1912 00a7 5F5F7569 		.ascii	"__uint16_t\000"
 1912      6E743136 
 1912      5F7400
 1913              	.LASF74:
 1914 00b2 66696C65 		.ascii	"file\000"
 1914      00
 1915              	.LASF48:
 1916 00b7 43505549 		.ascii	"CPUID\000"
 1916      4400
 1917              	.LASF63:
 1918 00bd 4354524C 		.ascii	"CTRL\000"
 1918      00
 1919              	.LASF36:
 1920 00c2 52455345 		.ascii	"RESERVED0\000"
 1920      52564544 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 68


 1920      3000
 1921              	.LASF18:
 1922 00cc 75696E74 		.ascii	"uint16\000"
 1922      313600
 1923              	.LASF67:
 1924 00d3 73656E73 		.ascii	"sensors_\000"
 1924      6F72735F 
 1924      00
 1925              	.LASF13:
 1926 00dc 75696E74 		.ascii	"uint8_t\000"
 1926      385F7400 
 1927              	.LASF19:
 1928 00e4 696E7431 		.ascii	"int16\000"
 1928      3600
 1929              	.LASF17:
 1930 00ea 75696E74 		.ascii	"uint8\000"
 1930      3800
 1931              	.LASF29:
 1932 00f0 55736167 		.ascii	"UsageFault_IRQn\000"
 1932      65466175 
 1932      6C745F49 
 1932      52516E00 
 1933              	.LASF78:
 1934 0100 756C7472 		.ascii	"ultra_isr_StartEx\000"
 1934      615F6973 
 1934      725F5374 
 1934      61727445 
 1934      7800
 1935              	.LASF86:
 1936 0112 53797354 		.ascii	"SysTick_Config\000"
 1936      69636B5F 
 1936      436F6E66 
 1936      696700
 1937              	.LASF84:
 1938 0121 433A5C55 		.ascii	"C:\\Users\\dufma\\Desktop\\Project\\Zumo-PSoC\\Zumo"
 1938      73657273 
 1938      5C647566 
 1938      6D615C44 
 1938      65736B74 
 1939 014e 426F745F 		.ascii	"Bot_Lib_sysTickUltra.cydsn\000"
 1939      4C69625F 
 1939      73797354 
 1939      69636B55 
 1939      6C747261 
 1940              	.LASF20:
 1941 0169 666C6F61 		.ascii	"float\000"
 1941      7400
 1942              	.LASF49:
 1943 016f 49435352 		.ascii	"ICSR\000"
 1943      00
 1944              	.LASF38:
 1945 0174 52534552 		.ascii	"RSERVED1\000"
 1945      56454431 
 1945      00
 1946              	.LASF10:
 1947 017d 6C6F6E67 		.ascii	"long long int\000"
 1947      206C6F6E 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 69


 1947      6720696E 
 1947      7400
 1948              	.LASF50:
 1949 018b 56544F52 		.ascii	"VTOR\000"
 1949      00
 1950              	.LASF57:
 1951 0190 42464152 		.ascii	"BFAR\000"
 1951      00
 1952              	.LASF32:
 1953 0195 50656E64 		.ascii	"PendSV_IRQn\000"
 1953      53565F49 
 1953      52516E00 
 1954              	.LASF7:
 1955 01a1 6C6F6E67 		.ascii	"long int\000"
 1955      20696E74 
 1955      00
 1956              	.LASF3:
 1957 01aa 5F5F7569 		.ascii	"__uint8_t\000"
 1957      6E74385F 
 1957      7400
 1958              	.LASF53:
 1959 01b4 43465352 		.ascii	"CFSR\000"
 1959      00
 1960              	.LASF91:
 1961 01b9 4379496E 		.ascii	"CyIntSetSysVector\000"
 1961      74536574 
 1961      53797356 
 1961      6563746F 
 1961      7200
 1962              	.LASF73:
 1963 01cb 5F777269 		.ascii	"_write\000"
 1963      746500
 1964              	.LASF1:
 1965 01d2 756E7369 		.ascii	"unsigned char\000"
 1965      676E6564 
 1965      20636861 
 1965      7200
 1966              	.LASF80:
 1967 01e0 556C7472 		.ascii	"Ultra_Start\000"
 1967      615F5374 
 1967      61727400 
 1968              	.LASF51:
 1969 01ec 41495243 		.ascii	"AIRCR\000"
 1969      5200
 1970              	.LASF23:
 1971 01f2 63796973 		.ascii	"cyisraddress\000"
 1971      72616464 
 1971      72657373 
 1971      00
 1972              	.LASF34:
 1973 01ff 4952516E 		.ascii	"IRQn_Type\000"
 1973      5F547970 
 1973      6500
 1974              	.LASF47:
 1975 0209 4E564943 		.ascii	"NVIC_Type\000"
 1975      5F547970 
 1975      6500
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 70


 1976              	.LASF41:
 1977 0213 49435052 		.ascii	"ICPR\000"
 1977      00
 1978              	.LASF0:
 1979 0218 7369676E 		.ascii	"signed char\000"
 1979      65642063 
 1979      68617200 
 1980              	.LASF15:
 1981 0224 696E7433 		.ascii	"int32_t\000"
 1981      325F7400 
 1982              	.LASF11:
 1983 022c 6C6F6E67 		.ascii	"long long unsigned int\000"
 1983      206C6F6E 
 1983      6720756E 
 1983      7369676E 
 1983      65642069 
 1984              	.LASF65:
 1985 0243 43414C49 		.ascii	"CALIB\000"
 1985      4200
 1986              	.LASF16:
 1987 0249 75696E74 		.ascii	"uint32_t\000"
 1987      33325F74 
 1987      00
 1988              	.LASF12:
 1989 0252 756E7369 		.ascii	"unsigned int\000"
 1989      676E6564 
 1989      20696E74 
 1989      00
 1990              	.LASF14:
 1991 025f 75696E74 		.ascii	"uint16_t\000"
 1991      31365F74 
 1991      00
 1992              	.LASF52:
 1993 0268 53484353 		.ascii	"SHCSR\000"
 1993      5200
 1994              	.LASF28:
 1995 026e 42757346 		.ascii	"BusFault_IRQn\000"
 1995      61756C74 
 1995      5F495251 
 1995      6E00
 1996              	.LASF90:
 1997 027c 70757473 		.ascii	"puts\000"
 1997      00
 1998              	.LASF30:
 1999 0281 53564361 		.ascii	"SVCall_IRQn\000"
 1999      6C6C5F49 
 1999      52516E00 
 2000              	.LASF66:
 2001 028d 53797354 		.ascii	"SysTick_Type\000"
 2001      69636B5F 
 2001      54797065 
 2001      00
 2002              	.LASF5:
 2003 029a 73686F72 		.ascii	"short unsigned int\000"
 2003      7420756E 
 2003      7369676E 
 2003      65642069 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 71


 2003      6E7400
 2004              	.LASF77:
 2005 02ad 64696769 		.ascii	"digital_sensor_value\000"
 2005      74616C5F 
 2005      73656E73 
 2005      6F725F76 
 2005      616C7565 
 2006              	.LASF82:
 2007 02c2 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 2007      4320342E 
 2007      392E3320 
 2007      32303135 
 2007      30333033 
 2008 02f5 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 2008      20726576 
 2008      6973696F 
 2008      6E203232 
 2008      31323230 
 2009 0328 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 2009      66756E63 
 2009      74696F6E 
 2009      2D736563 
 2009      74696F6E 
 2010              	.LASF85:
 2011 0350 4E564943 		.ascii	"NVIC_SetPriority\000"
 2011      5F536574 
 2011      5072696F 
 2011      72697479 
 2011      00
 2012              	.LASF88:
 2013 0361 55415254 		.ascii	"UART_Start\000"
 2013      5F537461 
 2013      727400
 2014              	.LASF79:
 2015 036c 54726967 		.ascii	"Trig_Write\000"
 2015      5F577269 
 2015      746500
 2016              	.LASF60:
 2017 0377 49534152 		.ascii	"ISAR\000"
 2017      00
 2018              	.LASF39:
 2019 037c 49535052 		.ascii	"ISPR\000"
 2019      00
 2020              	.LASF55:
 2021 0381 44465352 		.ascii	"DFSR\000"
 2021      00
 2022              	.LASF46:
 2023 0386 53544952 		.ascii	"STIR\000"
 2023      00
 2024              	.LASF54:
 2025 038b 48465352 		.ascii	"HFSR\000"
 2025      00
 2026              	.LASF37:
 2027 0390 49434552 		.ascii	"ICER\000"
 2027      00
 2028              	.LASF59:
 2029 0395 4D4D4652 		.ascii	"MMFR\000"
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 72


 2029      00
 2030              	.LASF35:
 2031 039a 49534552 		.ascii	"ISER\000"
 2031      00
 2032              	.LASF40:
 2033 039f 52455345 		.ascii	"RESERVED2\000"
 2033      52564544 
 2033      3200
 2034              	.LASF42:
 2035 03a9 52455345 		.ascii	"RESERVED3\000"
 2035      52564544 
 2035      3300
 2036              	.LASF44:
 2037 03b3 52455345 		.ascii	"RESERVED4\000"
 2037      52564544 
 2037      3400
 2038              	.LASF45:
 2039 03bd 52455345 		.ascii	"RESERVED5\000"
 2039      52564544 
 2039      3500
 2040              	.LASF9:
 2041 03c7 6C6F6E67 		.ascii	"long unsigned int\000"
 2041      20756E73 
 2041      69676E65 
 2041      6420696E 
 2041      7400
 2042              	.LASF27:
 2043 03d9 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2043      72794D61 
 2043      6E616765 
 2043      6D656E74 
 2043      5F495251 
 2044              	.LASF8:
 2045 03ef 5F5F7569 		.ascii	"__uint32_t\000"
 2045      6E743332 
 2045      5F7400
 2046              	.LASF25:
 2047 03fa 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2047      61736B61 
 2047      626C6549 
 2047      6E745F49 
 2047      52516E00 
 2048              	.LASF83:
 2049 040e 2E5C6D61 		.ascii	".\\main.c\000"
 2049      696E2E63 
 2049      00
 2050              	.LASF6:
 2051 0417 5F5F696E 		.ascii	"__int32_t\000"
 2051      7433325F 
 2051      7400
 2052              	.LASF64:
 2053 0421 4C4F4144 		.ascii	"LOAD\000"
 2053      00
 2054              	.LASF58:
 2055 0426 41465352 		.ascii	"AFSR\000"
 2055      00
 2056              	.LASF21:
ARM GAS  C:\Users\dufma\AppData\Local\Temp\ccJ9KAF6.s 			page 73


 2057 042b 646F7562 		.ascii	"double\000"
 2057      6C6500
 2058              	.LASF75:
 2059 0432 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2059      52784275 
 2059      66666572 
 2059      00
 2060              	.LASF61:
 2061 043f 43504143 		.ascii	"CPACR\000"
 2061      5200
 2062              	.LASF69:
 2063 0445 4952516E 		.ascii	"IRQn\000"
 2063      00
 2064              	.LASF81:
 2065 044a 55415254 		.ascii	"UART_PutChar\000"
 2065      5F507574 
 2065      43686172 
 2065      00
 2066              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
