
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1f8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00018444  0800c3a8  0800c3a8  0001c3a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080247ec  080247ec  0004029c  2**0
                  CONTENTS
  4 .ARM          00000008  080247ec  080247ec  000347ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080247f4  080247f4  0004029c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080247f4  080247f4  000347f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080247f8  080247f8  000347f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000029c  20000000  080247fc  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000820  2000029c  08024a98  0004029c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000abc  08024a98  00040abc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004029c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000172ae  00000000  00000000  000402cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038ba  00000000  00000000  0005757a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  0005ae38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001378  00000000  00000000  0005c2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e87  00000000  00000000  0005d660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018ee7  00000000  00000000  000844e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0688  00000000  00000000  0009d3ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  0017da56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006838  00000000  00000000  0017db14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002000  00000000  00000000  0018434c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000cc  00000000  00000000  0018634c  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000001b9  00000000  00000000  00186418  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000029c 	.word	0x2000029c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c390 	.word	0x0800c390

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002a0 	.word	0x200002a0
 80001ec:	0800c390 	.word	0x0800c390

080001f0 <arm_bitreversal_32>:
 80001f0:	1c4b      	adds	r3, r1, #1
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	bf98      	it	ls
 80001f6:	4770      	bxls	lr
 80001f8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001fc:	1c91      	adds	r1, r2, #2
 80001fe:	089b      	lsrs	r3, r3, #2

08000200 <arm_bitreversal_32_0>:
 8000200:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000204:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000208:	880a      	ldrh	r2, [r1, #0]
 800020a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800020e:	4480      	add	r8, r0
 8000210:	4481      	add	r9, r0
 8000212:	4402      	add	r2, r0
 8000214:	4484      	add	ip, r0
 8000216:	f8d9 7000 	ldr.w	r7, [r9]
 800021a:	f8d8 6000 	ldr.w	r6, [r8]
 800021e:	6815      	ldr	r5, [r2, #0]
 8000220:	f8dc 4000 	ldr.w	r4, [ip]
 8000224:	f8c9 6000 	str.w	r6, [r9]
 8000228:	f8c8 7000 	str.w	r7, [r8]
 800022c:	f8cc 5000 	str.w	r5, [ip]
 8000230:	6014      	str	r4, [r2, #0]
 8000232:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000236:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800023a:	6855      	ldr	r5, [r2, #4]
 800023c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000240:	f8c9 6004 	str.w	r6, [r9, #4]
 8000244:	f8c8 7004 	str.w	r7, [r8, #4]
 8000248:	f8cc 5004 	str.w	r5, [ip, #4]
 800024c:	6054      	str	r4, [r2, #4]
 800024e:	3108      	adds	r1, #8
 8000250:	3b01      	subs	r3, #1
 8000252:	d1d5      	bne.n	8000200 <arm_bitreversal_32_0>
 8000254:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000258:	4770      	bx	lr

0800025a <arm_bitreversal_16>:
 800025a:	1c4b      	adds	r3, r1, #1
 800025c:	2b01      	cmp	r3, #1
 800025e:	bf98      	it	ls
 8000260:	4770      	bxls	lr
 8000262:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000266:	1c91      	adds	r1, r2, #2
 8000268:	089b      	lsrs	r3, r3, #2

0800026a <arm_bitreversal_16_0>:
 800026a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800026e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000272:	880a      	ldrh	r2, [r1, #0]
 8000274:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000278:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800027c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000280:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000284:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000288:	f8d9 7000 	ldr.w	r7, [r9]
 800028c:	f8d8 6000 	ldr.w	r6, [r8]
 8000290:	6815      	ldr	r5, [r2, #0]
 8000292:	f8dc 4000 	ldr.w	r4, [ip]
 8000296:	f8c9 6000 	str.w	r6, [r9]
 800029a:	f8c8 7000 	str.w	r7, [r8]
 800029e:	f8cc 5000 	str.w	r5, [ip]
 80002a2:	6014      	str	r4, [r2, #0]
 80002a4:	3108      	adds	r1, #8
 80002a6:	3b01      	subs	r3, #1
 80002a8:	d1df      	bne.n	800026a <arm_bitreversal_16_0>
 80002aa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ae:	4770      	bx	lr

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <memchr>:
 80002c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002c4:	2a10      	cmp	r2, #16
 80002c6:	db2b      	blt.n	8000320 <memchr+0x60>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	d008      	beq.n	80002e0 <memchr+0x20>
 80002ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d2:	3a01      	subs	r2, #1
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d02d      	beq.n	8000334 <memchr+0x74>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	b342      	cbz	r2, 8000330 <memchr+0x70>
 80002de:	d1f6      	bne.n	80002ce <memchr+0xe>
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
 80002e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ea:	f022 0407 	bic.w	r4, r2, #7
 80002ee:	f07f 0700 	mvns.w	r7, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002f8:	3c08      	subs	r4, #8
 80002fa:	ea85 0501 	eor.w	r5, r5, r1
 80002fe:	ea86 0601 	eor.w	r6, r6, r1
 8000302:	fa85 f547 	uadd8	r5, r5, r7
 8000306:	faa3 f587 	sel	r5, r3, r7
 800030a:	fa86 f647 	uadd8	r6, r6, r7
 800030e:	faa5 f687 	sel	r6, r5, r7
 8000312:	b98e      	cbnz	r6, 8000338 <memchr+0x78>
 8000314:	d1ee      	bne.n	80002f4 <memchr+0x34>
 8000316:	bcf0      	pop	{r4, r5, r6, r7}
 8000318:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800031c:	f002 0207 	and.w	r2, r2, #7
 8000320:	b132      	cbz	r2, 8000330 <memchr+0x70>
 8000322:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000326:	3a01      	subs	r2, #1
 8000328:	ea83 0301 	eor.w	r3, r3, r1
 800032c:	b113      	cbz	r3, 8000334 <memchr+0x74>
 800032e:	d1f8      	bne.n	8000322 <memchr+0x62>
 8000330:	2000      	movs	r0, #0
 8000332:	4770      	bx	lr
 8000334:	3801      	subs	r0, #1
 8000336:	4770      	bx	lr
 8000338:	2d00      	cmp	r5, #0
 800033a:	bf06      	itte	eq
 800033c:	4635      	moveq	r5, r6
 800033e:	3803      	subeq	r0, #3
 8000340:	3807      	subne	r0, #7
 8000342:	f015 0f01 	tst.w	r5, #1
 8000346:	d107      	bne.n	8000358 <memchr+0x98>
 8000348:	3001      	adds	r0, #1
 800034a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800034e:	bf02      	ittt	eq
 8000350:	3001      	addeq	r0, #1
 8000352:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000356:	3001      	addeq	r0, #1
 8000358:	bcf0      	pop	{r4, r5, r6, r7}
 800035a:	3801      	subs	r0, #1
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	; 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2f>:
 8000c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c90:	bf24      	itt	cs
 8000c92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_d2f+0x30>
 8000c9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ca0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ca4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ca8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cbc:	d121      	bne.n	8000d02 <__aeabi_d2f+0x7a>
 8000cbe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000cc2:	bfbc      	itt	lt
 8000cc4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000cc8:	4770      	bxlt	lr
 8000cca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000cce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cd2:	f1c2 0218 	rsb	r2, r2, #24
 8000cd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cde:	fa20 f002 	lsr.w	r0, r0, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	f040 0001 	orrne.w	r0, r0, #1
 8000ce8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cf4:	ea40 000c 	orr.w	r0, r0, ip
 8000cf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d00:	e7cc      	b.n	8000c9c <__aeabi_d2f+0x14>
 8000d02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d06:	d107      	bne.n	8000d18 <__aeabi_d2f+0x90>
 8000d08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d16:	4770      	bxne	lr
 8000d18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d3c:	f000 b974 	b.w	8001028 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	4604      	mov	r4, r0
 8000d60:	468e      	mov	lr, r1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d14d      	bne.n	8000e02 <__udivmoddi4+0xaa>
 8000d66:	428a      	cmp	r2, r1
 8000d68:	4694      	mov	ip, r2
 8000d6a:	d969      	bls.n	8000e40 <__udivmoddi4+0xe8>
 8000d6c:	fab2 f282 	clz	r2, r2
 8000d70:	b152      	cbz	r2, 8000d88 <__udivmoddi4+0x30>
 8000d72:	fa01 f302 	lsl.w	r3, r1, r2
 8000d76:	f1c2 0120 	rsb	r1, r2, #32
 8000d7a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d7e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d82:	ea41 0e03 	orr.w	lr, r1, r3
 8000d86:	4094      	lsls	r4, r2
 8000d88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d8c:	0c21      	lsrs	r1, r4, #16
 8000d8e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d92:	fa1f f78c 	uxth.w	r7, ip
 8000d96:	fb08 e316 	mls	r3, r8, r6, lr
 8000d9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d9e:	fb06 f107 	mul.w	r1, r6, r7
 8000da2:	4299      	cmp	r1, r3
 8000da4:	d90a      	bls.n	8000dbc <__udivmoddi4+0x64>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000dae:	f080 811f 	bcs.w	8000ff0 <__udivmoddi4+0x298>
 8000db2:	4299      	cmp	r1, r3
 8000db4:	f240 811c 	bls.w	8000ff0 <__udivmoddi4+0x298>
 8000db8:	3e02      	subs	r6, #2
 8000dba:	4463      	add	r3, ip
 8000dbc:	1a5b      	subs	r3, r3, r1
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dcc:	fb00 f707 	mul.w	r7, r0, r7
 8000dd0:	42a7      	cmp	r7, r4
 8000dd2:	d90a      	bls.n	8000dea <__udivmoddi4+0x92>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ddc:	f080 810a 	bcs.w	8000ff4 <__udivmoddi4+0x29c>
 8000de0:	42a7      	cmp	r7, r4
 8000de2:	f240 8107 	bls.w	8000ff4 <__udivmoddi4+0x29c>
 8000de6:	4464      	add	r4, ip
 8000de8:	3802      	subs	r0, #2
 8000dea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dee:	1be4      	subs	r4, r4, r7
 8000df0:	2600      	movs	r6, #0
 8000df2:	b11d      	cbz	r5, 8000dfc <__udivmoddi4+0xa4>
 8000df4:	40d4      	lsrs	r4, r2
 8000df6:	2300      	movs	r3, #0
 8000df8:	e9c5 4300 	strd	r4, r3, [r5]
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0xc2>
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	f000 80ef 	beq.w	8000fea <__udivmoddi4+0x292>
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000e12:	4630      	mov	r0, r6
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	fab3 f683 	clz	r6, r3
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	d14a      	bne.n	8000eb8 <__udivmoddi4+0x160>
 8000e22:	428b      	cmp	r3, r1
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xd4>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 80f9 	bhi.w	800101e <__udivmoddi4+0x2c6>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	469e      	mov	lr, r3
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e0      	beq.n	8000dfc <__udivmoddi4+0xa4>
 8000e3a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e3e:	e7dd      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000e40:	b902      	cbnz	r2, 8000e44 <__udivmoddi4+0xec>
 8000e42:	deff      	udf	#255	; 0xff
 8000e44:	fab2 f282 	clz	r2, r2
 8000e48:	2a00      	cmp	r2, #0
 8000e4a:	f040 8092 	bne.w	8000f72 <__udivmoddi4+0x21a>
 8000e4e:	eba1 010c 	sub.w	r1, r1, ip
 8000e52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e56:	fa1f fe8c 	uxth.w	lr, ip
 8000e5a:	2601      	movs	r6, #1
 8000e5c:	0c20      	lsrs	r0, r4, #16
 8000e5e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e62:	fb07 1113 	mls	r1, r7, r3, r1
 8000e66:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e6a:	fb0e f003 	mul.w	r0, lr, r3
 8000e6e:	4288      	cmp	r0, r1
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x12c>
 8000e72:	eb1c 0101 	adds.w	r1, ip, r1
 8000e76:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e7a:	d202      	bcs.n	8000e82 <__udivmoddi4+0x12a>
 8000e7c:	4288      	cmp	r0, r1
 8000e7e:	f200 80cb 	bhi.w	8001018 <__udivmoddi4+0x2c0>
 8000e82:	4643      	mov	r3, r8
 8000e84:	1a09      	subs	r1, r1, r0
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e8c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e90:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e94:	fb0e fe00 	mul.w	lr, lr, r0
 8000e98:	45a6      	cmp	lr, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x156>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ea4:	d202      	bcs.n	8000eac <__udivmoddi4+0x154>
 8000ea6:	45a6      	cmp	lr, r4
 8000ea8:	f200 80bb 	bhi.w	8001022 <__udivmoddi4+0x2ca>
 8000eac:	4608      	mov	r0, r1
 8000eae:	eba4 040e 	sub.w	r4, r4, lr
 8000eb2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eb6:	e79c      	b.n	8000df2 <__udivmoddi4+0x9a>
 8000eb8:	f1c6 0720 	rsb	r7, r6, #32
 8000ebc:	40b3      	lsls	r3, r6
 8000ebe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ec6:	fa20 f407 	lsr.w	r4, r0, r7
 8000eca:	fa01 f306 	lsl.w	r3, r1, r6
 8000ece:	431c      	orrs	r4, r3
 8000ed0:	40f9      	lsrs	r1, r7
 8000ed2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed6:	fa00 f306 	lsl.w	r3, r0, r6
 8000eda:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ede:	0c20      	lsrs	r0, r4, #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fb09 1118 	mls	r1, r9, r8, r1
 8000ee8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eec:	fb08 f00e 	mul.w	r0, r8, lr
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef6:	d90b      	bls.n	8000f10 <__udivmoddi4+0x1b8>
 8000ef8:	eb1c 0101 	adds.w	r1, ip, r1
 8000efc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f00:	f080 8088 	bcs.w	8001014 <__udivmoddi4+0x2bc>
 8000f04:	4288      	cmp	r0, r1
 8000f06:	f240 8085 	bls.w	8001014 <__udivmoddi4+0x2bc>
 8000f0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1a09      	subs	r1, r1, r0
 8000f12:	b2a4      	uxth	r4, r4
 8000f14:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f18:	fb09 1110 	mls	r1, r9, r0, r1
 8000f1c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f20:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f24:	458e      	cmp	lr, r1
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x1e2>
 8000f28:	eb1c 0101 	adds.w	r1, ip, r1
 8000f2c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f30:	d26c      	bcs.n	800100c <__udivmoddi4+0x2b4>
 8000f32:	458e      	cmp	lr, r1
 8000f34:	d96a      	bls.n	800100c <__udivmoddi4+0x2b4>
 8000f36:	3802      	subs	r0, #2
 8000f38:	4461      	add	r1, ip
 8000f3a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f3e:	fba0 9402 	umull	r9, r4, r0, r2
 8000f42:	eba1 010e 	sub.w	r1, r1, lr
 8000f46:	42a1      	cmp	r1, r4
 8000f48:	46c8      	mov	r8, r9
 8000f4a:	46a6      	mov	lr, r4
 8000f4c:	d356      	bcc.n	8000ffc <__udivmoddi4+0x2a4>
 8000f4e:	d053      	beq.n	8000ff8 <__udivmoddi4+0x2a0>
 8000f50:	b15d      	cbz	r5, 8000f6a <__udivmoddi4+0x212>
 8000f52:	ebb3 0208 	subs.w	r2, r3, r8
 8000f56:	eb61 010e 	sbc.w	r1, r1, lr
 8000f5a:	fa01 f707 	lsl.w	r7, r1, r7
 8000f5e:	fa22 f306 	lsr.w	r3, r2, r6
 8000f62:	40f1      	lsrs	r1, r6
 8000f64:	431f      	orrs	r7, r3
 8000f66:	e9c5 7100 	strd	r7, r1, [r5]
 8000f6a:	2600      	movs	r6, #0
 8000f6c:	4631      	mov	r1, r6
 8000f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f72:	f1c2 0320 	rsb	r3, r2, #32
 8000f76:	40d8      	lsrs	r0, r3
 8000f78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f7c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f80:	4091      	lsls	r1, r2
 8000f82:	4301      	orrs	r1, r0
 8000f84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f88:	fa1f fe8c 	uxth.w	lr, ip
 8000f8c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f90:	fb07 3610 	mls	r6, r7, r0, r3
 8000f94:	0c0b      	lsrs	r3, r1, #16
 8000f96:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f9a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f9e:	429e      	cmp	r6, r3
 8000fa0:	fa04 f402 	lsl.w	r4, r4, r2
 8000fa4:	d908      	bls.n	8000fb8 <__udivmoddi4+0x260>
 8000fa6:	eb1c 0303 	adds.w	r3, ip, r3
 8000faa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fae:	d22f      	bcs.n	8001010 <__udivmoddi4+0x2b8>
 8000fb0:	429e      	cmp	r6, r3
 8000fb2:	d92d      	bls.n	8001010 <__udivmoddi4+0x2b8>
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	4463      	add	r3, ip
 8000fb8:	1b9b      	subs	r3, r3, r6
 8000fba:	b289      	uxth	r1, r1
 8000fbc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fc0:	fb07 3316 	mls	r3, r7, r6, r3
 8000fc4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fc8:	fb06 f30e 	mul.w	r3, r6, lr
 8000fcc:	428b      	cmp	r3, r1
 8000fce:	d908      	bls.n	8000fe2 <__udivmoddi4+0x28a>
 8000fd0:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fd8:	d216      	bcs.n	8001008 <__udivmoddi4+0x2b0>
 8000fda:	428b      	cmp	r3, r1
 8000fdc:	d914      	bls.n	8001008 <__udivmoddi4+0x2b0>
 8000fde:	3e02      	subs	r6, #2
 8000fe0:	4461      	add	r1, ip
 8000fe2:	1ac9      	subs	r1, r1, r3
 8000fe4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fe8:	e738      	b.n	8000e5c <__udivmoddi4+0x104>
 8000fea:	462e      	mov	r6, r5
 8000fec:	4628      	mov	r0, r5
 8000fee:	e705      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000ff0:	4606      	mov	r6, r0
 8000ff2:	e6e3      	b.n	8000dbc <__udivmoddi4+0x64>
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	e6f8      	b.n	8000dea <__udivmoddi4+0x92>
 8000ff8:	454b      	cmp	r3, r9
 8000ffa:	d2a9      	bcs.n	8000f50 <__udivmoddi4+0x1f8>
 8000ffc:	ebb9 0802 	subs.w	r8, r9, r2
 8001000:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001004:	3801      	subs	r0, #1
 8001006:	e7a3      	b.n	8000f50 <__udivmoddi4+0x1f8>
 8001008:	4646      	mov	r6, r8
 800100a:	e7ea      	b.n	8000fe2 <__udivmoddi4+0x28a>
 800100c:	4620      	mov	r0, r4
 800100e:	e794      	b.n	8000f3a <__udivmoddi4+0x1e2>
 8001010:	4640      	mov	r0, r8
 8001012:	e7d1      	b.n	8000fb8 <__udivmoddi4+0x260>
 8001014:	46d0      	mov	r8, sl
 8001016:	e77b      	b.n	8000f10 <__udivmoddi4+0x1b8>
 8001018:	3b02      	subs	r3, #2
 800101a:	4461      	add	r1, ip
 800101c:	e732      	b.n	8000e84 <__udivmoddi4+0x12c>
 800101e:	4630      	mov	r0, r6
 8001020:	e709      	b.n	8000e36 <__udivmoddi4+0xde>
 8001022:	4464      	add	r4, ip
 8001024:	3802      	subs	r0, #2
 8001026:	e742      	b.n	8000eae <__udivmoddi4+0x156>

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <arm_cfft_init_f32>:
}
#else
arm_status arm_cfft_init_f32(
  arm_cfft_instance_f32 * S,
  uint16_t fftLen)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	460b      	mov	r3, r1
 8001036:	807b      	strh	r3, [r7, #2]
        /*  Initialise the default arm status */
        arm_status status = ARM_MATH_SUCCESS;
 8001038:	2300      	movs	r3, #0
 800103a:	73fb      	strb	r3, [r7, #15]

        /*  Initialise the FFT length */
        S->fftLen = fftLen;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	887a      	ldrh	r2, [r7, #2]
 8001040:	801a      	strh	r2, [r3, #0]

        /*  Initialise the Twiddle coefficient pointer */
        S->pTwiddle = NULL;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	605a      	str	r2, [r3, #4]


        /*  Initializations of Instance structure depending on the FFT length */
        switch (S->fftLen) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001050:	d02c      	beq.n	80010ac <arm_cfft_init_f32+0x80>
 8001052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001056:	f300 809e 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 800105a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800105e:	d032      	beq.n	80010c6 <arm_cfft_init_f32+0x9a>
 8001060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001064:	f300 8097 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001068:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800106c:	d038      	beq.n	80010e0 <arm_cfft_init_f32+0xb4>
 800106e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001072:	f300 8090 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800107a:	d03e      	beq.n	80010fa <arm_cfft_init_f32+0xce>
 800107c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001080:	f300 8089 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001088:	d044      	beq.n	8001114 <arm_cfft_init_f32+0xe8>
 800108a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800108e:	f300 8082 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001092:	2b80      	cmp	r3, #128	; 0x80
 8001094:	d04b      	beq.n	800112e <arm_cfft_init_f32+0x102>
 8001096:	2b80      	cmp	r3, #128	; 0x80
 8001098:	dc7d      	bgt.n	8001196 <arm_cfft_init_f32+0x16a>
 800109a:	2b40      	cmp	r3, #64	; 0x40
 800109c:	d054      	beq.n	8001148 <arm_cfft_init_f32+0x11c>
 800109e:	2b40      	cmp	r3, #64	; 0x40
 80010a0:	dc79      	bgt.n	8001196 <arm_cfft_init_f32+0x16a>
 80010a2:	2b10      	cmp	r3, #16
 80010a4:	d06a      	beq.n	800117c <arm_cfft_init_f32+0x150>
 80010a6:	2b20      	cmp	r3, #32
 80010a8:	d05b      	beq.n	8001162 <arm_cfft_init_f32+0x136>
 80010aa:	e074      	b.n	8001196 <arm_cfft_init_f32+0x16a>
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_4096) && defined(ARM_TABLE_BITREVIDX_FLT_4096))
            /*  Initializations of structure parameters for 4096 point FFT */
        case 4096U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,4096);
 80010ac:	4b3f      	ldr	r3, [pc, #252]	; (80011ac <arm_cfft_init_f32+0x180>)
 80010ae:	899a      	ldrh	r2, [r3, #12]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	819a      	strh	r2, [r3, #12]
 80010b4:	4b3d      	ldr	r3, [pc, #244]	; (80011ac <arm_cfft_init_f32+0x180>)
 80010b6:	689a      	ldr	r2, [r3, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <arm_cfft_init_f32+0x180>)
 80010be:	685a      	ldr	r2, [r3, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	605a      	str	r2, [r3, #4]
            break;
 80010c4:	e06a      	b.n	800119c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048))
            /*  Initializations of structure parameters for 2048 point FFT */
        case 2048U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,2048);
 80010c6:	4b3a      	ldr	r3, [pc, #232]	; (80011b0 <arm_cfft_init_f32+0x184>)
 80010c8:	899a      	ldrh	r2, [r3, #12]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	819a      	strh	r2, [r3, #12]
 80010ce:	4b38      	ldr	r3, [pc, #224]	; (80011b0 <arm_cfft_init_f32+0x184>)
 80010d0:	689a      	ldr	r2, [r3, #8]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	4b36      	ldr	r3, [pc, #216]	; (80011b0 <arm_cfft_init_f32+0x184>)
 80010d8:	685a      	ldr	r2, [r3, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	605a      	str	r2, [r3, #4]

            break;
 80010de:	e05d      	b.n	800119c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024))
            /*  Initializations of structure parameters for 1024 point FFT */
        case 1024U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,1024);
 80010e0:	4b34      	ldr	r3, [pc, #208]	; (80011b4 <arm_cfft_init_f32+0x188>)
 80010e2:	899a      	ldrh	r2, [r3, #12]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	819a      	strh	r2, [r3, #12]
 80010e8:	4b32      	ldr	r3, [pc, #200]	; (80011b4 <arm_cfft_init_f32+0x188>)
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	4b30      	ldr	r3, [pc, #192]	; (80011b4 <arm_cfft_init_f32+0x188>)
 80010f2:	685a      	ldr	r2, [r3, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	605a      	str	r2, [r3, #4]

            break;
 80010f8:	e050      	b.n	800119c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512))
            /*  Initializations of structure parameters for 512 point FFT */
        case 512U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,512);
 80010fa:	4b2f      	ldr	r3, [pc, #188]	; (80011b8 <arm_cfft_init_f32+0x18c>)
 80010fc:	899a      	ldrh	r2, [r3, #12]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	819a      	strh	r2, [r3, #12]
 8001102:	4b2d      	ldr	r3, [pc, #180]	; (80011b8 <arm_cfft_init_f32+0x18c>)
 8001104:	689a      	ldr	r2, [r3, #8]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <arm_cfft_init_f32+0x18c>)
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	605a      	str	r2, [r3, #4]
            break;
 8001112:	e043      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256))
        case 256U:
            FFTINIT(f32,256);
 8001114:	4b29      	ldr	r3, [pc, #164]	; (80011bc <arm_cfft_init_f32+0x190>)
 8001116:	899a      	ldrh	r2, [r3, #12]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	819a      	strh	r2, [r3, #12]
 800111c:	4b27      	ldr	r3, [pc, #156]	; (80011bc <arm_cfft_init_f32+0x190>)
 800111e:	689a      	ldr	r2, [r3, #8]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	4b25      	ldr	r3, [pc, #148]	; (80011bc <arm_cfft_init_f32+0x190>)
 8001126:	685a      	ldr	r2, [r3, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	605a      	str	r2, [r3, #4]
            break;
 800112c:	e036      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128))
        case 128U:
            FFTINIT(f32,128);
 800112e:	4b24      	ldr	r3, [pc, #144]	; (80011c0 <arm_cfft_init_f32+0x194>)
 8001130:	899a      	ldrh	r2, [r3, #12]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	819a      	strh	r2, [r3, #12]
 8001136:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <arm_cfft_init_f32+0x194>)
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <arm_cfft_init_f32+0x194>)
 8001140:	685a      	ldr	r2, [r3, #4]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	605a      	str	r2, [r3, #4]
            break;
 8001146:	e029      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64))
        case 64U:
            FFTINIT(f32,64);
 8001148:	4b1e      	ldr	r3, [pc, #120]	; (80011c4 <arm_cfft_init_f32+0x198>)
 800114a:	899a      	ldrh	r2, [r3, #12]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	819a      	strh	r2, [r3, #12]
 8001150:	4b1c      	ldr	r3, [pc, #112]	; (80011c4 <arm_cfft_init_f32+0x198>)
 8001152:	689a      	ldr	r2, [r3, #8]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <arm_cfft_init_f32+0x198>)
 800115a:	685a      	ldr	r2, [r3, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	605a      	str	r2, [r3, #4]
            break;
 8001160:	e01c      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32))
        case 32U:
            FFTINIT(f32,32);
 8001162:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <arm_cfft_init_f32+0x19c>)
 8001164:	899a      	ldrh	r2, [r3, #12]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	819a      	strh	r2, [r3, #12]
 800116a:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <arm_cfft_init_f32+0x19c>)
 800116c:	689a      	ldr	r2, [r3, #8]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	609a      	str	r2, [r3, #8]
 8001172:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <arm_cfft_init_f32+0x19c>)
 8001174:	685a      	ldr	r2, [r3, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	605a      	str	r2, [r3, #4]
            break;
 800117a:	e00f      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16))
        case 16U:
            /*  Initializations of structure parameters for 16 point FFT */
            FFTINIT(f32,16);
 800117c:	4b13      	ldr	r3, [pc, #76]	; (80011cc <arm_cfft_init_f32+0x1a0>)
 800117e:	899a      	ldrh	r2, [r3, #12]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	819a      	strh	r2, [r3, #12]
 8001184:	4b11      	ldr	r3, [pc, #68]	; (80011cc <arm_cfft_init_f32+0x1a0>)
 8001186:	689a      	ldr	r2, [r3, #8]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <arm_cfft_init_f32+0x1a0>)
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	605a      	str	r2, [r3, #4]
            break;
 8001194:	e002      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif

        default:
            /*  Reporting argument error if fftSize is not valid value */
            status = ARM_MATH_ARGUMENT_ERROR;
 8001196:	23ff      	movs	r3, #255	; 0xff
 8001198:	73fb      	strb	r3, [r7, #15]
            break;
 800119a:	bf00      	nop
        }


        return (status);
 800119c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	0800ef5c 	.word	0x0800ef5c
 80011b0:	0800ef8c 	.word	0x0800ef8c
 80011b4:	0800ef2c 	.word	0x0800ef2c
 80011b8:	0800ef6c 	.word	0x0800ef6c
 80011bc:	0800ef9c 	.word	0x0800ef9c
 80011c0:	0800ef4c 	.word	0x0800ef4c
 80011c4:	0800ef3c 	.word	0x0800ef3c
 80011c8:	0800efac 	.word	0x0800efac
 80011cc:	0800ef7c 	.word	0x0800ef7c

080011d0 <main>:
 * @brief  Main function
 * @return not used because main ends in an infinite loop
 *
 * Initialization and infinite while loop
 *****************************************************************************/
int main(void) {
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b087      	sub	sp, #28
 80011d4:	af00      	add	r7, sp, #0
	HAL_Init();							// Initialize the system
 80011d6:	f003 f821 	bl	800421c <HAL_Init>

	SystemClock_Config();				// Configure system clocks
 80011da:	f000 f911 	bl	8001400 <SystemClock_Config>

#ifdef FLIPPED_LCD
	BSP_LCD_Init_Flipped();				// Initialize the LCD for flipped orientation
 80011de:	f002 f83d 	bl	800325c <BSP_LCD_Init_Flipped>
#else
	BSP_LCD_Init();						// Initialize the LCD display
#endif
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 80011e2:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80011e6:	2001      	movs	r0, #1
 80011e8:	f002 f8c6 	bl	8003378 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f002 f927 	bl	8003440 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80011f2:	f002 fb27 	bl	8003844 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 80011f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011fa:	f002 f97d 	bl	80034f8 <BSP_LCD_Clear>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());	// Touchscreen
 80011fe:	f002 f8a3 	bl	8003348 <BSP_LCD_GetXSize>
 8001202:	4603      	mov	r3, r0
 8001204:	b29c      	uxth	r4, r3
 8001206:	f002 f8ab 	bl	8003360 <BSP_LCD_GetYSize>
 800120a:	4603      	mov	r3, r0
 800120c:	b29b      	uxth	r3, r3
 800120e:	4619      	mov	r1, r3
 8001210:	4620      	mov	r0, r4
 8001212:	f002 feff 	bl	8004014 <BSP_TS_Init>
	/* Uncomment next line to enable touchscreen interrupt */
	// BSP_TS_ITConfig();					// Enable Touchscreen interrupt

	PB_init();							// Initialize the user pushbutton
 8001216:	f000 fed7 	bl	8001fc8 <PB_init>
	PB_enableIRQ();						// Enable interrupt on user pushbutton
 800121a:	f000 fef5 	bl	8002008 <PB_enableIRQ>

	BSP_LED_Init(LED3);					// Toggles in while loop
 800121e:	2000      	movs	r0, #0
 8001220:	f001 fc04 	bl	8002a2c <BSP_LED_Init>
	BSP_LED_Init(LED4);					// Is toggled by user button
 8001224:	2001      	movs	r0, #1
 8001226:	f001 fc01 	bl	8002a2c <BSP_LED_Init>

	MENU_draw();						// Draw the menu
 800122a:	f000 fd3d 	bl	8001ca8 <MENU_draw>
	MENU_hint();						// Show hint at startup
 800122e:	f000 fdc5 	bl	8001dbc <MENU_hint>

	gyro_disable();						// Disable gyro, use those analog inputs
 8001232:	f000 f963 	bl	80014fc <gyro_disable>

	MEAS_GPIO_analog_init();			// Configure GPIOs in analog mode
 8001236:	f000 fa3d 	bl	80016b4 <MEAS_GPIO_analog_init>
	MEAS_timer_init();					// Configure the timer
 800123a:	f000 fafb 	bl	8001834 <MEAS_timer_init>

    // Initialize the FFT instance
    arm_cfft_init_f32(&fftInstance, FFT_SIZE);
 800123e:	2180      	movs	r1, #128	; 0x80
 8001240:	4869      	ldr	r0, [pc, #420]	; (80013e8 <main+0x218>)
 8001242:	f7ff fef3 	bl	800102c <arm_cfft_init_f32>

	/* Infinite while loop */
	while (1) {							// Infinitely loop in main function
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 8001246:	2000      	movs	r0, #0
 8001248:	f001 fc78 	bl	8002b3c <BSP_LED_Toggle>

		if (MEAS_data_ready) {			// Show data if new data available
 800124c:	4b67      	ldr	r3, [pc, #412]	; (80013ec <main+0x21c>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d078      	beq.n	8001346 <main+0x176>
			MEAS_data_ready = false;
 8001254:	4b65      	ldr	r3, [pc, #404]	; (80013ec <main+0x21c>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]

			// test array (use ADC_samples instead of testArray when not testing)
		    for (int i = 0; i < 256; i++) {
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
 800125e:	e011      	b.n	8001284 <main+0xb4>
		    	testArray[i] = (float32_t)i / 10.0f;
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	ee07 3a90 	vmov	s15, r3
 8001266:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800126a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800126e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001272:	4a5f      	ldr	r2, [pc, #380]	; (80013f0 <main+0x220>)
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	4413      	add	r3, r2
 800127a:	edc3 7a00 	vstr	s15, [r3]
		    for (int i = 0; i < 256; i++) {
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	3301      	adds	r3, #1
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	2bff      	cmp	r3, #255	; 0xff
 8001288:	ddea      	ble.n	8001260 <main+0x90>
		    }

		    // Perform the FFT, 1 indicates forward FFT, 0 is not used
		    arm_cfft_f32(&fftInstance, testArray, 0, 1);
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	4958      	ldr	r1, [pc, #352]	; (80013f0 <main+0x220>)
 8001290:	4855      	ldr	r0, [pc, #340]	; (80013e8 <main+0x218>)
 8001292:	f007 fc6b 	bl	8008b6c <arm_cfft_f32>

		    // magnitude calculation
		    arm_cmplx_mag_f32(testArray, testArray, FFT_SIZE);
 8001296:	2280      	movs	r2, #128	; 0x80
 8001298:	4955      	ldr	r1, [pc, #340]	; (80013f0 <main+0x220>)
 800129a:	4855      	ldr	r0, [pc, #340]	; (80013f0 <main+0x220>)
 800129c:	f007 fce0 	bl	8008c60 <arm_cmplx_mag_f32>

		    // print highest value in ADC_samples
		    int arr_size = sizeof(testArray) / sizeof(float32_t);
 80012a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012a4:	60bb      	str	r3, [r7, #8]
		    float32_t max_val = testArray[0];
 80012a6:	4b52      	ldr	r3, [pc, #328]	; (80013f0 <main+0x220>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	613b      	str	r3, [r7, #16]

		    // get max value which corresponds to Doppler frequency
		    for (int i = 1; i < arr_size; i++) {
 80012ac:	2301      	movs	r3, #1
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	e015      	b.n	80012de <main+0x10e>
		        if (testArray[i] > max_val) {
 80012b2:	4a4f      	ldr	r2, [pc, #316]	; (80013f0 <main+0x220>)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	4413      	add	r3, r2
 80012ba:	edd3 7a00 	vldr	s15, [r3]
 80012be:	ed97 7a04 	vldr	s14, [r7, #16]
 80012c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ca:	d505      	bpl.n	80012d8 <main+0x108>
		            max_val = testArray[i];
 80012cc:	4a48      	ldr	r2, [pc, #288]	; (80013f0 <main+0x220>)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	4413      	add	r3, r2
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	613b      	str	r3, [r7, #16]
		    for (int i = 1; i < arr_size; i++) {
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	3301      	adds	r3, #1
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	dbe5      	blt.n	80012b2 <main+0xe2>
		        }
		    }

		    // Calculate velocity in m/s
		    float32_t lambda = SPEED_OF_LIGHT / TRANSMIT_FREQUENCY;
 80012e6:	4b43      	ldr	r3, [pc, #268]	; (80013f4 <main+0x224>)
 80012e8:	607b      	str	r3, [r7, #4]
		    velocity = (max_val*lambda) / 2.0f;
 80012ea:	ed97 7a04 	vldr	s14, [r7, #16]
 80012ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012f6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80012fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012fe:	4b3e      	ldr	r3, [pc, #248]	; (80013f8 <main+0x228>)
 8001300:	edc3 7a00 	vstr	s15, [r3]

		    // convert to m/s to km/h and round to accuracy
		    velocity = velocity*3.6;
 8001304:	4b3c      	ldr	r3, [pc, #240]	; (80013f8 <main+0x228>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f98d 	bl	8000628 <__aeabi_f2d>
 800130e:	a334      	add	r3, pc, #208	; (adr r3, 80013e0 <main+0x210>)
 8001310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001314:	f7ff f9e0 	bl	80006d8 <__aeabi_dmul>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4610      	mov	r0, r2
 800131e:	4619      	mov	r1, r3
 8001320:	f7ff fcb2 	bl	8000c88 <__aeabi_d2f>
 8001324:	4603      	mov	r3, r0
 8001326:	4a34      	ldr	r2, [pc, #208]	; (80013f8 <main+0x228>)
 8001328:	6013      	str	r3, [r2, #0]
		    velocity = roundToAccuracy(velocity);
 800132a:	4b33      	ldr	r3, [pc, #204]	; (80013f8 <main+0x228>)
 800132c:	edd3 7a00 	vldr	s15, [r3]
 8001330:	eeb0 0a67 	vmov.f32	s0, s15
 8001334:	f000 f9a2 	bl	800167c <roundToAccuracy>
 8001338:	eef0 7a40 	vmov.f32	s15, s0
 800133c:	4b2e      	ldr	r3, [pc, #184]	; (80013f8 <main+0x228>)
 800133e:	edc3 7a00 	vstr	s15, [r3]

		    MEAS_show_data();
 8001342:	f000 fc4f 	bl	8001be4 <MEAS_show_data>
		}

		if (PB_pressed()) {				// Check if user pushbutton was pressed
 8001346:	f000 fe91 	bl	800206c <PB_pressed>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d01d      	beq.n	800138c <main+0x1bc>
			DAC_active = !DAC_active;	// Toggle DAC on/off
 8001350:	4b2a      	ldr	r3, [pc, #168]	; (80013fc <main+0x22c>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	bf14      	ite	ne
 8001358:	2301      	movne	r3, #1
 800135a:	2300      	moveq	r3, #0
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f083 0301 	eor.w	r3, r3, #1
 8001362:	b2db      	uxtb	r3, r3
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4b24      	ldr	r3, [pc, #144]	; (80013fc <main+0x22c>)
 800136c:	701a      	strb	r2, [r3, #0]
			if (DAC_active) {
 800136e:	4b23      	ldr	r3, [pc, #140]	; (80013fc <main+0x22c>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d005      	beq.n	8001382 <main+0x1b2>
				DAC_init();
 8001376:	f000 fa01 	bl	800177c <DAC_init>
				BSP_LED_On(LED4);
 800137a:	2001      	movs	r0, #1
 800137c:	f001 fbaa 	bl	8002ad4 <BSP_LED_On>
 8001380:	e004      	b.n	800138c <main+0x1bc>
			} else {
				DAC_reset();
 8001382:	f000 f9e5 	bl	8001750 <DAC_reset>
				BSP_LED_Off(LED4);
 8001386:	2001      	movs	r0, #1
 8001388:	f001 fbbe 	bl	8002b08 <BSP_LED_Off>
			}
		}

		/* Comment next line if touchscreen interrupt is enabled */
		MENU_check_transition();
 800138c:	f000 fd56 	bl	8001e3c <MENU_check_transition>

		switch (MENU_get_transition()) {	// Handle user menu choice
 8001390:	f000 fd42 	bl	8001e18 <MENU_get_transition>
 8001394:	4603      	mov	r3, r0
 8001396:	2b06      	cmp	r3, #6
 8001398:	d81c      	bhi.n	80013d4 <main+0x204>
 800139a:	a201      	add	r2, pc, #4	; (adr r2, 80013a0 <main+0x1d0>)
 800139c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a0:	080013bd 	.word	0x080013bd
 80013a4:	080013d5 	.word	0x080013d5
 80013a8:	080013d5 	.word	0x080013d5
 80013ac:	080013cb 	.word	0x080013cb
 80013b0:	080013d5 	.word	0x080013d5
 80013b4:	080013d5 	.word	0x080013d5
 80013b8:	080013d5 	.word	0x080013d5
		case MENU_NONE:					// No transition => do nothing
			break;
		case MENU_ZERO:
			ADC1_IN13_ADC2_IN11_dual_init();
 80013bc:	f000 fa70 	bl	80018a0 <ADC1_IN13_ADC2_IN11_dual_init>
			ADC1_IN13_ADC2_IN11_dual_start();
 80013c0:	f000 fb18 	bl	80019f4 <ADC1_IN13_ADC2_IN11_dual_start>
			DMA2_Stream4_IRQHandler();
 80013c4:	f000 fb8e 	bl	8001ae4 <DMA2_Stream4_IRQHandler>

			break;
 80013c8:	e005      	b.n	80013d6 <main+0x206>
		case MENU_ONE:
			break;
		case MENU_TWO:
			break;
		case MENU_THREE:
			ADC1_IN13_ADC2_IN11_dual_init();
 80013ca:	f000 fa69 	bl	80018a0 <ADC1_IN13_ADC2_IN11_dual_init>
			ADC1_IN13_ADC2_IN11_dual_start();
 80013ce:	f000 fb11 	bl	80019f4 <ADC1_IN13_ADC2_IN11_dual_start>
			break;
 80013d2:	e000      	b.n	80013d6 <main+0x206>
		case MENU_FOUR:
			break;
		case MENU_FIVE:
			break;
		default:						// Should never occur
			break;
 80013d4:	bf00      	nop
		}

		HAL_Delay(200);					// Wait or sleep
 80013d6:	20c8      	movs	r0, #200	; 0xc8
 80013d8:	f002 ff9a 	bl	8004310 <HAL_Delay>
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 80013dc:	e733      	b.n	8001246 <main+0x76>
 80013de:	bf00      	nop
 80013e0:	cccccccd 	.word	0xcccccccd
 80013e4:	400ccccc 	.word	0x400ccccc
 80013e8:	200002b8 	.word	0x200002b8
 80013ec:	200006cc 	.word	0x200006cc
 80013f0:	200002cc 	.word	0x200002cc
 80013f4:	3c4ca888 	.word	0x3c4ca888
 80013f8:	200002c8 	.word	0x200002c8
 80013fc:	200006cd 	.word	0x200006cd

08001400 <SystemClock_Config>:

/** ***************************************************************************
 * @brief System Clock Configuration
 *
 *****************************************************************************/
static void SystemClock_Config(void){
 8001400:	b580      	push	{r7, lr}
 8001402:	b0a0      	sub	sp, #128	; 0x80
 8001404:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001406:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800140a:	2230      	movs	r2, #48	; 0x30
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f008 f824 	bl	800945c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001414:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001424:	f107 030c 	add.w	r3, r7, #12
 8001428:	2230      	movs	r2, #48	; 0x30
 800142a:	2100      	movs	r1, #0
 800142c:	4618      	mov	r0, r3
 800142e:	f008 f815 	bl	800945c <memset>
	/* Configure the main internal regulator output voltage */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	60bb      	str	r3, [r7, #8]
 8001436:	4b2e      	ldr	r3, [pc, #184]	; (80014f0 <SystemClock_Config+0xf0>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143a:	4a2d      	ldr	r2, [pc, #180]	; (80014f0 <SystemClock_Config+0xf0>)
 800143c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001440:	6413      	str	r3, [r2, #64]	; 0x40
 8001442:	4b2b      	ldr	r3, [pc, #172]	; (80014f0 <SystemClock_Config+0xf0>)
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144a:	60bb      	str	r3, [r7, #8]
 800144c:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800144e:	2300      	movs	r3, #0
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	4b28      	ldr	r3, [pc, #160]	; (80014f4 <SystemClock_Config+0xf4>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a27      	ldr	r2, [pc, #156]	; (80014f4 <SystemClock_Config+0xf4>)
 8001458:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800145c:	6013      	str	r3, [r2, #0]
 800145e:	4b25      	ldr	r3, [pc, #148]	; (80014f4 <SystemClock_Config+0xf4>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]
	/* Initialize High Speed External Oscillator and PLL circuits */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800146a:	2301      	movs	r3, #1
 800146c:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800146e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001472:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001474:	2302      	movs	r3, #2
 8001476:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001478:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800147c:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800147e:	2308      	movs	r3, #8
 8001480:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001482:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001486:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001488:	2302      	movs	r3, #2
 800148a:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800148c:	2307      	movs	r3, #7
 800148e:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001490:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001494:	4618      	mov	r0, r3
 8001496:	f005 f98d 	bl	80067b4 <HAL_RCC_OscConfig>
	/* Initialize gates and clock dividers for CPU, AHB and APB busses */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800149a:	230f      	movs	r3, #15
 800149c:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800149e:	2302      	movs	r3, #2
 80014a0:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a2:	2300      	movs	r3, #0
 80014a4:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014aa:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b0:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80014b2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80014b6:	2105      	movs	r1, #5
 80014b8:	4618      	mov	r0, r3
 80014ba:	f005 fbe9 	bl	8006c90 <HAL_RCC_ClockConfig>
	/* Initialize PLL and clock divider for the LCD */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80014be:	2308      	movs	r3, #8
 80014c0:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80014c2:	23c0      	movs	r3, #192	; 0xc0
 80014c4:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80014c6:	2304      	movs	r3, #4
 80014c8:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80014ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014ce:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	4618      	mov	r0, r3
 80014d6:	f005 fde7 	bl	80070a8 <HAL_RCCEx_PeriphCLKConfig>
	/* Set clock prescaler for ADCs */
	ADC->CCR |= ADC_CCR_ADCPRE_0;
 80014da:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <SystemClock_Config+0xf8>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	4a06      	ldr	r2, [pc, #24]	; (80014f8 <SystemClock_Config+0xf8>)
 80014e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e4:	6053      	str	r3, [r2, #4]
}
 80014e6:	bf00      	nop
 80014e8:	3780      	adds	r7, #128	; 0x80
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40007000 	.word	0x40007000
 80014f8:	40012300 	.word	0x40012300

080014fc <gyro_disable>:
 * @n PF8 is also reconfigured.
 * @n An other solution would be to remove the GYRO
 * from the microcontroller board by unsoldering it.
 *****************************************************************************/
static void gyro_disable(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 8001502:	2300      	movs	r3, #0
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	4b2a      	ldr	r3, [pc, #168]	; (80015b0 <gyro_disable+0xb4>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	4a29      	ldr	r2, [pc, #164]	; (80015b0 <gyro_disable+0xb4>)
 800150c:	f043 0304 	orr.w	r3, r3, #4
 8001510:	6313      	str	r3, [r2, #48]	; 0x30
 8001512:	4b27      	ldr	r3, [pc, #156]	; (80015b0 <gyro_disable+0xb4>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	f003 0304 	and.w	r3, r3, #4
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
	/* Disable PC1 and PF8 first */
	GPIOC->MODER &= ~GPIO_MODER_MODER1_Msk;	// Reset mode for PC1
 800151e:	4b25      	ldr	r3, [pc, #148]	; (80015b4 <gyro_disable+0xb8>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a24      	ldr	r2, [pc, #144]	; (80015b4 <gyro_disable+0xb8>)
 8001524:	f023 030c 	bic.w	r3, r3, #12
 8001528:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= 1UL << GPIO_MODER_MODER1_Pos;	// Set PC1 as output
 800152a:	4b22      	ldr	r3, [pc, #136]	; (80015b4 <gyro_disable+0xb8>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a21      	ldr	r2, [pc, #132]	; (80015b4 <gyro_disable+0xb8>)
 8001530:	f043 0304 	orr.w	r3, r3, #4
 8001534:	6013      	str	r3, [r2, #0]
	GPIOC->BSRR |= GPIO_BSRR_BR1;		// Set GYRO (CS) to 0 for a short time
 8001536:	4b1f      	ldr	r3, [pc, #124]	; (80015b4 <gyro_disable+0xb8>)
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	4a1e      	ldr	r2, [pc, #120]	; (80015b4 <gyro_disable+0xb8>)
 800153c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001540:	6193      	str	r3, [r2, #24]
	HAL_Delay(10);						// Wait some time
 8001542:	200a      	movs	r0, #10
 8001544:	f002 fee4 	bl	8004310 <HAL_Delay>
	GPIOC->MODER |= 3UL << GPIO_MODER_MODER1_Pos;	// Analog PC1 = ADC123_IN11
 8001548:	4b1a      	ldr	r3, [pc, #104]	; (80015b4 <gyro_disable+0xb8>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a19      	ldr	r2, [pc, #100]	; (80015b4 <gyro_disable+0xb8>)
 800154e:	f043 030c 	orr.w	r3, r3, #12
 8001552:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 8001554:	2300      	movs	r3, #0
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <gyro_disable+0xb4>)
 800155a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155c:	4a14      	ldr	r2, [pc, #80]	; (80015b0 <gyro_disable+0xb4>)
 800155e:	f043 0320 	orr.w	r3, r3, #32
 8001562:	6313      	str	r3, [r2, #48]	; 0x30
 8001564:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <gyro_disable+0xb4>)
 8001566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001568:	f003 0320 	and.w	r3, r3, #32
 800156c:	603b      	str	r3, [r7, #0]
 800156e:	683b      	ldr	r3, [r7, #0]
	GPIOF->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8_Msk;	// Reset speed of PF8
 8001570:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <gyro_disable+0xbc>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	4a10      	ldr	r2, [pc, #64]	; (80015b8 <gyro_disable+0xbc>)
 8001576:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800157a:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;	// Reset alternate function of PF8
 800157c:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <gyro_disable+0xbc>)
 800157e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001580:	4a0d      	ldr	r2, [pc, #52]	; (80015b8 <gyro_disable+0xbc>)
 8001582:	f023 030f 	bic.w	r3, r3, #15
 8001586:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOF->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk;	// Reset pulup/down of PF8
 8001588:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <gyro_disable+0xbc>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	4a0a      	ldr	r2, [pc, #40]	; (80015b8 <gyro_disable+0xbc>)
 800158e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001592:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);						// Wait some time
 8001594:	200a      	movs	r0, #10
 8001596:	f002 febb 	bl	8004310 <HAL_Delay>
	GPIOF->MODER |= 3UL << GPIO_MODER_MODER8_Pos; // Analog mode PF8 = ADC3_IN4
 800159a:	4b07      	ldr	r3, [pc, #28]	; (80015b8 <gyro_disable+0xbc>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a06      	ldr	r2, [pc, #24]	; (80015b8 <gyro_disable+0xbc>)
 80015a0:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80015a4:	6013      	str	r3, [r2, #0]
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020800 	.word	0x40020800
 80015b8:	40021400 	.word	0x40021400

080015bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	db0b      	blt.n	80015e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	f003 021f 	and.w	r2, r3, #31
 80015d4:	4907      	ldr	r1, [pc, #28]	; (80015f4 <__NVIC_EnableIRQ+0x38>)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	095b      	lsrs	r3, r3, #5
 80015dc:	2001      	movs	r0, #1
 80015de:	fa00 f202 	lsl.w	r2, r0, r2
 80015e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000e100 	.word	0xe000e100

080015f8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	2b00      	cmp	r3, #0
 8001608:	db12      	blt.n	8001630 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	f003 021f 	and.w	r2, r3, #31
 8001610:	490a      	ldr	r1, [pc, #40]	; (800163c <__NVIC_DisableIRQ+0x44>)
 8001612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001616:	095b      	lsrs	r3, r3, #5
 8001618:	2001      	movs	r0, #1
 800161a:	fa00 f202 	lsl.w	r2, r0, r2
 800161e:	3320      	adds	r3, #32
 8001620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001624:	f3bf 8f4f 	dsb	sy
}
 8001628:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800162a:	f3bf 8f6f 	isb	sy
}
 800162e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	e000e100 	.word	0xe000e100

08001640 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	2b00      	cmp	r3, #0
 8001650:	db0c      	blt.n	800166c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	f003 021f 	and.w	r2, r3, #31
 8001658:	4907      	ldr	r1, [pc, #28]	; (8001678 <__NVIC_ClearPendingIRQ+0x38>)
 800165a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	2001      	movs	r0, #1
 8001662:	fa00 f202 	lsl.w	r2, r0, r2
 8001666:	3360      	adds	r3, #96	; 0x60
 8001668:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	e000e100 	.word	0xe000e100

0800167c <roundToAccuracy>:

/******************************************************************************
 * Functions
 *****************************************************************************/

float32_t roundToAccuracy(float32_t num) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	ed87 0a01 	vstr	s0, [r7, #4]
    return roundf(num / 0.3f) * 0.3f;
 8001686:	edd7 7a01 	vldr	s15, [r7, #4]
 800168a:	eddf 6a09 	vldr	s13, [pc, #36]	; 80016b0 <roundToAccuracy+0x34>
 800168e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001692:	eeb0 0a47 	vmov.f32	s0, s14
 8001696:	f00a fddf 	bl	800c258 <roundf>
 800169a:	eef0 7a40 	vmov.f32	s15, s0
 800169e:	ed9f 7a04 	vldr	s14, [pc, #16]	; 80016b0 <roundToAccuracy+0x34>
 80016a2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80016a6:	eeb0 0a67 	vmov.f32	s0, s15
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	3e99999a 	.word	0x3e99999a

080016b4 <MEAS_GPIO_analog_init>:
 * - ADC123_IN13 = GPIO PC3
 * - ADC12_IN5 = GPIO PA5
 * - DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 *****************************************************************************/
void MEAS_GPIO_analog_init(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	4b20      	ldr	r3, [pc, #128]	; (8001740 <MEAS_GPIO_analog_init+0x8c>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a1f      	ldr	r2, [pc, #124]	; (8001740 <MEAS_GPIO_analog_init+0x8c>)
 80016c4:	f043 0320 	orr.w	r3, r3, #32
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <MEAS_GPIO_analog_init+0x8c>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f003 0320 	and.w	r3, r3, #32
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
	GPIOF->MODER |= (3UL << GPIO_MODER_MODER6_Pos);	// Analog PF6 = ADC3_IN4
 80016d6:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <MEAS_GPIO_analog_init+0x90>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a1a      	ldr	r2, [pc, #104]	; (8001744 <MEAS_GPIO_analog_init+0x90>)
 80016dc:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80016e0:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	4b16      	ldr	r3, [pc, #88]	; (8001740 <MEAS_GPIO_analog_init+0x8c>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a15      	ldr	r2, [pc, #84]	; (8001740 <MEAS_GPIO_analog_init+0x8c>)
 80016ec:	f043 0304 	orr.w	r3, r3, #4
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b13      	ldr	r3, [pc, #76]	; (8001740 <MEAS_GPIO_analog_init+0x8c>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f003 0304 	and.w	r3, r3, #4
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	68bb      	ldr	r3, [r7, #8]
	GPIOC->MODER |= (3UL << GPIO_MODER_MODER3_Pos);	// Analog PC3 = ADC123_IN13
 80016fe:	4b12      	ldr	r3, [pc, #72]	; (8001748 <MEAS_GPIO_analog_init+0x94>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a11      	ldr	r2, [pc, #68]	; (8001748 <MEAS_GPIO_analog_init+0x94>)
 8001704:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001708:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <MEAS_GPIO_analog_init+0x8c>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <MEAS_GPIO_analog_init+0x8c>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b09      	ldr	r3, [pc, #36]	; (8001740 <MEAS_GPIO_analog_init+0x8c>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (3UL << GPIO_MODER_MODER5_Pos);	// Analog PA5 ADC12_IN5
 8001726:	4b09      	ldr	r3, [pc, #36]	; (800174c <MEAS_GPIO_analog_init+0x98>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a08      	ldr	r2, [pc, #32]	; (800174c <MEAS_GPIO_analog_init+0x98>)
 800172c:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001730:	6013      	str	r3, [r2, #0]
}
 8001732:	bf00      	nop
 8001734:	3714      	adds	r7, #20
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	40023800 	.word	0x40023800
 8001744:	40021400 	.word	0x40021400
 8001748:	40020800 	.word	0x40020800
 800174c:	40020000 	.word	0x40020000

08001750 <DAC_reset>:
/** ***************************************************************************
 * @brief Resets the DAC
 *
 * when it is no longer used.
 *****************************************************************************/
void DAC_reset(void) {
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
	RCC->APB1RSTR |= RCC_APB1RSTR_DACRST;	// Reset the DAC
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <DAC_reset+0x28>)
 8001756:	6a1b      	ldr	r3, [r3, #32]
 8001758:	4a07      	ldr	r2, [pc, #28]	; (8001778 <DAC_reset+0x28>)
 800175a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800175e:	6213      	str	r3, [r2, #32]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DACRST;	// Release reset of the DAC
 8001760:	4b05      	ldr	r3, [pc, #20]	; (8001778 <DAC_reset+0x28>)
 8001762:	6a1b      	ldr	r3, [r3, #32]
 8001764:	4a04      	ldr	r2, [pc, #16]	; (8001778 <DAC_reset+0x28>)
 8001766:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800176a:	6213      	str	r3, [r2, #32]
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	40023800 	.word	0x40023800

0800177c <DAC_init>:
 * The output used is DAC_OUT2 = GPIO PA5
 * @n As DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 * it is possible to monitor the output voltage DAC_OUT2 by the input ADC12_IN5.
 *****************************************************************************/
void DAC_init(void)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
	__HAL_RCC_DAC_CLK_ENABLE();			// Enable Clock for DAC
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <DAC_init+0x3c>)
 8001788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178a:	4a0b      	ldr	r2, [pc, #44]	; (80017b8 <DAC_init+0x3c>)
 800178c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001790:	6413      	str	r3, [r2, #64]	; 0x40
 8001792:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <DAC_init+0x3c>)
 8001794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001796:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
	DAC->CR |= DAC_CR_EN2;				// Enable DAC output 2
 800179e:	4b07      	ldr	r3, [pc, #28]	; (80017bc <DAC_init+0x40>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a06      	ldr	r2, [pc, #24]	; (80017bc <DAC_init+0x40>)
 80017a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017a8:	6013      	str	r3, [r2, #0]
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	40023800 	.word	0x40023800
 80017bc:	40007400 	.word	0x40007400

080017c0 <DAC_increment>:

/** ***************************************************************************
 * @brief Increment the DAC value and write it to the output
 *
 *****************************************************************************/
void DAC_increment(void) {
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
	DAC_sample += 20;				// Increment DAC output
 80017c4:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <DAC_increment+0x30>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	3314      	adds	r3, #20
 80017ca:	4a09      	ldr	r2, [pc, #36]	; (80017f0 <DAC_increment+0x30>)
 80017cc:	6013      	str	r3, [r2, #0]
	if (DAC_sample >= (1UL << ADC_DAC_RES)) { DAC_sample = 0; }	// Go to 0
 80017ce:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <DAC_increment+0x30>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80017d6:	d302      	bcc.n	80017de <DAC_increment+0x1e>
 80017d8:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <DAC_increment+0x30>)
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
	DAC->DHR12R2 = DAC_sample;		// Write new DAC output value
 80017de:	4a05      	ldr	r2, [pc, #20]	; (80017f4 <DAC_increment+0x34>)
 80017e0:	4b03      	ldr	r3, [pc, #12]	; (80017f0 <DAC_increment+0x30>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	6153      	str	r3, [r2, #20]
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	200007d4 	.word	0x200007d4
 80017f4:	40007400 	.word	0x40007400

080017f8 <ADC_reset>:
/** ***************************************************************************
 * @brief Resets the ADCs and the timer
 *
 * to make sure the different demos do not interfere.
 *****************************************************************************/
void ADC_reset(void) {
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
	RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;	// Reset ADCs
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <ADC_reset+0x38>)
 80017fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <ADC_reset+0x38>)
 8001802:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001806:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;	// Release reset of ADCs
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <ADC_reset+0x38>)
 800180a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180c:	4a08      	ldr	r2, [pc, #32]	; (8001830 <ADC_reset+0x38>)
 800180e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001812:	6253      	str	r3, [r2, #36]	; 0x24
	TIM2->CR1 &= ~TIM_CR1_CEN;				// Disable timer
 8001814:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800181e:	f023 0301 	bic.w	r3, r3, #1
 8001822:	6013      	str	r3, [r2, #0]
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800

08001834 <MEAS_timer_init>:
 * @brief Configure the timer to trigger the ADC(s)
 *
 * @note For debugging purposes the timer interrupt might be useful.
 *****************************************************************************/
void MEAS_timer_init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM2_CLK_ENABLE();		// Enable Clock for TIM2
 800183a:	2300      	movs	r3, #0
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	4b17      	ldr	r3, [pc, #92]	; (800189c <MEAS_timer_init+0x68>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	4a16      	ldr	r2, [pc, #88]	; (800189c <MEAS_timer_init+0x68>)
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	6413      	str	r3, [r2, #64]	; 0x40
 800184a:	4b14      	ldr	r3, [pc, #80]	; (800189c <MEAS_timer_init+0x68>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]
	TIM2->PSC = TIM_PRESCALE;			// Prescaler for clock freq. = 1MHz
 8001856:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800185a:	f243 62af 	movw	r2, #13999	; 0x36af
 800185e:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = TIM_TOP;				// Auto reload = counter top value
 8001860:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001864:	2209      	movs	r2, #9
 8001866:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR2 |= TIM_CR2_MMS_1; 		// TRGO on update
 8001868:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001872:	f043 0320 	orr.w	r3, r3, #32
 8001876:	6053      	str	r3, [r2, #4]
	/* If timer interrupt is not needed, comment the following lines */
	TIM2->DIER |= TIM_DIER_UIE;			// Enable update interrupt
 8001878:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001882:	f043 0301 	orr.w	r3, r3, #1
 8001886:	60d3      	str	r3, [r2, #12]
	NVIC_ClearPendingIRQ(TIM2_IRQn);	// Clear pending interrupt on line 0
 8001888:	201c      	movs	r0, #28
 800188a:	f7ff fed9 	bl	8001640 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM2_IRQn);			// Enable interrupt line 0 in the NVIC
 800188e:	201c      	movs	r0, #28
 8001890:	f7ff fe94 	bl	80015bc <__NVIC_EnableIRQ>
}
 8001894:	bf00      	nop
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40023800 	.word	0x40023800

080018a0 <ADC1_IN13_ADC2_IN11_dual_init>:
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input used with ADC1 is ADC123_IN13 = GPIO PC3
 * @n The input used with ADC2 is ADC12_IN11 = GPIO PC1
 *****************************************************************************/
void ADC1_IN13_ADC2_IN11_dual_init(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// Only 1 input is converted
 80018a6:	4b4a      	ldr	r3, [pc, #296]	; (80019d0 <ADC1_IN13_ADC2_IN11_dual_init+0x130>)
 80018a8:	2202      	movs	r2, #2
 80018aa:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC1_CLK_ENABLE();		// Enable Clock for ADC1
 80018ac:	2300      	movs	r3, #0
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	4b48      	ldr	r3, [pc, #288]	; (80019d4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b4:	4a47      	ldr	r2, [pc, #284]	; (80019d4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018ba:	6453      	str	r3, [r2, #68]	; 0x44
 80018bc:	4b45      	ldr	r3, [pc, #276]	; (80019d4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 80018c8:	2300      	movs	r3, #0
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	4b41      	ldr	r3, [pc, #260]	; (80019d4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d0:	4a40      	ldr	r2, [pc, #256]	; (80019d4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018d6:	6453      	str	r3, [r2, #68]	; 0x44
 80018d8:	4b3e      	ldr	r3, [pc, #248]	; (80019d4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	68bb      	ldr	r3, [r7, #8]
	ADC->CCR |= ADC_CCR_DMA_1;			// Enable DMA mode 2 = dual DMA
 80018e4:	4b3c      	ldr	r3, [pc, #240]	; (80019d8 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	4a3b      	ldr	r2, [pc, #236]	; (80019d8 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018ee:	6053      	str	r3, [r2, #4]
	ADC->CCR |= ADC_CCR_MULTI_1 | ADC_CCR_MULTI_2; // ADC1 and ADC2
 80018f0:	4b39      	ldr	r3, [pc, #228]	; (80019d8 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	4a38      	ldr	r2, [pc, #224]	; (80019d8 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018f6:	f043 0306 	orr.w	r3, r3, #6
 80018fa:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 80018fc:	4b37      	ldr	r3, [pc, #220]	; (80019dc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	4a36      	ldr	r2, [pc, #216]	; (80019dc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 8001902:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001906:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8001908:	4b34      	ldr	r3, [pc, #208]	; (80019dc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	4a33      	ldr	r2, [pc, #204]	; (80019dc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 800190e:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8001912:	6093      	str	r3, [r2, #8]
	ADC1->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8001914:	4b31      	ldr	r3, [pc, #196]	; (80019dc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 8001916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001918:	4a30      	ldr	r2, [pc, #192]	; (80019dc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 800191a:	f043 030d 	orr.w	r3, r3, #13
 800191e:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (11UL << ADC_SQR3_SQ1_Pos);	// Input 11 = first conversion
 8001920:	4b2f      	ldr	r3, [pc, #188]	; (80019e0 <ADC1_IN13_ADC2_IN11_dual_init+0x140>)
 8001922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001924:	4a2e      	ldr	r2, [pc, #184]	; (80019e0 <ADC1_IN13_ADC2_IN11_dual_init+0x140>)
 8001926:	f043 030b 	orr.w	r3, r3, #11
 800192a:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 800192c:	2300      	movs	r3, #0
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	4b28      	ldr	r3, [pc, #160]	; (80019d4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001934:	4a27      	ldr	r2, [pc, #156]	; (80019d4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001936:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800193a:	6313      	str	r3, [r2, #48]	; 0x30
 800193c:	4b25      	ldr	r3, [pc, #148]	; (80019d4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 800193e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001940:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001944:	607b      	str	r3, [r7, #4]
 8001946:	687b      	ldr	r3, [r7, #4]
	DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 4
 8001948:	4b26      	ldr	r3, [pc, #152]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a25      	ldr	r2, [pc, #148]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800194e:	f023 0301 	bic.w	r3, r3, #1
 8001952:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001954:	bf00      	nop
 8001956:	4b23      	ldr	r3, [pc, #140]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f9      	bne.n	8001956 <ADC1_IN13_ADC2_IN11_dual_init+0xb6>
	DMA2->HIFCR |= DMA_HIFCR_CTCIF4;	// Clear transfer complete interrupt fl.
 8001962:	4b21      	ldr	r3, [pc, #132]	; (80019e8 <ADC1_IN13_ADC2_IN11_dual_init+0x148>)
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	4a20      	ldr	r2, [pc, #128]	; (80019e8 <ADC1_IN13_ADC2_IN11_dual_init+0x148>)
 8001968:	f043 0320 	orr.w	r3, r3, #32
 800196c:	60d3      	str	r3, [r2, #12]
	DMA2_Stream4->CR |= (0UL << DMA_SxCR_CHSEL_Pos);	// Select channel 0
 800196e:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001970:	4a1c      	ldr	r2, [pc, #112]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PL_1;		// Priority high
 8001976:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a1a      	ldr	r2, [pc, #104]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800197c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001980:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8001982:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a17      	ldr	r2, [pc, #92]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001988:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800198c:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a14      	ldr	r2, [pc, #80]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001994:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001998:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 800199a:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a11      	ldr	r2, [pc, #68]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019a4:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 80019a6:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a0e      	ldr	r2, [pc, #56]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019ac:	f043 0310 	orr.w	r3, r3, #16
 80019b0:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->NDTR = ADC_NUMS;		// Number of data items to transfer
 80019b2:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019b4:	2240      	movs	r2, #64	; 0x40
 80019b6:	605a      	str	r2, [r3, #4]
	DMA2_Stream4->PAR = (uint32_t)&ADC->CDR;	// Peripheral register address
 80019b8:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019ba:	4a0c      	ldr	r2, [pc, #48]	; (80019ec <ADC1_IN13_ADC2_IN11_dual_init+0x14c>)
 80019bc:	609a      	str	r2, [r3, #8]
	DMA2_Stream4->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019c0:	4a0b      	ldr	r2, [pc, #44]	; (80019f0 <ADC1_IN13_ADC2_IN11_dual_init+0x150>)
 80019c2:	60da      	str	r2, [r3, #12]
}
 80019c4:	bf00      	nop
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	20000000 	.word	0x20000000
 80019d4:	40023800 	.word	0x40023800
 80019d8:	40012300 	.word	0x40012300
 80019dc:	40012000 	.word	0x40012000
 80019e0:	40012100 	.word	0x40012100
 80019e4:	40026470 	.word	0x40026470
 80019e8:	40026400 	.word	0x40026400
 80019ec:	40012308 	.word	0x40012308
 80019f0:	200006d4 	.word	0x200006d4

080019f4 <ADC1_IN13_ADC2_IN11_dual_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC1_IN13_ADC2_IN11_dual_start(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
	DMA2_Stream4->CR |= DMA_SxCR_EN;	// Enable DMA
 80019f8:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <ADC1_IN13_ADC2_IN11_dual_start+0x48>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a0f      	ldr	r2, [pc, #60]	; (8001a3c <ADC1_IN13_ADC2_IN11_dual_start+0x48>)
 80019fe:	f043 0301 	orr.w	r3, r3, #1
 8001a02:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);	// Clear pending DMA interrupt
 8001a04:	203c      	movs	r0, #60	; 0x3c
 8001a06:	f7ff fe1b 	bl	8001640 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream4_IRQn);	// Enable DMA interrupt in the NVIC
 8001a0a:	203c      	movs	r0, #60	; 0x3c
 8001a0c:	f7ff fdd6 	bl	80015bc <__NVIC_EnableIRQ>
	ADC1->CR2 |= ADC_CR2_ADON;			// Enable ADC1
 8001a10:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <ADC1_IN13_ADC2_IN11_dual_start+0x4c>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	4a0a      	ldr	r2, [pc, #40]	; (8001a40 <ADC1_IN13_ADC2_IN11_dual_start+0x4c>)
 8001a16:	f043 0301 	orr.w	r3, r3, #1
 8001a1a:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 8001a1c:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <ADC1_IN13_ADC2_IN11_dual_start+0x50>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	4a08      	ldr	r2, [pc, #32]	; (8001a44 <ADC1_IN13_ADC2_IN11_dual_start+0x50>)
 8001a22:	f043 0301 	orr.w	r3, r3, #1
 8001a26:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8001a28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a32:	f043 0301 	orr.w	r3, r3, #1
 8001a36:	6013      	str	r3, [r2, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40026470 	.word	0x40026470
 8001a40:	40012000 	.word	0x40012000
 8001a44:	40012100 	.word	0x40012100

08001a48 <TIM2_IRQHandler>:
 *
 * @note This interrupt handler was only used for debugging purposes
 * and to increment the DAC value.
 *****************************************************************************/
void TIM2_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;			// Clear pending interrupt flag
 8001a4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a56:	f023 0301 	bic.w	r3, r3, #1
 8001a5a:	6113      	str	r3, [r2, #16]
	if (DAC_active) {
 8001a5c:	4b03      	ldr	r3, [pc, #12]	; (8001a6c <TIM2_IRQHandler+0x24>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <TIM2_IRQHandler+0x20>
		DAC_increment();
 8001a64:	f7ff feac 	bl	80017c0 <DAC_increment>
	}
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	200006cd 	.word	0x200006cd

08001a70 <ADC_IRQHandler>:
 *
 * Reads one sample from the ADC3 DataRegister and transfers it to a buffer.
 * @n Stops when ADC_NUMS samples have been read.
 *****************************************************************************/
void ADC_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
	if (ADC3->SR & ADC_SR_EOC) {		// Check if ADC3 end of conversion
 8001a74:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <ADC_IRQHandler+0x64>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d026      	beq.n	8001ace <ADC_IRQHandler+0x5e>
		ADC_samples[ADC_sample_count++] = ADC3->DR;	// Read input channel 1 only
 8001a80:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <ADC_IRQHandler+0x64>)
 8001a82:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001a84:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <ADC_IRQHandler+0x68>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	1c5a      	adds	r2, r3, #1
 8001a8a:	4913      	ldr	r1, [pc, #76]	; (8001ad8 <ADC_IRQHandler+0x68>)
 8001a8c:	600a      	str	r2, [r1, #0]
 8001a8e:	ee07 0a90 	vmov	s15, r0
 8001a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a96:	4a11      	ldr	r2, [pc, #68]	; (8001adc <ADC_IRQHandler+0x6c>)
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	4413      	add	r3, r2
 8001a9c:	edc3 7a00 	vstr	s15, [r3]
		if (ADC_sample_count >= ADC_NUMS) {		// Buffer full
 8001aa0:	4b0d      	ldr	r3, [pc, #52]	; (8001ad8 <ADC_IRQHandler+0x68>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2b3f      	cmp	r3, #63	; 0x3f
 8001aa6:	d912      	bls.n	8001ace <ADC_IRQHandler+0x5e>
			TIM2->CR1 &= ~TIM_CR1_CEN;	// Disable timer
 8001aa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ab2:	f023 0301 	bic.w	r3, r3, #1
 8001ab6:	6013      	str	r3, [r2, #0]
			ADC3->CR2 &= ~ADC_CR2_ADON;	// Disable ADC3
 8001ab8:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <ADC_IRQHandler+0x64>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	4a05      	ldr	r2, [pc, #20]	; (8001ad4 <ADC_IRQHandler+0x64>)
 8001abe:	f023 0301 	bic.w	r3, r3, #1
 8001ac2:	6093      	str	r3, [r2, #8]
			ADC_reset();
 8001ac4:	f7ff fe98 	bl	80017f8 <ADC_reset>
			MEAS_data_ready = true;
 8001ac8:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <ADC_IRQHandler+0x70>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	701a      	strb	r2, [r3, #0]
		}

	}
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40012200 	.word	0x40012200
 8001ad8:	200006d0 	.word	0x200006d0
 8001adc:	200006d4 	.word	0x200006d4
 8001ae0:	200006cc 	.word	0x200006cc

08001ae4 <DMA2_Stream4_IRQHandler>:
 * @note In dual ADC mode two values are combined (packed) in a single uint32_t
 * ADC_CDR[31:0] = ADC2_DR[15:0] | ADC1_DR[15:0]
 * and are therefore extracted before further processing.
 *****************************************************************************/
void DMA2_Stream4_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
	if (DMA2->HISR & DMA_HISR_TCIF4) {	// Stream4 transfer compl. interrupt f.
 8001aea:	4b37      	ldr	r3, [pc, #220]	; (8001bc8 <DMA2_Stream4_IRQHandler+0xe4>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f003 0320 	and.w	r3, r3, #32
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d063      	beq.n	8001bbe <DMA2_Stream4_IRQHandler+0xda>
		NVIC_DisableIRQ(DMA2_Stream4_IRQn);	// Disable DMA interrupt in the NVIC
 8001af6:	203c      	movs	r0, #60	; 0x3c
 8001af8:	f7ff fd7e 	bl	80015f8 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);// Clear pending DMA interrupt
 8001afc:	203c      	movs	r0, #60	; 0x3c
 8001afe:	f7ff fd9f 	bl	8001640 <__NVIC_ClearPendingIRQ>
		DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8001b02:	4b32      	ldr	r3, [pc, #200]	; (8001bcc <DMA2_Stream4_IRQHandler+0xe8>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a31      	ldr	r2, [pc, #196]	; (8001bcc <DMA2_Stream4_IRQHandler+0xe8>)
 8001b08:	f023 0301 	bic.w	r3, r3, #1
 8001b0c:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001b0e:	bf00      	nop
 8001b10:	4b2e      	ldr	r3, [pc, #184]	; (8001bcc <DMA2_Stream4_IRQHandler+0xe8>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1f9      	bne.n	8001b10 <DMA2_Stream4_IRQHandler+0x2c>
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4;// Clear transfer complete interrupt fl.
 8001b1c:	4b2a      	ldr	r3, [pc, #168]	; (8001bc8 <DMA2_Stream4_IRQHandler+0xe4>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	4a29      	ldr	r2, [pc, #164]	; (8001bc8 <DMA2_Stream4_IRQHandler+0xe4>)
 8001b22:	f043 0320 	orr.w	r3, r3, #32
 8001b26:	60d3      	str	r3, [r2, #12]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8001b28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b32:	f023 0301 	bic.w	r3, r3, #1
 8001b36:	6013      	str	r3, [r2, #0]
		ADC1->CR2 &= ~ADC_CR2_ADON;		// Disable ADC1
 8001b38:	4b25      	ldr	r3, [pc, #148]	; (8001bd0 <DMA2_Stream4_IRQHandler+0xec>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	4a24      	ldr	r2, [pc, #144]	; (8001bd0 <DMA2_Stream4_IRQHandler+0xec>)
 8001b3e:	f023 0301 	bic.w	r3, r3, #1
 8001b42:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 8001b44:	4b23      	ldr	r3, [pc, #140]	; (8001bd4 <DMA2_Stream4_IRQHandler+0xf0>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	4a22      	ldr	r2, [pc, #136]	; (8001bd4 <DMA2_Stream4_IRQHandler+0xf0>)
 8001b4a:	f023 0301 	bic.w	r3, r3, #1
 8001b4e:	6093      	str	r3, [r2, #8]
		ADC->CCR &= ~ADC_CCR_DMA_1;		// Disable DMA mode
 8001b50:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <DMA2_Stream4_IRQHandler+0xf4>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	4a20      	ldr	r2, [pc, #128]	; (8001bd8 <DMA2_Stream4_IRQHandler+0xf4>)
 8001b56:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001b5a:	6053      	str	r3, [r2, #4]
		/* Extract combined samples */
		for (int32_t i = ADC_NUMS-1; i >= 0; i--) {
 8001b5c:	233f      	movs	r3, #63	; 0x3f
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	e025      	b.n	8001bae <DMA2_Stream4_IRQHandler+0xca>
		    ADC_samples[2*i+1] = (*(int32_t*)&ADC_samples[i] >> 16);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4a1d      	ldr	r2, [pc, #116]	; (8001bdc <DMA2_Stream4_IRQHandler+0xf8>)
 8001b68:	4413      	add	r3, r2
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	141a      	asrs	r2, r3, #16
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	3301      	adds	r3, #1
 8001b74:	ee07 2a90 	vmov	s15, r2
 8001b78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b7c:	4a17      	ldr	r2, [pc, #92]	; (8001bdc <DMA2_Stream4_IRQHandler+0xf8>)
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4413      	add	r3, r2
 8001b82:	edc3 7a00 	vstr	s15, [r3]
		    ADC_samples[2*i]   = (*(int32_t*)&ADC_samples[i] & 0xffff);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4a14      	ldr	r2, [pc, #80]	; (8001bdc <DMA2_Stream4_IRQHandler+0xf8>)
 8001b8c:	4413      	add	r3, r2
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	ee07 2a90 	vmov	s15, r2
 8001b9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b9e:	4a0f      	ldr	r2, [pc, #60]	; (8001bdc <DMA2_Stream4_IRQHandler+0xf8>)
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4413      	add	r3, r2
 8001ba4:	edc3 7a00 	vstr	s15, [r3]
		for (int32_t i = ADC_NUMS-1; i >= 0; i--) {
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	3b01      	subs	r3, #1
 8001bac:	607b      	str	r3, [r7, #4]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	dad6      	bge.n	8001b62 <DMA2_Stream4_IRQHandler+0x7e>
		}
		ADC_reset();
 8001bb4:	f7ff fe20 	bl	80017f8 <ADC_reset>
		MEAS_data_ready = true;
 8001bb8:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <DMA2_Stream4_IRQHandler+0xfc>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	701a      	strb	r2, [r3, #0]
	}
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40026400 	.word	0x40026400
 8001bcc:	40026470 	.word	0x40026470
 8001bd0:	40012000 	.word	0x40012000
 8001bd4:	40012100 	.word	0x40012100
 8001bd8:	40012300 	.word	0x40012300
 8001bdc:	200006d4 	.word	0x200006d4
 8001be0:	200006cc 	.word	0x200006cc

08001be4 <MEAS_show_data>:
 * of signals and results.
 * The code of this function was put into the same file for debugging purposes
 * and should be moved to a separate file in the final version
 * because displaying is not related to measuring.
 *****************************************************************************/
void MEAS_show_data(void) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b094      	sub	sp, #80	; 0x50
 8001be8:	af02      	add	r7, sp, #8

	float32_t v = velocity;
 8001bea:	4b2a      	ldr	r3, [pc, #168]	; (8001c94 <MEAS_show_data+0xb0>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	643b      	str	r3, [r7, #64]	; 0x40
	const uint32_t Y_OFFSET = 260;
 8001bf0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001bf4:	63fb      	str	r3, [r7, #60]	; 0x3c
	const uint32_t X_SIZE = 240;
 8001bf6:	23f0      	movs	r3, #240	; 0xf0
 8001bf8:	63bb      	str	r3, [r7, #56]	; 0x38
//	const uint32_t f = (1 << ADC_DAC_RES) / Y_OFFSET + 1;	// Scaling factor
//	uint32_t data;
//	uint32_t data_last;

	/* Clear the display */
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001bfa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bfe:	f001 fc2f 	bl	8003460 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, X_SIZE, Y_OFFSET+1);
 8001c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	2100      	movs	r1, #0
 8001c10:	2000      	movs	r0, #0
 8001c12:	f001 fd9b 	bl	800374c <BSP_LCD_FillRect>
	/* Write first 2 samples as numbers */
	BSP_LCD_SetFont(&Font16);
 8001c16:	4820      	ldr	r0, [pc, #128]	; (8001c98 <MEAS_show_data+0xb4>)
 8001c18:	f001 fc54 	bl	80034c4 <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c20:	f001 fc36 	bl	8003490 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001c24:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001c28:	f001 fc1a 	bl	8003460 <BSP_LCD_SetTextColor>
	char text[50];
	snprintf(text, 50, "velocity: %.1f km/h", v);
 8001c2c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001c2e:	f7fe fcfb 	bl	8000628 <__aeabi_f2d>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	1d38      	adds	r0, r7, #4
 8001c38:	e9cd 2300 	strd	r2, r3, [sp]
 8001c3c:	4a17      	ldr	r2, [pc, #92]	; (8001c9c <MEAS_show_data+0xb8>)
 8001c3e:	2132      	movs	r1, #50	; 0x32
 8001c40:	f008 f87e 	bl	8009d40 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 50, (uint8_t *)text, CENTER_MODE);
 8001c44:	1d3a      	adds	r2, r7, #4
 8001c46:	2301      	movs	r3, #1
 8001c48:	2132      	movs	r1, #50	; 0x32
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f001 fcc0 	bl	80035d0 <BSP_LCD_DisplayStringAt>
//			BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
//		}
//	}

	/* Clear buffer and flag */
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 8001c50:	2300      	movs	r3, #0
 8001c52:	647b      	str	r3, [r7, #68]	; 0x44
 8001c54:	e013      	b.n	8001c7e <MEAS_show_data+0x9a>
		ADC_samples[2*i] = 0;
 8001c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	4a11      	ldr	r2, [pc, #68]	; (8001ca0 <MEAS_show_data+0xbc>)
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
		ADC_samples[2*i+1] = 0;
 8001c66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	4a0c      	ldr	r2, [pc, #48]	; (8001ca0 <MEAS_show_data+0xbc>)
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < ADC_NUMS; i++){
 8001c78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	647b      	str	r3, [r7, #68]	; 0x44
 8001c7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c80:	2b3f      	cmp	r3, #63	; 0x3f
 8001c82:	d9e8      	bls.n	8001c56 <MEAS_show_data+0x72>
	}
	ADC_sample_count = 0;
 8001c84:	4b07      	ldr	r3, [pc, #28]	; (8001ca4 <MEAS_show_data+0xc0>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
}
 8001c8a:	bf00      	nop
 8001c8c:	3748      	adds	r7, #72	; 0x48
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	200002c8 	.word	0x200002c8
 8001c98:	200000b0 	.word	0x200000b0
 8001c9c:	0800c3a8 	.word	0x0800c3a8
 8001ca0:	200006d4 	.word	0x200006d4
 8001ca4:	200006d0 	.word	0x200006d0

08001ca8 <MENU_draw>:
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_draw(void)
{
 8001ca8:	b590      	push	{r4, r7, lr}
 8001caa:	b087      	sub	sp, #28
 8001cac:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(MENU_FONT);
 8001cae:	4841      	ldr	r0, [pc, #260]	; (8001db4 <MENU_draw+0x10c>)
 8001cb0:	f001 fc08 	bl	80034c4 <BSP_LCD_SetFont>
	uint32_t x, y, m, w, h;
	y = MENU_Y;
 8001cb4:	f001 fb54 	bl	8003360 <BSP_LCD_GetYSize>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	3b28      	subs	r3, #40	; 0x28
 8001cbc:	613b      	str	r3, [r7, #16]
	m = MENU_MARGIN;
 8001cbe:	2304      	movs	r3, #4
 8001cc0:	60fb      	str	r3, [r7, #12]
	w = BSP_LCD_GetXSize()/MENU_ENTRY_COUNT;
 8001cc2:	f001 fb41 	bl	8003348 <BSP_LCD_GetXSize>
 8001cc6:	60b8      	str	r0, [r7, #8]
	h = MENU_HEIGHT;
 8001cc8:	2328      	movs	r3, #40	; 0x28
 8001cca:	607b      	str	r3, [r7, #4]
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	e068      	b.n	8001da4 <MENU_draw+0xfc>
		x = i*w;
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	fb02 f303 	mul.w	r3, r2, r3
 8001cda:	603b      	str	r3, [r7, #0]
		BSP_LCD_SetTextColor(MENU_entry[i].back_color);
 8001cdc:	4936      	ldr	r1, [pc, #216]	; (8001db8 <MENU_draw+0x110>)
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	4413      	add	r3, r2
 8001ce6:	00db      	lsls	r3, r3, #3
 8001ce8:	440b      	add	r3, r1
 8001cea:	3324      	adds	r3, #36	; 0x24
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f001 fbb6 	bl	8003460 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x+m, y+m, w-2*m, h-2*m);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	4413      	add	r3, r2
 8001cfe:	b298      	uxth	r0, r3
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	4413      	add	r3, r2
 8001d0a:	b299      	uxth	r1, r3
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	b29c      	uxth	r4, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	4622      	mov	r2, r4
 8001d2e:	f001 fd0d 	bl	800374c <BSP_LCD_FillRect>
		BSP_LCD_SetBackColor(MENU_entry[i].back_color);
 8001d32:	4921      	ldr	r1, [pc, #132]	; (8001db8 <MENU_draw+0x110>)
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	4613      	mov	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	4413      	add	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	440b      	add	r3, r1
 8001d40:	3324      	adds	r3, #36	; 0x24
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f001 fba3 	bl	8003490 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(MENU_entry[i].text_color);
 8001d4a:	491b      	ldr	r1, [pc, #108]	; (8001db8 <MENU_draw+0x110>)
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	4413      	add	r3, r2
 8001d54:	00db      	lsls	r3, r3, #3
 8001d56:	440b      	add	r3, r1
 8001d58:	3320      	adds	r3, #32
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f001 fb7f 	bl	8003460 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,(uint8_t *)MENU_entry[i].line1, CENTER_MODE);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	461a      	mov	r2, r3
 8001d68:	0052      	lsls	r2, r2, #1
 8001d6a:	4413      	add	r3, r2
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	4413      	add	r3, r2
 8001d74:	b298      	uxth	r0, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	0052      	lsls	r2, r2, #1
 8001d7e:	4413      	add	r3, r2
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	4413      	add	r3, r2
 8001d88:	b299      	uxth	r1, r3
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	4a08      	ldr	r2, [pc, #32]	; (8001db8 <MENU_draw+0x110>)
 8001d96:	441a      	add	r2, r3
 8001d98:	2301      	movs	r3, #1
 8001d9a:	f001 fc19 	bl	80035d0 <BSP_LCD_DisplayStringAt>
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	3301      	adds	r3, #1
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d093      	beq.n	8001cd2 <MENU_draw+0x2a>
//		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,(uint8_t *)MENU_entry[i].line2, LEFT_MODE);
	}
}
 8001daa:	bf00      	nop
 8001dac:	bf00      	nop
 8001dae:	371c      	adds	r7, #28
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd90      	pop	{r4, r7, pc}
 8001db4:	200000b8 	.word	0x200000b8
 8001db8:	20000008 	.word	0x20000008

08001dbc <MENU_hint>:
/** ***************************************************************************
 * @brief Shows a hint at startup.
 *
 *****************************************************************************/
void MENU_hint(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001dc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001dc4:	f001 fb64 	bl	8003490 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001dc8:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001dcc:	f001 fb48 	bl	8003460 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font24);
 8001dd0:	480c      	ldr	r0, [pc, #48]	; (8001e04 <MENU_hint+0x48>)
 8001dd2:	f001 fb77 	bl	80034c4 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5,10, (uint8_t *)"Doppler Radar", CENTER_MODE);
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	4a0b      	ldr	r2, [pc, #44]	; (8001e08 <MENU_hint+0x4c>)
 8001dda:	210a      	movs	r1, #10
 8001ddc:	2005      	movs	r0, #5
 8001dde:	f001 fbf7 	bl	80035d0 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font16);
 8001de2:	480a      	ldr	r0, [pc, #40]	; (8001e0c <MENU_hint+0x50>)
 8001de4:	f001 fb6e 	bl	80034c4 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Press \"start\" button", LEFT_MODE);
 8001de8:	2303      	movs	r3, #3
 8001dea:	4a09      	ldr	r2, [pc, #36]	; (8001e10 <MENU_hint+0x54>)
 8001dec:	213c      	movs	r1, #60	; 0x3c
 8001dee:	2005      	movs	r0, #5
 8001df0:	f001 fbee 	bl	80035d0 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 80, (uint8_t *)"to start measurement", LEFT_MODE);
 8001df4:	2303      	movs	r3, #3
 8001df6:	4a07      	ldr	r2, [pc, #28]	; (8001e14 <MENU_hint+0x58>)
 8001df8:	2150      	movs	r1, #80	; 0x50
 8001dfa:	2005      	movs	r0, #5
 8001dfc:	f001 fbe8 	bl	80035d0 <BSP_LCD_DisplayStringAt>
//	BSP_LCD_DisplayStringAt(5, 110, (uint8_t *)"Switch DAC on/off", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 130, (uint8_t *)"with blue pushbutton", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"(c) hhrt@zhaw.ch", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"Version 27.09.2022", LEFT_MODE);
}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200000a8 	.word	0x200000a8
 8001e08:	0800c3bc 	.word	0x0800c3bc
 8001e0c:	200000b0 	.word	0x200000b0
 8001e10:	0800c3cc 	.word	0x0800c3cc
 8001e14:	0800c3e4 	.word	0x0800c3e4

08001e18 <MENU_get_transition>:
 * MENU_transition is used as a flag.
 * When the value is read by calling MENU_get_transition()
 * this flag is cleared, respectively set to MENU_NONE.
 *****************************************************************************/
MENU_item_t MENU_get_transition(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
	MENU_item_t item = MENU_transition;
 8001e1e:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <MENU_get_transition+0x20>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	71fb      	strb	r3, [r7, #7]
	MENU_transition = MENU_NONE;
 8001e24:	4b04      	ldr	r3, [pc, #16]	; (8001e38 <MENU_get_transition+0x20>)
 8001e26:	2206      	movs	r2, #6
 8001e28:	701a      	strb	r2, [r3, #0]
	return item;
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	20000004 	.word	0x20000004

08001e3c <MENU_check_transition>:
 * @note  Evalboard revision E (blue PCB) has an inverted y-axis
 * in the touch controller compared to the display.
 * Uncomment or comment the <b>\#define EVAL_REV_E</b> in main.h accordingly.
 *****************************************************************************/
void MENU_check_transition(void)
{
 8001e3c:	b598      	push	{r3, r4, r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
	static MENU_item_t item_old = MENU_NONE;
	static MENU_item_t item_new = MENU_NONE;
	static TS_StateTypeDef  TS_State;	// State of the touch controller
	BSP_TS_GetState(&TS_State);			// Get the state
 8001e40:	482e      	ldr	r0, [pc, #184]	; (8001efc <MENU_check_transition+0xc0>)
 8001e42:	f002 f92d 	bl	80040a0 <BSP_TS_GetState>


// Evalboard revision E (blue) has an inverted y-axis in the touch controller
#ifdef EVAL_REV_E
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001e46:	f001 fa8b 	bl	8003360 <BSP_LCD_GetYSize>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	4b2b      	ldr	r3, [pc, #172]	; (8001efc <MENU_check_transition+0xc0>)
 8001e50:	889b      	ldrh	r3, [r3, #4]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	4b29      	ldr	r3, [pc, #164]	; (8001efc <MENU_check_transition+0xc0>)
 8001e58:	809a      	strh	r2, [r3, #4]
#endif
	// Invert x- and y-axis if LCD ist flipped
#ifdef FLIPPED_LCD
	TS_State.X = BSP_LCD_GetXSize() - TS_State.X;	// Invert the x-axis
 8001e5a:	f001 fa75 	bl	8003348 <BSP_LCD_GetXSize>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	b29a      	uxth	r2, r3
 8001e62:	4b26      	ldr	r3, [pc, #152]	; (8001efc <MENU_check_transition+0xc0>)
 8001e64:	885b      	ldrh	r3, [r3, #2]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	4b24      	ldr	r3, [pc, #144]	; (8001efc <MENU_check_transition+0xc0>)
 8001e6c:	805a      	strh	r2, [r3, #2]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001e6e:	f001 fa77 	bl	8003360 <BSP_LCD_GetYSize>
 8001e72:	4603      	mov	r3, r0
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	4b21      	ldr	r3, [pc, #132]	; (8001efc <MENU_check_transition+0xc0>)
 8001e78:	889b      	ldrh	r3, [r3, #4]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	4b1f      	ldr	r3, [pc, #124]	; (8001efc <MENU_check_transition+0xc0>)
 8001e80:	809a      	strh	r2, [r3, #4]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
#endif
#ifdef EVAL_REV_E
#endif
*/
	if (TS_State.TouchDetected) {		// If a touch was detected
 8001e82:	4b1e      	ldr	r3, [pc, #120]	; (8001efc <MENU_check_transition+0xc0>)
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d035      	beq.n	8001ef6 <MENU_check_transition+0xba>
		/* Do only if last transition not pending anymore */
		if (MENU_NONE == MENU_transition) {
 8001e8a:	4b1d      	ldr	r3, [pc, #116]	; (8001f00 <MENU_check_transition+0xc4>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b06      	cmp	r3, #6
 8001e90:	d131      	bne.n	8001ef6 <MENU_check_transition+0xba>
			item_old = item_new;		// Store old item
 8001e92:	4b1c      	ldr	r3, [pc, #112]	; (8001f04 <MENU_check_transition+0xc8>)
 8001e94:	781a      	ldrb	r2, [r3, #0]
 8001e96:	4b1c      	ldr	r3, [pc, #112]	; (8001f08 <MENU_check_transition+0xcc>)
 8001e98:	701a      	strb	r2, [r3, #0]
			/* If touched within the menu bar? */
			if ((MENU_Y < TS_State.Y) && (MENU_Y+MENU_HEIGHT > TS_State.Y)) {
 8001e9a:	f001 fa61 	bl	8003360 <BSP_LCD_GetYSize>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	3b28      	subs	r3, #40	; 0x28
 8001ea2:	4a16      	ldr	r2, [pc, #88]	; (8001efc <MENU_check_transition+0xc0>)
 8001ea4:	8892      	ldrh	r2, [r2, #4]
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d225      	bcs.n	8001ef6 <MENU_check_transition+0xba>
 8001eaa:	f001 fa59 	bl	8003360 <BSP_LCD_GetYSize>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	4a12      	ldr	r2, [pc, #72]	; (8001efc <MENU_check_transition+0xc0>)
 8001eb2:	8892      	ldrh	r2, [r2, #4]
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d91e      	bls.n	8001ef6 <MENU_check_transition+0xba>
				item_new = TS_State.X	// Calculate new item
 8001eb8:	4b10      	ldr	r3, [pc, #64]	; (8001efc <MENU_check_transition+0xc0>)
 8001eba:	885b      	ldrh	r3, [r3, #2]
 8001ebc:	461c      	mov	r4, r3
						/ (BSP_LCD_GetXSize()/MENU_ENTRY_COUNT);
 8001ebe:	f001 fa43 	bl	8003348 <BSP_LCD_GetXSize>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	fbb4 f3f3 	udiv	r3, r4, r3
 8001ec8:	b2da      	uxtb	r2, r3
				item_new = TS_State.X	// Calculate new item
 8001eca:	4b0e      	ldr	r3, [pc, #56]	; (8001f04 <MENU_check_transition+0xc8>)
 8001ecc:	701a      	strb	r2, [r3, #0]
				if ((0 > item_new) || (MENU_ENTRY_COUNT <= item_new)) {
 8001ece:	4b0d      	ldr	r3, [pc, #52]	; (8001f04 <MENU_check_transition+0xc8>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d002      	beq.n	8001edc <MENU_check_transition+0xa0>
					item_new = MENU_NONE;	// Out of bounds
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <MENU_check_transition+0xc8>)
 8001ed8:	2206      	movs	r2, #6
 8001eda:	701a      	strb	r2, [r3, #0]
				}
				if (item_new == item_old) {	// 2 times the same menu item
 8001edc:	4b09      	ldr	r3, [pc, #36]	; (8001f04 <MENU_check_transition+0xc8>)
 8001ede:	781a      	ldrb	r2, [r3, #0]
 8001ee0:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <MENU_check_transition+0xcc>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d106      	bne.n	8001ef6 <MENU_check_transition+0xba>
					item_new = MENU_NONE;
 8001ee8:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <MENU_check_transition+0xc8>)
 8001eea:	2206      	movs	r2, #6
 8001eec:	701a      	strb	r2, [r3, #0]
					MENU_transition = item_old;
 8001eee:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <MENU_check_transition+0xcc>)
 8001ef0:	781a      	ldrb	r2, [r3, #0]
 8001ef2:	4b03      	ldr	r3, [pc, #12]	; (8001f00 <MENU_check_transition+0xc4>)
 8001ef4:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 8001ef6:	bf00      	nop
 8001ef8:	bd98      	pop	{r3, r4, r7, pc}
 8001efa:	bf00      	nop
 8001efc:	200007d8 	.word	0x200007d8
 8001f00:	20000004 	.word	0x20000004
 8001f04:	20000030 	.word	0x20000030
 8001f08:	20000031 	.word	0x20000031

08001f0c <EXTI15_10_IRQHandler>:
 *
 * The touchscreen interrupt is connected to PA15.
 * @n The interrupt handler for external line 15 to 10 is called.
 *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR15) {		// Check if interrupt on touchscreen
 8001f10:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <EXTI15_10_IRQHandler+0x40>)
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d014      	beq.n	8001f46 <EXTI15_10_IRQHandler+0x3a>
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <EXTI15_10_IRQHandler+0x40>)
 8001f1e:	695b      	ldr	r3, [r3, #20]
 8001f20:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <EXTI15_10_IRQHandler+0x40>)
 8001f22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f26:	6153      	str	r3, [r2, #20]
		if (BSP_TS_ITGetStatus()) {		// Get interrupt status
 8001f28:	f002 f8ae 	bl	8004088 <BSP_TS_ITGetStatus>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <EXTI15_10_IRQHandler+0x2e>
			BSP_TS_ITClear();				// Clear touchscreen controller int.
 8001f32:	f002 f967 	bl	8004204 <BSP_TS_ITClear>
			MENU_check_transition();
 8001f36:	f7ff ff81 	bl	8001e3c <MENU_check_transition>
		}
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001f3a:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <EXTI15_10_IRQHandler+0x40>)
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	4a03      	ldr	r2, [pc, #12]	; (8001f4c <EXTI15_10_IRQHandler+0x40>)
 8001f40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f44:	6153      	str	r3, [r2, #20]
	}
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40013c00 	.word	0x40013c00

08001f50 <__NVIC_EnableIRQ>:
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	db0b      	blt.n	8001f7a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	f003 021f 	and.w	r2, r3, #31
 8001f68:	4907      	ldr	r1, [pc, #28]	; (8001f88 <__NVIC_EnableIRQ+0x38>)
 8001f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6e:	095b      	lsrs	r3, r3, #5
 8001f70:	2001      	movs	r0, #1
 8001f72:	fa00 f202 	lsl.w	r2, r0, r2
 8001f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f7a:	bf00      	nop
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	e000e100 	.word	0xe000e100

08001f8c <__NVIC_ClearPendingIRQ>:
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	db0c      	blt.n	8001fb8 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	f003 021f 	and.w	r2, r3, #31
 8001fa4:	4907      	ldr	r1, [pc, #28]	; (8001fc4 <__NVIC_ClearPendingIRQ+0x38>)
 8001fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001faa:	095b      	lsrs	r3, r3, #5
 8001fac:	2001      	movs	r0, #1
 8001fae:	fa00 f202 	lsl.w	r2, r0, r2
 8001fb2:	3360      	adds	r3, #96	; 0x60
 8001fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	e000e100 	.word	0xe000e100

08001fc8 <PB_init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_init(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 8001fce:	2300      	movs	r3, #0
 8001fd0:	607b      	str	r3, [r7, #4]
 8001fd2:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <PB_init+0x38>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	; (8002000 <PB_init+0x38>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b08      	ldr	r3, [pc, #32]	; (8002000 <PB_init+0x38>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	607b      	str	r3, [r7, #4]
 8001fe8:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (0u << GPIO_MODER_MODER0_Pos);	// Pin 0 of port A = input
 8001fea:	4b06      	ldr	r3, [pc, #24]	; (8002004 <PB_init+0x3c>)
 8001fec:	4a05      	ldr	r2, [pc, #20]	; (8002004 <PB_init+0x3c>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6013      	str	r3, [r2, #0]
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800
 8002004:	40020000 	.word	0x40020000

08002008 <PB_enableIRQ>:
 * @brief Configure interrupt on rising edge for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_enableIRQ(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();		// Enable Clock for system config
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	4b13      	ldr	r3, [pc, #76]	; (8002060 <PB_enableIRQ+0x58>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	4a12      	ldr	r2, [pc, #72]	; (8002060 <PB_enableIRQ+0x58>)
 8002018:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800201c:	6453      	str	r3, [r2, #68]	; 0x44
 800201e:	4b10      	ldr	r3, [pc, #64]	; (8002060 <PB_enableIRQ+0x58>)
 8002020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002022:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002026:	607b      	str	r3, [r7, #4]
 8002028:	687b      	ldr	r3, [r7, #4]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;	// EXTI multiplexer
 800202a:	4b0e      	ldr	r3, [pc, #56]	; (8002064 <PB_enableIRQ+0x5c>)
 800202c:	4a0d      	ldr	r2, [pc, #52]	; (8002064 <PB_enableIRQ+0x5c>)
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR0;		// Rising Trigger Select on int. line 0
 8002032:	4b0d      	ldr	r3, [pc, #52]	; (8002068 <PB_enableIRQ+0x60>)
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	4a0c      	ldr	r2, [pc, #48]	; (8002068 <PB_enableIRQ+0x60>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= EXTI_IMR_MR0;			// Interrupt Mask enable on int. line 0
 800203e:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <PB_enableIRQ+0x60>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a09      	ldr	r2, [pc, #36]	; (8002068 <PB_enableIRQ+0x60>)
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(EXTI0_IRQn);	// Clear pending interrupt on line 0
 800204a:	2006      	movs	r0, #6
 800204c:	f7ff ff9e 	bl	8001f8c <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn);			// Enable interrupt line 0 in the NVIC
 8002050:	2006      	movs	r0, #6
 8002052:	f7ff ff7d 	bl	8001f50 <__NVIC_EnableIRQ>
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40023800 	.word	0x40023800
 8002064:	40013800 	.word	0x40013800
 8002068:	40013c00 	.word	0x40013c00

0800206c <PB_pressed>:
 * @brief Was the pushbutton pressed?
 *
 * @return true if pushbutton was pressed
 *****************************************************************************/
bool PB_pressed(void)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
	bool pressed = PB_pressed_flag;		// Read/store value of flag
 8002072:	4b06      	ldr	r3, [pc, #24]	; (800208c <PB_pressed+0x20>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	71fb      	strb	r3, [r7, #7]
	PB_pressed_flag = false;			// Reset flag
 8002078:	4b04      	ldr	r3, [pc, #16]	; (800208c <PB_pressed+0x20>)
 800207a:	2200      	movs	r2, #0
 800207c:	701a      	strb	r2, [r3, #0]
	return pressed;
 800207e:	79fb      	ldrb	r3, [r7, #7]
}
 8002080:	4618      	mov	r0, r3
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	200007e0 	.word	0x200007e0

08002090 <EXTI0_IRQHandler>:
 *
 * The interrupt handler for external line 0 is called.
 * @n The USER pushbutton is connected to PA0.
 *****************************************************************************/
void EXTI0_IRQHandler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) {		// Check if interrupt on line 0
 8002094:	4b09      	ldr	r3, [pc, #36]	; (80020bc <EXTI0_IRQHandler+0x2c>)
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	f003 0301 	and.w	r3, r3, #1
 800209c:	2b00      	cmp	r3, #0
 800209e:	d008      	beq.n	80020b2 <EXTI0_IRQHandler+0x22>
		EXTI->PR |= EXTI_PR_PR0;		// Clear pending interrupt on line 0
 80020a0:	4b06      	ldr	r3, [pc, #24]	; (80020bc <EXTI0_IRQHandler+0x2c>)
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	4a05      	ldr	r2, [pc, #20]	; (80020bc <EXTI0_IRQHandler+0x2c>)
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	6153      	str	r3, [r2, #20]
		PB_pressed_flag = true;			// Set flag
 80020ac:	4b04      	ldr	r3, [pc, #16]	; (80020c0 <EXTI0_IRQHandler+0x30>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	701a      	strb	r2, [r3, #0]
	}
}
 80020b2:	bf00      	nop
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	40013c00 	.word	0x40013c00
 80020c0:	200007e0 	.word	0x200007e0

080020c4 <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 80020d2:	b480      	push	{r7}
 80020d4:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 80020d6:	e7fe      	b.n	80020d6 <HardFault_Handler+0x4>

080020d8 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 80020dc:	e7fe      	b.n	80020dc <MemManage_Handler+0x4>

080020de <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 80020e2:	e7fe      	b.n	80020e2 <BusFault_Handler+0x4>

080020e4 <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 80020e8:	e7fe      	b.n	80020e8 <UsageFault_Handler+0x4>

080020ea <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0
}
 80020ee:	bf00      	nop
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr

08002106 <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 8002106:	b480      	push	{r7}
 8002108:	af00      	add	r7, sp, #0
}
 800210a:	bf00      	nop
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8002118:	f002 f8da 	bl	80042d0 <HAL_IncTick>
}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}

08002120 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002124:	4b16      	ldr	r3, [pc, #88]	; (8002180 <SystemInit+0x60>)
 8002126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800212a:	4a15      	ldr	r2, [pc, #84]	; (8002180 <SystemInit+0x60>)
 800212c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002130:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002134:	4b13      	ldr	r3, [pc, #76]	; (8002184 <SystemInit+0x64>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a12      	ldr	r2, [pc, #72]	; (8002184 <SystemInit+0x64>)
 800213a:	f043 0301 	orr.w	r3, r3, #1
 800213e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002140:	4b10      	ldr	r3, [pc, #64]	; (8002184 <SystemInit+0x64>)
 8002142:	2200      	movs	r2, #0
 8002144:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002146:	4b0f      	ldr	r3, [pc, #60]	; (8002184 <SystemInit+0x64>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a0e      	ldr	r2, [pc, #56]	; (8002184 <SystemInit+0x64>)
 800214c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002150:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002154:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002156:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <SystemInit+0x64>)
 8002158:	4a0b      	ldr	r2, [pc, #44]	; (8002188 <SystemInit+0x68>)
 800215a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800215c:	4b09      	ldr	r3, [pc, #36]	; (8002184 <SystemInit+0x64>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a08      	ldr	r2, [pc, #32]	; (8002184 <SystemInit+0x64>)
 8002162:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002166:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002168:	4b06      	ldr	r3, [pc, #24]	; (8002184 <SystemInit+0x64>)
 800216a:	2200      	movs	r2, #0
 800216c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800216e:	4b04      	ldr	r3, [pc, #16]	; (8002180 <SystemInit+0x60>)
 8002170:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002174:	609a      	str	r2, [r3, #8]
#endif
}
 8002176:	bf00      	nop
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	e000ed00 	.word	0xe000ed00
 8002184:	40023800 	.word	0x40023800
 8002188:	24003010 	.word	0x24003010

0800218c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800218c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021c4 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002190:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002192:	e003      	b.n	800219c <LoopCopyDataInit>

08002194 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002194:	4b0c      	ldr	r3, [pc, #48]	; (80021c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002196:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002198:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800219a:	3104      	adds	r1, #4

0800219c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800219c:	480b      	ldr	r0, [pc, #44]	; (80021cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800219e:	4b0c      	ldr	r3, [pc, #48]	; (80021d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021a4:	d3f6      	bcc.n	8002194 <CopyDataInit>
  ldr  r2, =_sbss
 80021a6:	4a0b      	ldr	r2, [pc, #44]	; (80021d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80021a8:	e002      	b.n	80021b0 <LoopFillZerobss>

080021aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021ac:	f842 3b04 	str.w	r3, [r2], #4

080021b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021b0:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80021b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021b4:	d3f9      	bcc.n	80021aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021b6:	f7ff ffb3 	bl	8002120 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021ba:	f007 f92b 	bl	8009414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021be:	f7ff f807 	bl	80011d0 <main>
  bx  lr    
 80021c2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80021c4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80021c8:	080247fc 	.word	0x080247fc
  ldr  r0, =_sdata
 80021cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80021d0:	2000029c 	.word	0x2000029c
  ldr  r2, =_sbss
 80021d4:	2000029c 	.word	0x2000029c
  ldr  r3, = _ebss
 80021d8:	20000abc 	.word	0x20000abc

080021dc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021dc:	e7fe      	b.n	80021dc <CAN1_RX0_IRQHandler>

080021de <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80021e2:	f000 feed 	bl	8002fc0 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 80021e6:	20ca      	movs	r0, #202	; 0xca
 80021e8:	f000 f95d 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 80021ec:	20c3      	movs	r0, #195	; 0xc3
 80021ee:	f000 f967 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 80021f2:	2008      	movs	r0, #8
 80021f4:	f000 f964 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 80021f8:	2050      	movs	r0, #80	; 0x50
 80021fa:	f000 f961 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 80021fe:	20cf      	movs	r0, #207	; 0xcf
 8002200:	f000 f951 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002204:	2000      	movs	r0, #0
 8002206:	f000 f95b 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 800220a:	20c1      	movs	r0, #193	; 0xc1
 800220c:	f000 f958 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8002210:	2030      	movs	r0, #48	; 0x30
 8002212:	f000 f955 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8002216:	20ed      	movs	r0, #237	; 0xed
 8002218:	f000 f945 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 800221c:	2064      	movs	r0, #100	; 0x64
 800221e:	f000 f94f 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8002222:	2003      	movs	r0, #3
 8002224:	f000 f94c 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8002228:	2012      	movs	r0, #18
 800222a:	f000 f949 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 800222e:	2081      	movs	r0, #129	; 0x81
 8002230:	f000 f946 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8002234:	20e8      	movs	r0, #232	; 0xe8
 8002236:	f000 f936 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 800223a:	2085      	movs	r0, #133	; 0x85
 800223c:	f000 f940 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002240:	2000      	movs	r0, #0
 8002242:	f000 f93d 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8002246:	2078      	movs	r0, #120	; 0x78
 8002248:	f000 f93a 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 800224c:	20cb      	movs	r0, #203	; 0xcb
 800224e:	f000 f92a 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8002252:	2039      	movs	r0, #57	; 0x39
 8002254:	f000 f934 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8002258:	202c      	movs	r0, #44	; 0x2c
 800225a:	f000 f931 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800225e:	2000      	movs	r0, #0
 8002260:	f000 f92e 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8002264:	2034      	movs	r0, #52	; 0x34
 8002266:	f000 f92b 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 800226a:	2002      	movs	r0, #2
 800226c:	f000 f928 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8002270:	20f7      	movs	r0, #247	; 0xf7
 8002272:	f000 f918 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8002276:	2020      	movs	r0, #32
 8002278:	f000 f922 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 800227c:	20ea      	movs	r0, #234	; 0xea
 800227e:	f000 f912 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002282:	2000      	movs	r0, #0
 8002284:	f000 f91c 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002288:	2000      	movs	r0, #0
 800228a:	f000 f919 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 800228e:	20b1      	movs	r0, #177	; 0xb1
 8002290:	f000 f909 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002294:	2000      	movs	r0, #0
 8002296:	f000 f913 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800229a:	201b      	movs	r0, #27
 800229c:	f000 f910 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80022a0:	20b6      	movs	r0, #182	; 0xb6
 80022a2:	f000 f900 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80022a6:	200a      	movs	r0, #10
 80022a8:	f000 f90a 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80022ac:	20a2      	movs	r0, #162	; 0xa2
 80022ae:	f000 f907 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80022b2:	20c0      	movs	r0, #192	; 0xc0
 80022b4:	f000 f8f7 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80022b8:	2010      	movs	r0, #16
 80022ba:	f000 f901 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80022be:	20c1      	movs	r0, #193	; 0xc1
 80022c0:	f000 f8f1 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80022c4:	2010      	movs	r0, #16
 80022c6:	f000 f8fb 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80022ca:	20c5      	movs	r0, #197	; 0xc5
 80022cc:	f000 f8eb 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80022d0:	2045      	movs	r0, #69	; 0x45
 80022d2:	f000 f8f5 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80022d6:	2015      	movs	r0, #21
 80022d8:	f000 f8f2 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80022dc:	20c7      	movs	r0, #199	; 0xc7
 80022de:	f000 f8e2 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 80022e2:	2090      	movs	r0, #144	; 0x90
 80022e4:	f000 f8ec 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 80022e8:	2036      	movs	r0, #54	; 0x36
 80022ea:	f000 f8dc 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 80022ee:	20c8      	movs	r0, #200	; 0xc8
 80022f0:	f000 f8e6 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 80022f4:	20f2      	movs	r0, #242	; 0xf2
 80022f6:	f000 f8d6 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80022fa:	2000      	movs	r0, #0
 80022fc:	f000 f8e0 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8002300:	20b0      	movs	r0, #176	; 0xb0
 8002302:	f000 f8d0 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8002306:	20c2      	movs	r0, #194	; 0xc2
 8002308:	f000 f8da 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 800230c:	20b6      	movs	r0, #182	; 0xb6
 800230e:	f000 f8ca 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8002312:	200a      	movs	r0, #10
 8002314:	f000 f8d4 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8002318:	20a7      	movs	r0, #167	; 0xa7
 800231a:	f000 f8d1 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 800231e:	2027      	movs	r0, #39	; 0x27
 8002320:	f000 f8ce 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8002324:	2004      	movs	r0, #4
 8002326:	f000 f8cb 	bl	80024c0 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 800232a:	202a      	movs	r0, #42	; 0x2a
 800232c:	f000 f8bb 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002330:	2000      	movs	r0, #0
 8002332:	f000 f8c5 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002336:	2000      	movs	r0, #0
 8002338:	f000 f8c2 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800233c:	2000      	movs	r0, #0
 800233e:	f000 f8bf 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8002342:	20ef      	movs	r0, #239	; 0xef
 8002344:	f000 f8bc 	bl	80024c0 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8002348:	202b      	movs	r0, #43	; 0x2b
 800234a:	f000 f8ac 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800234e:	2000      	movs	r0, #0
 8002350:	f000 f8b6 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002354:	2000      	movs	r0, #0
 8002356:	f000 f8b3 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 800235a:	2001      	movs	r0, #1
 800235c:	f000 f8b0 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8002360:	203f      	movs	r0, #63	; 0x3f
 8002362:	f000 f8ad 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8002366:	20f6      	movs	r0, #246	; 0xf6
 8002368:	f000 f89d 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 800236c:	2001      	movs	r0, #1
 800236e:	f000 f8a7 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002372:	2000      	movs	r0, #0
 8002374:	f000 f8a4 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8002378:	2006      	movs	r0, #6
 800237a:	f000 f8a1 	bl	80024c0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 800237e:	202c      	movs	r0, #44	; 0x2c
 8002380:	f000 f891 	bl	80024a6 <ili9341_WriteReg>
  LCD_Delay(200);
 8002384:	20c8      	movs	r0, #200	; 0xc8
 8002386:	f000 ff09 	bl	800319c <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 800238a:	2026      	movs	r0, #38	; 0x26
 800238c:	f000 f88b 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002390:	2001      	movs	r0, #1
 8002392:	f000 f895 	bl	80024c0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8002396:	20e0      	movs	r0, #224	; 0xe0
 8002398:	f000 f885 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 800239c:	200f      	movs	r0, #15
 800239e:	f000 f88f 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80023a2:	2029      	movs	r0, #41	; 0x29
 80023a4:	f000 f88c 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80023a8:	2024      	movs	r0, #36	; 0x24
 80023aa:	f000 f889 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80023ae:	200c      	movs	r0, #12
 80023b0:	f000 f886 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80023b4:	200e      	movs	r0, #14
 80023b6:	f000 f883 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80023ba:	2009      	movs	r0, #9
 80023bc:	f000 f880 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80023c0:	204e      	movs	r0, #78	; 0x4e
 80023c2:	f000 f87d 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80023c6:	2078      	movs	r0, #120	; 0x78
 80023c8:	f000 f87a 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80023cc:	203c      	movs	r0, #60	; 0x3c
 80023ce:	f000 f877 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80023d2:	2009      	movs	r0, #9
 80023d4:	f000 f874 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80023d8:	2013      	movs	r0, #19
 80023da:	f000 f871 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80023de:	2005      	movs	r0, #5
 80023e0:	f000 f86e 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80023e4:	2017      	movs	r0, #23
 80023e6:	f000 f86b 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80023ea:	2011      	movs	r0, #17
 80023ec:	f000 f868 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80023f0:	2000      	movs	r0, #0
 80023f2:	f000 f865 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 80023f6:	20e1      	movs	r0, #225	; 0xe1
 80023f8:	f000 f855 	bl	80024a6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80023fc:	2000      	movs	r0, #0
 80023fe:	f000 f85f 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8002402:	2016      	movs	r0, #22
 8002404:	f000 f85c 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002408:	201b      	movs	r0, #27
 800240a:	f000 f859 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800240e:	2004      	movs	r0, #4
 8002410:	f000 f856 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8002414:	2011      	movs	r0, #17
 8002416:	f000 f853 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800241a:	2007      	movs	r0, #7
 800241c:	f000 f850 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8002420:	2031      	movs	r0, #49	; 0x31
 8002422:	f000 f84d 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8002426:	2033      	movs	r0, #51	; 0x33
 8002428:	f000 f84a 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 800242c:	2042      	movs	r0, #66	; 0x42
 800242e:	f000 f847 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002432:	2005      	movs	r0, #5
 8002434:	f000 f844 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8002438:	200c      	movs	r0, #12
 800243a:	f000 f841 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 800243e:	200a      	movs	r0, #10
 8002440:	f000 f83e 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8002444:	2028      	movs	r0, #40	; 0x28
 8002446:	f000 f83b 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800244a:	202f      	movs	r0, #47	; 0x2f
 800244c:	f000 f838 	bl	80024c0 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8002450:	200f      	movs	r0, #15
 8002452:	f000 f835 	bl	80024c0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8002456:	2011      	movs	r0, #17
 8002458:	f000 f825 	bl	80024a6 <ili9341_WriteReg>
  LCD_Delay(200);
 800245c:	20c8      	movs	r0, #200	; 0xc8
 800245e:	f000 fe9d 	bl	800319c <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8002462:	2029      	movs	r0, #41	; 0x29
 8002464:	f000 f81f 	bl	80024a6 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8002468:	202c      	movs	r0, #44	; 0x2c
 800246a:	f000 f81c 	bl	80024a6 <ili9341_WriteReg>
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}

08002472 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8002476:	f000 fda3 	bl	8002fc0 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 800247a:	2103      	movs	r1, #3
 800247c:	20d3      	movs	r0, #211	; 0xd3
 800247e:	f000 f82c 	bl	80024da <ili9341_ReadData>
 8002482:	4603      	mov	r3, r0
 8002484:	b29b      	uxth	r3, r3
}
 8002486:	4618      	mov	r0, r3
 8002488:	bd80      	pop	{r7, pc}

0800248a <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800248e:	2029      	movs	r0, #41	; 0x29
 8002490:	f000 f809 	bl	80024a6 <ili9341_WriteReg>
}
 8002494:	bf00      	nop
 8002496:	bd80      	pop	{r7, pc}

08002498 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 800249c:	2028      	movs	r0, #40	; 0x28
 800249e:	f000 f802 	bl	80024a6 <ili9341_WriteReg>
}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b082      	sub	sp, #8
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	4603      	mov	r3, r0
 80024ae:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f000 fe1e 	bl	80030f4 <LCD_IO_WriteReg>
}
 80024b8:	bf00      	nop
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80024ca:	88fb      	ldrh	r3, [r7, #6]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f000 fdef 	bl	80030b0 <LCD_IO_WriteData>
}
 80024d2:	bf00      	nop
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	4603      	mov	r3, r0
 80024e2:	460a      	mov	r2, r1
 80024e4:	80fb      	strh	r3, [r7, #6]
 80024e6:	4613      	mov	r3, r2
 80024e8:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80024ea:	797a      	ldrb	r2, [r7, #5]
 80024ec:	88fb      	ldrh	r3, [r7, #6]
 80024ee:	4611      	mov	r1, r2
 80024f0:	4618      	mov	r0, r3
 80024f2:	f000 fe21 	bl	8003138 <LCD_IO_ReadData>
 80024f6:	4603      	mov	r3, r0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8002504:	23f0      	movs	r3, #240	; 0xf0
}
 8002506:	4618      	mov	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8002514:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8002518:	4618      	mov	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
	...

08002524 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 800252e:	88fb      	ldrh	r3, [r7, #6]
 8002530:	4618      	mov	r0, r3
 8002532:	f000 fa59 	bl	80029e8 <stmpe811_GetInstance>
 8002536:	4603      	mov	r3, r0
 8002538:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 800253a:	7bfb      	ldrb	r3, [r7, #15]
 800253c:	2bff      	cmp	r3, #255	; 0xff
 800253e:	d112      	bne.n	8002566 <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8002540:	2000      	movs	r0, #0
 8002542:	f000 fa51 	bl	80029e8 <stmpe811_GetInstance>
 8002546:	4603      	mov	r3, r0
 8002548:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 800254a:	7bbb      	ldrb	r3, [r7, #14]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d80a      	bhi.n	8002566 <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8002550:	7bbb      	ldrb	r3, [r7, #14]
 8002552:	88fa      	ldrh	r2, [r7, #6]
 8002554:	b2d1      	uxtb	r1, r2
 8002556:	4a06      	ldr	r2, [pc, #24]	; (8002570 <stmpe811_Init+0x4c>)
 8002558:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 800255a:	f000 fe2a 	bl	80031b2 <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 800255e:	88fb      	ldrh	r3, [r7, #6]
 8002560:	4618      	mov	r0, r3
 8002562:	f000 f807 	bl	8002574 <stmpe811_Reset>
    }
  }
}
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	200007e4 	.word	0x200007e4

08002574 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 800257e:	88fb      	ldrh	r3, [r7, #6]
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2202      	movs	r2, #2
 8002584:	2103      	movs	r1, #3
 8002586:	4618      	mov	r0, r3
 8002588:	f000 fe1f 	bl	80031ca <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 800258c:	200a      	movs	r0, #10
 800258e:	f000 fe59 	bl	8003244 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8002592:	88fb      	ldrh	r3, [r7, #6]
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2200      	movs	r2, #0
 8002598:	2103      	movs	r1, #3
 800259a:	4618      	mov	r0, r3
 800259c:	f000 fe15 	bl	80031ca <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 80025a0:	2002      	movs	r0, #2
 80025a2:	f000 fe4f 	bl	8003244 <IOE_Delay>
}
 80025a6:	bf00      	nop
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 80025ae:	b590      	push	{r4, r7, lr}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 80025b8:	f000 fdfb 	bl	80031b2 <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 80025bc:	88fb      	ldrh	r3, [r7, #6]
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	2100      	movs	r1, #0
 80025c2:	4618      	mov	r0, r3
 80025c4:	f000 fe14 	bl	80031f0 <IOE_Read>
 80025c8:	4603      	mov	r3, r0
 80025ca:	021b      	lsls	r3, r3, #8
 80025cc:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 80025ce:	88fb      	ldrh	r3, [r7, #6]
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2101      	movs	r1, #1
 80025d4:	4618      	mov	r0, r3
 80025d6:	f000 fe0b 	bl	80031f0 <IOE_Read>
 80025da:	4603      	mov	r3, r0
 80025dc:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 80025de:	4323      	orrs	r3, r4
 80025e0:	b21b      	sxth	r3, r3
 80025e2:	b29b      	uxth	r3, r3
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd90      	pop	{r4, r7, pc}

080025ec <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80025f6:	2300      	movs	r3, #0
 80025f8:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2109      	movs	r1, #9
 8002600:	4618      	mov	r0, r3
 8002602:	f000 fdf5 	bl	80031f0 <IOE_Read>
 8002606:	4603      	mov	r3, r0
 8002608:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 800260a:	7bfb      	ldrb	r3, [r7, #15]
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 8002612:	88fb      	ldrh	r3, [r7, #6]
 8002614:	b2db      	uxtb	r3, r3
 8002616:	7bfa      	ldrb	r2, [r7, #15]
 8002618:	2109      	movs	r1, #9
 800261a:	4618      	mov	r0, r3
 800261c:	f000 fdd5 	bl	80031ca <IOE_Write>
}
 8002620:	bf00      	nop
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002632:	2300      	movs	r3, #0
 8002634:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8002636:	88fb      	ldrh	r3, [r7, #6]
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2109      	movs	r1, #9
 800263c:	4618      	mov	r0, r3
 800263e:	f000 fdd7 	bl	80031f0 <IOE_Read>
 8002642:	4603      	mov	r3, r0
 8002644:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	f023 0301 	bic.w	r3, r3, #1
 800264c:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 800264e:	88fb      	ldrh	r3, [r7, #6]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	7bfa      	ldrb	r2, [r7, #15]
 8002654:	2109      	movs	r1, #9
 8002656:	4618      	mov	r0, r3
 8002658:	f000 fdb7 	bl	80031ca <IOE_Write>
    
}
 800265c:	bf00      	nop
 800265e:	3710      	adds	r7, #16
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	460a      	mov	r2, r1
 800266e:	80fb      	strh	r3, [r7, #6]
 8002670:	4613      	mov	r3, r2
 8002672:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002678:	88fb      	ldrh	r3, [r7, #6]
 800267a:	b2db      	uxtb	r3, r3
 800267c:	210a      	movs	r1, #10
 800267e:	4618      	mov	r0, r3
 8002680:	f000 fdb6 	bl	80031f0 <IOE_Read>
 8002684:	4603      	mov	r3, r0
 8002686:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8002688:	7bfa      	ldrb	r2, [r7, #15]
 800268a:	797b      	ldrb	r3, [r7, #5]
 800268c:	4313      	orrs	r3, r2
 800268e:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002690:	88fb      	ldrh	r3, [r7, #6]
 8002692:	b2db      	uxtb	r3, r3
 8002694:	7bfa      	ldrb	r2, [r7, #15]
 8002696:	210a      	movs	r1, #10
 8002698:	4618      	mov	r0, r3
 800269a:	f000 fd96 	bl	80031ca <IOE_Write>
}
 800269e:	bf00      	nop
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b084      	sub	sp, #16
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	4603      	mov	r3, r0
 80026ae:	460a      	mov	r2, r1
 80026b0:	80fb      	strh	r3, [r7, #6]
 80026b2:	4613      	mov	r3, r2
 80026b4:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 80026ba:	88fb      	ldrh	r3, [r7, #6]
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	210a      	movs	r1, #10
 80026c0:	4618      	mov	r0, r3
 80026c2:	f000 fd95 	bl	80031f0 <IOE_Read>
 80026c6:	4603      	mov	r3, r0
 80026c8:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 80026ca:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80026ce:	43db      	mvns	r3, r3
 80026d0:	b25a      	sxtb	r2, r3
 80026d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026d6:	4013      	ands	r3, r2
 80026d8:	b25b      	sxtb	r3, r3
 80026da:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 80026dc:	88fb      	ldrh	r3, [r7, #6]
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	7bfa      	ldrb	r2, [r7, #15]
 80026e2:	210a      	movs	r1, #10
 80026e4:	4618      	mov	r0, r3
 80026e6:	f000 fd70 	bl	80031ca <IOE_Write>
}
 80026ea:	bf00      	nop
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b082      	sub	sp, #8
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	4603      	mov	r3, r0
 80026fa:	460a      	mov	r2, r1
 80026fc:	80fb      	strh	r3, [r7, #6]
 80026fe:	4613      	mov	r3, r2
 8002700:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 8002702:	88fb      	ldrh	r3, [r7, #6]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	210b      	movs	r1, #11
 8002708:	4618      	mov	r0, r3
 800270a:	f000 fd71 	bl	80031f0 <IOE_Read>
 800270e:	4603      	mov	r3, r0
 8002710:	461a      	mov	r2, r3
 8002712:	797b      	ldrb	r3, [r7, #5]
 8002714:	4013      	ands	r3, r2
 8002716:	b2db      	uxtb	r3, r3
}
 8002718:	4618      	mov	r0, r3
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	460a      	mov	r2, r1
 800272a:	80fb      	strh	r3, [r7, #6]
 800272c:	4613      	mov	r3, r2
 800272e:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8002730:	88fb      	ldrh	r3, [r7, #6]
 8002732:	b2db      	uxtb	r3, r3
 8002734:	797a      	ldrb	r2, [r7, #5]
 8002736:	210b      	movs	r1, #11
 8002738:	4618      	mov	r0, r3
 800273a:	f000 fd46 	bl	80031ca <IOE_Write>
}
 800273e:	bf00      	nop
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b084      	sub	sp, #16
 800274a:	af00      	add	r7, sp, #0
 800274c:	4603      	mov	r3, r0
 800274e:	6039      	str	r1, [r7, #0]
 8002750:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8002756:	88fb      	ldrh	r3, [r7, #6]
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2117      	movs	r1, #23
 800275c:	4618      	mov	r0, r3
 800275e:	f000 fd47 	bl	80031f0 <IOE_Read>
 8002762:	4603      	mov	r3, r0
 8002764:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	b25b      	sxtb	r3, r3
 800276a:	43db      	mvns	r3, r3
 800276c:	b25a      	sxtb	r2, r3
 800276e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002772:	4013      	ands	r3, r2
 8002774:	b25b      	sxtb	r3, r3
 8002776:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8002778:	88fb      	ldrh	r3, [r7, #6]
 800277a:	b2db      	uxtb	r3, r3
 800277c:	7bfa      	ldrb	r2, [r7, #15]
 800277e:	2117      	movs	r1, #23
 8002780:	4618      	mov	r0, r3
 8002782:	f000 fd22 	bl	80031ca <IOE_Write>
}
 8002786:	bf00      	nop
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b084      	sub	sp, #16
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8002798:	88fb      	ldrh	r3, [r7, #6]
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2104      	movs	r1, #4
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 fd26 	bl	80031f0 <IOE_Read>
 80027a4:	4603      	mov	r3, r0
 80027a6:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
 80027aa:	f023 0304 	bic.w	r3, r3, #4
 80027ae:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 80027b0:	88fb      	ldrh	r3, [r7, #6]
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	7bfa      	ldrb	r2, [r7, #15]
 80027b6:	2104      	movs	r1, #4
 80027b8:	4618      	mov	r0, r3
 80027ba:	f000 fd06 	bl	80031ca <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 80027be:	88fb      	ldrh	r3, [r7, #6]
 80027c0:	21f0      	movs	r1, #240	; 0xf0
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff ffbf 	bl	8002746 <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 80027c8:	7bfb      	ldrb	r3, [r7, #15]
 80027ca:	f023 0303 	bic.w	r3, r3, #3
 80027ce:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 80027d0:	88fb      	ldrh	r3, [r7, #6]
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	7bfa      	ldrb	r2, [r7, #15]
 80027d6:	2104      	movs	r1, #4
 80027d8:	4618      	mov	r0, r3
 80027da:	f000 fcf6 	bl	80031ca <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 80027de:	88fb      	ldrh	r3, [r7, #6]
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2249      	movs	r2, #73	; 0x49
 80027e4:	2120      	movs	r1, #32
 80027e6:	4618      	mov	r0, r3
 80027e8:	f000 fcef 	bl	80031ca <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 80027ec:	2002      	movs	r0, #2
 80027ee:	f000 fd29 	bl	8003244 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 80027f2:	88fb      	ldrh	r3, [r7, #6]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2201      	movs	r2, #1
 80027f8:	2121      	movs	r1, #33	; 0x21
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 fce5 	bl	80031ca <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8002800:	88fb      	ldrh	r3, [r7, #6]
 8002802:	b2db      	uxtb	r3, r3
 8002804:	229a      	movs	r2, #154	; 0x9a
 8002806:	2141      	movs	r1, #65	; 0x41
 8002808:	4618      	mov	r0, r3
 800280a:	f000 fcde 	bl	80031ca <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 800280e:	88fb      	ldrh	r3, [r7, #6]
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2201      	movs	r2, #1
 8002814:	214a      	movs	r1, #74	; 0x4a
 8002816:	4618      	mov	r0, r3
 8002818:	f000 fcd7 	bl	80031ca <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 800281c:	88fb      	ldrh	r3, [r7, #6]
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2201      	movs	r2, #1
 8002822:	214b      	movs	r1, #75	; 0x4b
 8002824:	4618      	mov	r0, r3
 8002826:	f000 fcd0 	bl	80031ca <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800282a:	88fb      	ldrh	r3, [r7, #6]
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2200      	movs	r2, #0
 8002830:	214b      	movs	r1, #75	; 0x4b
 8002832:	4618      	mov	r0, r3
 8002834:	f000 fcc9 	bl	80031ca <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8002838:	88fb      	ldrh	r3, [r7, #6]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2201      	movs	r2, #1
 800283e:	2156      	movs	r1, #86	; 0x56
 8002840:	4618      	mov	r0, r3
 8002842:	f000 fcc2 	bl	80031ca <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8002846:	88fb      	ldrh	r3, [r7, #6]
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2201      	movs	r2, #1
 800284c:	2158      	movs	r1, #88	; 0x58
 800284e:	4618      	mov	r0, r3
 8002850:	f000 fcbb 	bl	80031ca <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8002854:	88fb      	ldrh	r3, [r7, #6]
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2201      	movs	r2, #1
 800285a:	2140      	movs	r1, #64	; 0x40
 800285c:	4618      	mov	r0, r3
 800285e:	f000 fcb4 	bl	80031ca <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 8002862:	88fb      	ldrh	r3, [r7, #6]
 8002864:	b2db      	uxtb	r3, r3
 8002866:	22ff      	movs	r2, #255	; 0xff
 8002868:	210b      	movs	r1, #11
 800286a:	4618      	mov	r0, r3
 800286c:	f000 fcad 	bl	80031ca <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8002870:	2002      	movs	r0, #2
 8002872:	f000 fce7 	bl	8003244 <IOE_Delay>
}
 8002876:	bf00      	nop
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b084      	sub	sp, #16
 8002882:	af00      	add	r7, sp, #0
 8002884:	4603      	mov	r3, r0
 8002886:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002888:	2300      	movs	r3, #0
 800288a:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 800288c:	88fb      	ldrh	r3, [r7, #6]
 800288e:	b2db      	uxtb	r3, r3
 8002890:	2140      	movs	r1, #64	; 0x40
 8002892:	4618      	mov	r0, r3
 8002894:	f000 fcac 	bl	80031f0 <IOE_Read>
 8002898:	4603      	mov	r3, r0
 800289a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800289e:	2b80      	cmp	r3, #128	; 0x80
 80028a0:	bf0c      	ite	eq
 80028a2:	2301      	moveq	r3, #1
 80028a4:	2300      	movne	r3, #0
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 80028aa:	7bbb      	ldrb	r3, [r7, #14]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d00b      	beq.n	80028c8 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 80028b0:	88fb      	ldrh	r3, [r7, #6]
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	214c      	movs	r1, #76	; 0x4c
 80028b6:	4618      	mov	r0, r3
 80028b8:	f000 fc9a 	bl	80031f0 <IOE_Read>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d010      	beq.n	80028e4 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 80028c2:	2301      	movs	r3, #1
 80028c4:	73fb      	strb	r3, [r7, #15]
 80028c6:	e00d      	b.n	80028e4 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80028c8:	88fb      	ldrh	r3, [r7, #6]
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2201      	movs	r2, #1
 80028ce:	214b      	movs	r1, #75	; 0x4b
 80028d0:	4618      	mov	r0, r3
 80028d2:	f000 fc7a 	bl	80031ca <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80028d6:	88fb      	ldrh	r3, [r7, #6]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2200      	movs	r2, #0
 80028dc:	214b      	movs	r1, #75	; 0x4b
 80028de:	4618      	mov	r0, r3
 80028e0:	f000 fc73 	bl	80031ca <IOE_Write>
  }
  
  return ret;
 80028e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b086      	sub	sp, #24
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	4603      	mov	r3, r0
 80028f6:	60b9      	str	r1, [r7, #8]
 80028f8:	607a      	str	r2, [r7, #4]
 80028fa:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 80028fc:	89fb      	ldrh	r3, [r7, #14]
 80028fe:	b2d8      	uxtb	r0, r3
 8002900:	f107 0210 	add.w	r2, r7, #16
 8002904:	2304      	movs	r3, #4
 8002906:	21d7      	movs	r1, #215	; 0xd7
 8002908:	f000 fc85 	bl	8003216 <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 800290c:	7c3b      	ldrb	r3, [r7, #16]
 800290e:	061a      	lsls	r2, r3, #24
 8002910:	7c7b      	ldrb	r3, [r7, #17]
 8002912:	041b      	lsls	r3, r3, #16
 8002914:	431a      	orrs	r2, r3
 8002916:	7cbb      	ldrb	r3, [r7, #18]
 8002918:	021b      	lsls	r3, r3, #8
 800291a:	4313      	orrs	r3, r2
 800291c:	7cfa      	ldrb	r2, [r7, #19]
 800291e:	4313      	orrs	r3, r2
 8002920:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	0d1b      	lsrs	r3, r3, #20
 8002926:	b29a      	uxth	r2, r3
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	0a1b      	lsrs	r3, r3, #8
 8002930:	b29b      	uxth	r3, r3
 8002932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002936:	b29a      	uxth	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 800293c:	89fb      	ldrh	r3, [r7, #14]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2201      	movs	r2, #1
 8002942:	214b      	movs	r1, #75	; 0x4b
 8002944:	4618      	mov	r0, r3
 8002946:	f000 fc40 	bl	80031ca <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800294a:	89fb      	ldrh	r3, [r7, #14]
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2200      	movs	r2, #0
 8002950:	214b      	movs	r1, #75	; 0x4b
 8002952:	4618      	mov	r0, r3
 8002954:	f000 fc39 	bl	80031ca <IOE_Write>
}
 8002958:	bf00      	nop
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	4603      	mov	r3, r0
 8002968:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 800296a:	f000 fc28 	bl	80031be <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 800296e:	88fb      	ldrh	r3, [r7, #6]
 8002970:	211f      	movs	r1, #31
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff fe76 	bl	8002664 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002978:	88fb      	ldrh	r3, [r7, #6]
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff fe36 	bl	80025ec <stmpe811_EnableGlobalIT>
}
 8002980:	bf00      	nop
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8002992:	88fb      	ldrh	r3, [r7, #6]
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fe47 	bl	8002628 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 800299a:	88fb      	ldrh	r3, [r7, #6]
 800299c:	211f      	movs	r1, #31
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff fe81 	bl	80026a6 <stmpe811_DisableITSource>
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 80029b6:	88fb      	ldrh	r3, [r7, #6]
 80029b8:	211f      	movs	r1, #31
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff fe99 	bl	80026f2 <stmpe811_ReadGITStatus>
 80029c0:	4603      	mov	r3, r0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b082      	sub	sp, #8
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	4603      	mov	r3, r0
 80029d2:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 80029d4:	88fb      	ldrh	r3, [r7, #6]
 80029d6:	211f      	movs	r1, #31
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff fea1 	bl	8002720 <stmpe811_ClearGlobalIT>
}
 80029de:	bf00      	nop
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
	...

080029e8 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 80029f2:	2300      	movs	r3, #0
 80029f4:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80029f6:	2300      	movs	r3, #0
 80029f8:	73fb      	strb	r3, [r7, #15]
 80029fa:	e00b      	b.n	8002a14 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	4a0a      	ldr	r2, [pc, #40]	; (8002a28 <stmpe811_GetInstance+0x40>)
 8002a00:	5cd3      	ldrb	r3, [r2, r3]
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	88fa      	ldrh	r2, [r7, #6]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d101      	bne.n	8002a0e <stmpe811_GetInstance+0x26>
    {
      return idx; 
 8002a0a:	7bfb      	ldrb	r3, [r7, #15]
 8002a0c:	e006      	b.n	8002a1c <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	3301      	adds	r3, #1
 8002a12:	73fb      	strb	r3, [r7, #15]
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d9f0      	bls.n	80029fc <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8002a1a:	23ff      	movs	r3, #255	; 0xff
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	200007e4 	.word	0x200007e4

08002a2c <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08a      	sub	sp, #40	; 0x28
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10e      	bne.n	8002a5a <BSP_LED_Init+0x2e>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	613b      	str	r3, [r7, #16]
 8002a40:	4b21      	ldr	r3, [pc, #132]	; (8002ac8 <BSP_LED_Init+0x9c>)
 8002a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a44:	4a20      	ldr	r2, [pc, #128]	; (8002ac8 <BSP_LED_Init+0x9c>)
 8002a46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4c:	4b1e      	ldr	r3, [pc, #120]	; (8002ac8 <BSP_LED_Init+0x9c>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a54:	613b      	str	r3, [r7, #16]
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	e010      	b.n	8002a7c <BSP_LED_Init+0x50>
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d10d      	bne.n	8002a7c <BSP_LED_Init+0x50>
 8002a60:	2300      	movs	r3, #0
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	4b18      	ldr	r3, [pc, #96]	; (8002ac8 <BSP_LED_Init+0x9c>)
 8002a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a68:	4a17      	ldr	r2, [pc, #92]	; (8002ac8 <BSP_LED_Init+0x9c>)
 8002a6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a6e:	6313      	str	r3, [r2, #48]	; 0x30
 8002a70:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <BSP_LED_Init+0x9c>)
 8002a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002a7c:	79fb      	ldrb	r3, [r7, #7]
 8002a7e:	4a13      	ldr	r2, [pc, #76]	; (8002acc <BSP_LED_Init+0xa0>)
 8002a80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a86:	2301      	movs	r3, #1
 8002a88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002a8e:	2302      	movs	r3, #2
 8002a90:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	4a0e      	ldr	r2, [pc, #56]	; (8002ad0 <BSP_LED_Init+0xa4>)
 8002a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9a:	f107 0214 	add.w	r2, r7, #20
 8002a9e:	4611      	mov	r1, r2
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f002 f9bf 	bl	8004e24 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	4a09      	ldr	r2, [pc, #36]	; (8002ad0 <BSP_LED_Init+0xa4>)
 8002aaa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	4a06      	ldr	r2, [pc, #24]	; (8002acc <BSP_LED_Init+0xa0>)
 8002ab2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	4619      	mov	r1, r3
 8002aba:	f002 fb5f 	bl	800517c <HAL_GPIO_WritePin>
}
 8002abe:	bf00      	nop
 8002ac0:	3728      	adds	r7, #40	; 0x28
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	0800c414 	.word	0x0800c414
 8002ad0:	20000098 	.word	0x20000098

08002ad4 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4 
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	4a07      	ldr	r2, [pc, #28]	; (8002b00 <BSP_LED_On+0x2c>)
 8002ae2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	4a06      	ldr	r2, [pc, #24]	; (8002b04 <BSP_LED_On+0x30>)
 8002aea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002aee:	2201      	movs	r2, #1
 8002af0:	4619      	mov	r1, r3
 8002af2:	f002 fb43 	bl	800517c <HAL_GPIO_WritePin>
}
 8002af6:	bf00      	nop
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20000098 	.word	0x20000098
 8002b04:	0800c414 	.word	0x0800c414

08002b08 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	4603      	mov	r3, r0
 8002b10:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002b12:	79fb      	ldrb	r3, [r7, #7]
 8002b14:	4a07      	ldr	r2, [pc, #28]	; (8002b34 <BSP_LED_Off+0x2c>)
 8002b16:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002b1a:	79fb      	ldrb	r3, [r7, #7]
 8002b1c:	4a06      	ldr	r2, [pc, #24]	; (8002b38 <BSP_LED_Off+0x30>)
 8002b1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b22:	2200      	movs	r2, #0
 8002b24:	4619      	mov	r1, r3
 8002b26:	f002 fb29 	bl	800517c <HAL_GPIO_WritePin>
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000098 	.word	0x20000098
 8002b38:	0800c414 	.word	0x0800c414

08002b3c <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	4a07      	ldr	r2, [pc, #28]	; (8002b68 <BSP_LED_Toggle+0x2c>)
 8002b4a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	4906      	ldr	r1, [pc, #24]	; (8002b6c <BSP_LED_Toggle+0x30>)
 8002b52:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002b56:	4619      	mov	r1, r3
 8002b58:	4610      	mov	r0, r2
 8002b5a:	f002 fb28 	bl	80051ae <HAL_GPIO_TogglePin>
}
 8002b5e:	bf00      	nop
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	20000098 	.word	0x20000098
 8002b6c:	0800c414 	.word	0x0800c414

08002b70 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b08a      	sub	sp, #40	; 0x28
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a33      	ldr	r2, [pc, #204]	; (8002c4c <I2Cx_MspInit+0xdc>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d15f      	bne.n	8002c42 <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	613b      	str	r3, [r7, #16]
 8002b86:	4b32      	ldr	r3, [pc, #200]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	4a31      	ldr	r2, [pc, #196]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002b8c:	f043 0304 	orr.w	r3, r3, #4
 8002b90:	6313      	str	r3, [r2, #48]	; 0x30
 8002b92:	4b2f      	ldr	r3, [pc, #188]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b96:	f003 0304 	and.w	r3, r3, #4
 8002b9a:	613b      	str	r3, [r7, #16]
 8002b9c:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	4b2b      	ldr	r3, [pc, #172]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	4a2a      	ldr	r2, [pc, #168]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6313      	str	r3, [r2, #48]	; 0x30
 8002bae:	4b28      	ldr	r3, [pc, #160]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8002bba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8002bc0:	2312      	movs	r3, #18
 8002bc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002bcc:	2304      	movs	r3, #4
 8002bce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002bd0:	f107 0314 	add.w	r3, r7, #20
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	481f      	ldr	r0, [pc, #124]	; (8002c54 <I2Cx_MspInit+0xe4>)
 8002bd8:	f002 f924 	bl	8004e24 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8002bdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002be0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002be2:	f107 0314 	add.w	r3, r7, #20
 8002be6:	4619      	mov	r1, r3
 8002be8:	481b      	ldr	r0, [pc, #108]	; (8002c58 <I2Cx_MspInit+0xe8>)
 8002bea:	f002 f91b 	bl	8004e24 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60bb      	str	r3, [r7, #8]
 8002bf2:	4b17      	ldr	r3, [pc, #92]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	4a16      	ldr	r2, [pc, #88]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002bf8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bfe:	4b14      	ldr	r3, [pc, #80]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c06:	60bb      	str	r3, [r7, #8]
 8002c08:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8002c0a:	4b11      	ldr	r3, [pc, #68]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c0c:	6a1b      	ldr	r3, [r3, #32]
 8002c0e:	4a10      	ldr	r2, [pc, #64]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c14:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 8002c16:	4b0e      	ldr	r3, [pc, #56]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c18:	6a1b      	ldr	r3, [r3, #32]
 8002c1a:	4a0d      	ldr	r2, [pc, #52]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c1c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002c20:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002c22:	2200      	movs	r2, #0
 8002c24:	210f      	movs	r1, #15
 8002c26:	2048      	movs	r0, #72	; 0x48
 8002c28:	f001 fc71 	bl	800450e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002c2c:	2048      	movs	r0, #72	; 0x48
 8002c2e:	f001 fc8a 	bl	8004546 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002c32:	2200      	movs	r2, #0
 8002c34:	210f      	movs	r1, #15
 8002c36:	2049      	movs	r0, #73	; 0x49
 8002c38:	f001 fc69 	bl	800450e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8002c3c:	2049      	movs	r0, #73	; 0x49
 8002c3e:	f001 fc82 	bl	8004546 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 8002c42:	bf00      	nop
 8002c44:	3728      	adds	r7, #40	; 0x28
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40005c00 	.word	0x40005c00
 8002c50:	40023800 	.word	0x40023800
 8002c54:	40020000 	.word	0x40020000
 8002c58:	40020800 	.word	0x40020800

08002c5c <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002c60:	4814      	ldr	r0, [pc, #80]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c62:	f002 ff67 	bl	8005b34 <HAL_I2C_GetState>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d121      	bne.n	8002cb0 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002c6c:	4b11      	ldr	r3, [pc, #68]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c6e:	4a12      	ldr	r2, [pc, #72]	; (8002cb8 <I2Cx_Init+0x5c>)
 8002c70:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 8002c72:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c74:	4a11      	ldr	r2, [pc, #68]	; (8002cbc <I2Cx_Init+0x60>)
 8002c76:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002c78:	4b0e      	ldr	r3, [pc, #56]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002c84:	4b0b      	ldr	r3, [pc, #44]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c8a:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002c8c:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 8002c92:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8002c98:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <I2Cx_Init+0x58>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8002ca4:	4803      	ldr	r0, [pc, #12]	; (8002cb4 <I2Cx_Init+0x58>)
 8002ca6:	f7ff ff63 	bl	8002b70 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8002caa:	4802      	ldr	r0, [pc, #8]	; (8002cb4 <I2Cx_Init+0x58>)
 8002cac:	f002 fa9a 	bl	80051e4 <HAL_I2C_Init>
  }
}
 8002cb0:	bf00      	nop
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	200007e8 	.word	0x200007e8
 8002cb8:	40005c00 	.word	0x40005c00
 8002cbc:	000186a0 	.word	0x000186a0

08002cc0 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	603b      	str	r3, [r7, #0]
 8002cca:	4b13      	ldr	r3, [pc, #76]	; (8002d18 <I2Cx_ITConfig+0x58>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cce:	4a12      	ldr	r2, [pc, #72]	; (8002d18 <I2Cx_ITConfig+0x58>)
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cd6:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <I2Cx_ITConfig+0x58>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	603b      	str	r3, [r7, #0]
 8002ce0:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8002ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ce6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002cec:	2300      	movs	r3, #0
 8002cee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8002cf0:	4b0a      	ldr	r3, [pc, #40]	; (8002d1c <I2Cx_ITConfig+0x5c>)
 8002cf2:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	4809      	ldr	r0, [pc, #36]	; (8002d20 <I2Cx_ITConfig+0x60>)
 8002cfa:	f002 f893 	bl	8004e24 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8002cfe:	2200      	movs	r2, #0
 8002d00:	210f      	movs	r1, #15
 8002d02:	2028      	movs	r0, #40	; 0x28
 8002d04:	f001 fc03 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8002d08:	2028      	movs	r0, #40	; 0x28
 8002d0a:	f001 fc1c 	bl	8004546 <HAL_NVIC_EnableIRQ>
}
 8002d0e:	bf00      	nop
 8002d10:	3718      	adds	r7, #24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	10210000 	.word	0x10210000
 8002d20:	40020000 	.word	0x40020000

08002d24 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af04      	add	r7, sp, #16
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	71bb      	strb	r3, [r7, #6]
 8002d32:	4613      	mov	r3, r2
 8002d34:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8002d3a:	79fb      	ldrb	r3, [r7, #7]
 8002d3c:	b299      	uxth	r1, r3
 8002d3e:	79bb      	ldrb	r3, [r7, #6]
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	4b0b      	ldr	r3, [pc, #44]	; (8002d70 <I2Cx_WriteData+0x4c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	9302      	str	r3, [sp, #8]
 8002d48:	2301      	movs	r3, #1
 8002d4a:	9301      	str	r3, [sp, #4]
 8002d4c:	1d7b      	adds	r3, r7, #5
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	2301      	movs	r3, #1
 8002d52:	4808      	ldr	r0, [pc, #32]	; (8002d74 <I2Cx_WriteData+0x50>)
 8002d54:	f002 fbce 	bl	80054f4 <HAL_I2C_Mem_Write>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002d62:	f000 f863 	bl	8002e2c <I2Cx_Error>
  }        
}
 8002d66:	bf00      	nop
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	200000a0 	.word	0x200000a0
 8002d74:	200007e8 	.word	0x200007e8

08002d78 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b088      	sub	sp, #32
 8002d7c:	af04      	add	r7, sp, #16
 8002d7e:	4603      	mov	r3, r0
 8002d80:	460a      	mov	r2, r1
 8002d82:	71fb      	strb	r3, [r7, #7]
 8002d84:	4613      	mov	r3, r2
 8002d86:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	b299      	uxth	r1, r3
 8002d94:	79bb      	ldrb	r3, [r7, #6]
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	4b0b      	ldr	r3, [pc, #44]	; (8002dc8 <I2Cx_ReadData+0x50>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	9302      	str	r3, [sp, #8]
 8002d9e:	2301      	movs	r3, #1
 8002da0:	9301      	str	r3, [sp, #4]
 8002da2:	f107 030e 	add.w	r3, r7, #14
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2301      	movs	r3, #1
 8002daa:	4808      	ldr	r0, [pc, #32]	; (8002dcc <I2Cx_ReadData+0x54>)
 8002dac:	f002 fc9c 	bl	80056e8 <HAL_I2C_Mem_Read>
 8002db0:	4603      	mov	r3, r0
 8002db2:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8002db4:	7bfb      	ldrb	r3, [r7, #15]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002dba:	f000 f837 	bl	8002e2c <I2Cx_Error>
  
  }
  return value;
 8002dbe:	7bbb      	ldrb	r3, [r7, #14]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	200000a0 	.word	0x200000a0
 8002dcc:	200007e8 	.word	0x200007e8

08002dd0 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b088      	sub	sp, #32
 8002dd4:	af04      	add	r7, sp, #16
 8002dd6:	603a      	str	r2, [r7, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4603      	mov	r3, r0
 8002ddc:	71fb      	strb	r3, [r7, #7]
 8002dde:	460b      	mov	r3, r1
 8002de0:	71bb      	strb	r3, [r7, #6]
 8002de2:	4613      	mov	r3, r2
 8002de4:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de6:	2300      	movs	r3, #0
 8002de8:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8002dea:	79fb      	ldrb	r3, [r7, #7]
 8002dec:	b299      	uxth	r1, r3
 8002dee:	79bb      	ldrb	r3, [r7, #6]
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	4b0c      	ldr	r3, [pc, #48]	; (8002e24 <I2Cx_ReadBuffer+0x54>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	9302      	str	r3, [sp, #8]
 8002df8:	88bb      	ldrh	r3, [r7, #4]
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	2301      	movs	r3, #1
 8002e02:	4809      	ldr	r0, [pc, #36]	; (8002e28 <I2Cx_ReadBuffer+0x58>)
 8002e04:	f002 fc70 	bl	80056e8 <HAL_I2C_Mem_Read>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8002e0c:	7bfb      	ldrb	r3, [r7, #15]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	e002      	b.n	8002e1c <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002e16:	f000 f809 	bl	8002e2c <I2Cx_Error>

    return 1;
 8002e1a:	2301      	movs	r3, #1
  }
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	200000a0 	.word	0x200000a0
 8002e28:	200007e8 	.word	0x200007e8

08002e2c <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8002e30:	4803      	ldr	r0, [pc, #12]	; (8002e40 <I2Cx_Error+0x14>)
 8002e32:	f002 fb1b 	bl	800546c <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8002e36:	f7ff ff11 	bl	8002c5c <I2Cx_Init>
}
 8002e3a:	bf00      	nop
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	200007e8 	.word	0x200007e8

08002e44 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002e48:	4819      	ldr	r0, [pc, #100]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e4a:	f005 f900 	bl	800804e <HAL_SPI_GetState>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d12b      	bne.n	8002eac <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002e54:	4b16      	ldr	r3, [pc, #88]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e56:	4a17      	ldr	r2, [pc, #92]	; (8002eb4 <SPIx_Init+0x70>)
 8002e58:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002e5a:	4b15      	ldr	r3, [pc, #84]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e5c:	2218      	movs	r2, #24
 8002e5e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002e60:	4b13      	ldr	r3, [pc, #76]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002e66:	4b12      	ldr	r3, [pc, #72]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002e6c:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002e72:	4b0f      	ldr	r3, [pc, #60]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002e78:	4b0d      	ldr	r3, [pc, #52]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e7a:	2207      	movs	r2, #7
 8002e7c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002e7e:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002e84:	4b0a      	ldr	r3, [pc, #40]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002e8a:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e90:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002e92:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e9a:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e9e:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002ea0:	4803      	ldr	r0, [pc, #12]	; (8002eb0 <SPIx_Init+0x6c>)
 8002ea2:	f000 f853 	bl	8002f4c <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002ea6:	4802      	ldr	r0, [pc, #8]	; (8002eb0 <SPIx_Init+0x6c>)
 8002ea8:	f004 fb47 	bl	800753a <HAL_SPI_Init>
  } 
}
 8002eac:	bf00      	nop
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	2000083c 	.word	0x2000083c
 8002eb4:	40015000 	.word	0x40015000

08002eb8 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	4b09      	ldr	r3, [pc, #36]	; (8002ef0 <SPIx_Read+0x38>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f107 0108 	add.w	r1, r7, #8
 8002ed2:	4808      	ldr	r0, [pc, #32]	; (8002ef4 <SPIx_Read+0x3c>)
 8002ed4:	f004 fd2e 	bl	8007934 <HAL_SPI_Receive>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002ee2:	f000 f827 	bl	8002f34 <SPIx_Error>
  }
  
  return readvalue;
 8002ee6:	68bb      	ldr	r3, [r7, #8]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	200000a4 	.word	0x200000a4
 8002ef4:	2000083c 	.word	0x2000083c

08002ef8 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4603      	mov	r3, r0
 8002f00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002f06:	4b09      	ldr	r3, [pc, #36]	; (8002f2c <SPIx_Write+0x34>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	1db9      	adds	r1, r7, #6
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	4808      	ldr	r0, [pc, #32]	; (8002f30 <SPIx_Write+0x38>)
 8002f10:	f004 fbba 	bl	8007688 <HAL_SPI_Transmit>
 8002f14:	4603      	mov	r3, r0
 8002f16:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002f18:	7bfb      	ldrb	r3, [r7, #15]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002f1e:	f000 f809 	bl	8002f34 <SPIx_Error>
  }
}
 8002f22:	bf00      	nop
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	200000a4 	.word	0x200000a4
 8002f30:	2000083c 	.word	0x2000083c

08002f34 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002f38:	4803      	ldr	r0, [pc, #12]	; (8002f48 <SPIx_Error+0x14>)
 8002f3a:	f004 fb69 	bl	8007610 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002f3e:	f7ff ff81 	bl	8002e44 <SPIx_Init>
}
 8002f42:	bf00      	nop
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	2000083c 	.word	0x2000083c

08002f4c <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b08a      	sub	sp, #40	; 0x28
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002f54:	2300      	movs	r3, #0
 8002f56:	613b      	str	r3, [r7, #16]
 8002f58:	4b17      	ldr	r3, [pc, #92]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5c:	4a16      	ldr	r2, [pc, #88]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f62:	6453      	str	r3, [r2, #68]	; 0x44
 8002f64:	4b14      	ldr	r3, [pc, #80]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f6c:	613b      	str	r3, [r7, #16]
 8002f6e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	4b10      	ldr	r3, [pc, #64]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f78:	4a0f      	ldr	r2, [pc, #60]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f7a:	f043 0320 	orr.w	r3, r3, #32
 8002f7e:	6313      	str	r3, [r2, #48]	; 0x30
 8002f80:	4b0d      	ldr	r3, [pc, #52]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f84:	f003 0320 	and.w	r3, r3, #32
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002f8c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002f92:	2302      	movs	r3, #2
 8002f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002f96:	2302      	movs	r3, #2
 8002f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002f9e:	2305      	movs	r3, #5
 8002fa0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002fa2:	f107 0314 	add.w	r3, r7, #20
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4804      	ldr	r0, [pc, #16]	; (8002fbc <SPIx_MspInit+0x70>)
 8002faa:	f001 ff3b 	bl	8004e24 <HAL_GPIO_Init>
}
 8002fae:	bf00      	nop
 8002fb0:	3728      	adds	r7, #40	; 0x28
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	40021400 	.word	0x40021400

08002fc0 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b088      	sub	sp, #32
 8002fc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002fc6:	4b36      	ldr	r3, [pc, #216]	; (80030a0 <LCD_IO_Init+0xe0>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d164      	bne.n	8003098 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002fce:	4b34      	ldr	r3, [pc, #208]	; (80030a0 <LCD_IO_Init+0xe0>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	60bb      	str	r3, [r7, #8]
 8002fd8:	4b32      	ldr	r3, [pc, #200]	; (80030a4 <LCD_IO_Init+0xe4>)
 8002fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fdc:	4a31      	ldr	r2, [pc, #196]	; (80030a4 <LCD_IO_Init+0xe4>)
 8002fde:	f043 0308 	orr.w	r3, r3, #8
 8002fe2:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe4:	4b2f      	ldr	r3, [pc, #188]	; (80030a4 <LCD_IO_Init+0xe4>)
 8002fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	60bb      	str	r3, [r7, #8]
 8002fee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002ff0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ff4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002ffe:	2302      	movs	r3, #2
 8003000:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8003002:	f107 030c 	add.w	r3, r7, #12
 8003006:	4619      	mov	r1, r3
 8003008:	4827      	ldr	r0, [pc, #156]	; (80030a8 <LCD_IO_Init+0xe8>)
 800300a:	f001 ff0b 	bl	8004e24 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 800300e:	2300      	movs	r3, #0
 8003010:	607b      	str	r3, [r7, #4]
 8003012:	4b24      	ldr	r3, [pc, #144]	; (80030a4 <LCD_IO_Init+0xe4>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003016:	4a23      	ldr	r2, [pc, #140]	; (80030a4 <LCD_IO_Init+0xe4>)
 8003018:	f043 0308 	orr.w	r3, r3, #8
 800301c:	6313      	str	r3, [r2, #48]	; 0x30
 800301e:	4b21      	ldr	r3, [pc, #132]	; (80030a4 <LCD_IO_Init+0xe4>)
 8003020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	607b      	str	r3, [r7, #4]
 8003028:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800302a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800302e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003030:	2301      	movs	r3, #1
 8003032:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003038:	2302      	movs	r3, #2
 800303a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800303c:	f107 030c 	add.w	r3, r7, #12
 8003040:	4619      	mov	r1, r3
 8003042:	4819      	ldr	r0, [pc, #100]	; (80030a8 <LCD_IO_Init+0xe8>)
 8003044:	f001 feee 	bl	8004e24 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8003048:	2300      	movs	r3, #0
 800304a:	603b      	str	r3, [r7, #0]
 800304c:	4b15      	ldr	r3, [pc, #84]	; (80030a4 <LCD_IO_Init+0xe4>)
 800304e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003050:	4a14      	ldr	r2, [pc, #80]	; (80030a4 <LCD_IO_Init+0xe4>)
 8003052:	f043 0304 	orr.w	r3, r3, #4
 8003056:	6313      	str	r3, [r2, #48]	; 0x30
 8003058:	4b12      	ldr	r3, [pc, #72]	; (80030a4 <LCD_IO_Init+0xe4>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	603b      	str	r3, [r7, #0]
 8003062:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8003064:	2304      	movs	r3, #4
 8003066:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003068:	2301      	movs	r3, #1
 800306a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003070:	2302      	movs	r3, #2
 8003072:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8003074:	f107 030c 	add.w	r3, r7, #12
 8003078:	4619      	mov	r1, r3
 800307a:	480c      	ldr	r0, [pc, #48]	; (80030ac <LCD_IO_Init+0xec>)
 800307c:	f001 fed2 	bl	8004e24 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8003080:	2200      	movs	r2, #0
 8003082:	2104      	movs	r1, #4
 8003084:	4809      	ldr	r0, [pc, #36]	; (80030ac <LCD_IO_Init+0xec>)
 8003086:	f002 f879 	bl	800517c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800308a:	2201      	movs	r2, #1
 800308c:	2104      	movs	r1, #4
 800308e:	4807      	ldr	r0, [pc, #28]	; (80030ac <LCD_IO_Init+0xec>)
 8003090:	f002 f874 	bl	800517c <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8003094:	f7ff fed6 	bl	8002e44 <SPIx_Init>
  }
}
 8003098:	bf00      	nop
 800309a:	3720      	adds	r7, #32
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20000894 	.word	0x20000894
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40020c00 	.word	0x40020c00
 80030ac:	40020800 	.word	0x40020800

080030b0 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	4603      	mov	r3, r0
 80030b8:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80030ba:	2201      	movs	r2, #1
 80030bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030c0:	480a      	ldr	r0, [pc, #40]	; (80030ec <LCD_IO_WriteData+0x3c>)
 80030c2:	f002 f85b 	bl	800517c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 80030c6:	2200      	movs	r2, #0
 80030c8:	2104      	movs	r1, #4
 80030ca:	4809      	ldr	r0, [pc, #36]	; (80030f0 <LCD_IO_WriteData+0x40>)
 80030cc:	f002 f856 	bl	800517c <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80030d0:	88fb      	ldrh	r3, [r7, #6]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff ff10 	bl	8002ef8 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80030d8:	2201      	movs	r2, #1
 80030da:	2104      	movs	r1, #4
 80030dc:	4804      	ldr	r0, [pc, #16]	; (80030f0 <LCD_IO_WriteData+0x40>)
 80030de:	f002 f84d 	bl	800517c <HAL_GPIO_WritePin>
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	40020c00 	.word	0x40020c00
 80030f0:	40020800 	.word	0x40020800

080030f4 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80030fe:	2200      	movs	r2, #0
 8003100:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003104:	480a      	ldr	r0, [pc, #40]	; (8003130 <LCD_IO_WriteReg+0x3c>)
 8003106:	f002 f839 	bl	800517c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800310a:	2200      	movs	r2, #0
 800310c:	2104      	movs	r1, #4
 800310e:	4809      	ldr	r0, [pc, #36]	; (8003134 <LCD_IO_WriteReg+0x40>)
 8003110:	f002 f834 	bl	800517c <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	b29b      	uxth	r3, r3
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff feed 	bl	8002ef8 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800311e:	2201      	movs	r2, #1
 8003120:	2104      	movs	r1, #4
 8003122:	4804      	ldr	r0, [pc, #16]	; (8003134 <LCD_IO_WriteReg+0x40>)
 8003124:	f002 f82a 	bl	800517c <HAL_GPIO_WritePin>
}
 8003128:	bf00      	nop
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40020c00 	.word	0x40020c00
 8003134:	40020800 	.word	0x40020800

08003138 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	4603      	mov	r3, r0
 8003140:	460a      	mov	r2, r1
 8003142:	80fb      	strh	r3, [r7, #6]
 8003144:	4613      	mov	r3, r2
 8003146:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8003148:	2300      	movs	r3, #0
 800314a:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 800314c:	2200      	movs	r2, #0
 800314e:	2104      	movs	r1, #4
 8003150:	4810      	ldr	r0, [pc, #64]	; (8003194 <LCD_IO_ReadData+0x5c>)
 8003152:	f002 f813 	bl	800517c <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8003156:	2200      	movs	r2, #0
 8003158:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800315c:	480e      	ldr	r0, [pc, #56]	; (8003198 <LCD_IO_ReadData+0x60>)
 800315e:	f002 f80d 	bl	800517c <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	4618      	mov	r0, r3
 8003166:	f7ff fec7 	bl	8002ef8 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 800316a:	797b      	ldrb	r3, [r7, #5]
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff fea3 	bl	8002eb8 <SPIx_Read>
 8003172:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8003174:	2201      	movs	r2, #1
 8003176:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800317a:	4807      	ldr	r0, [pc, #28]	; (8003198 <LCD_IO_ReadData+0x60>)
 800317c:	f001 fffe 	bl	800517c <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003180:	2201      	movs	r2, #1
 8003182:	2104      	movs	r1, #4
 8003184:	4803      	ldr	r0, [pc, #12]	; (8003194 <LCD_IO_ReadData+0x5c>)
 8003186:	f001 fff9 	bl	800517c <HAL_GPIO_WritePin>
  
  return readvalue;
 800318a:	68fb      	ldr	r3, [r7, #12]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40020800 	.word	0x40020800
 8003198:	40020c00 	.word	0x40020c00

0800319c <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f001 f8b3 	bl	8004310 <HAL_Delay>
}
 80031aa:	bf00      	nop
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	af00      	add	r7, sp, #0
  I2Cx_Init();
 80031b6:	f7ff fd51 	bl	8002c5c <I2Cx_Init>
}
 80031ba:	bf00      	nop
 80031bc:	bd80      	pop	{r7, pc}

080031be <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 80031c2:	f7ff fd7d 	bl	8002cc0 <I2Cx_ITConfig>
}
 80031c6:	bf00      	nop
 80031c8:	bd80      	pop	{r7, pc}

080031ca <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b082      	sub	sp, #8
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	4603      	mov	r3, r0
 80031d2:	71fb      	strb	r3, [r7, #7]
 80031d4:	460b      	mov	r3, r1
 80031d6:	71bb      	strb	r3, [r7, #6]
 80031d8:	4613      	mov	r3, r2
 80031da:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80031dc:	797a      	ldrb	r2, [r7, #5]
 80031de:	79b9      	ldrb	r1, [r7, #6]
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff fd9e 	bl	8002d24 <I2Cx_WriteData>
}
 80031e8:	bf00      	nop
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	460a      	mov	r2, r1
 80031fa:	71fb      	strb	r3, [r7, #7]
 80031fc:	4613      	mov	r3, r2
 80031fe:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8003200:	79ba      	ldrb	r2, [r7, #6]
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	4611      	mov	r1, r2
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff fdb6 	bl	8002d78 <I2Cx_ReadData>
 800320c:	4603      	mov	r3, r0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b082      	sub	sp, #8
 800321a:	af00      	add	r7, sp, #0
 800321c:	603a      	str	r2, [r7, #0]
 800321e:	461a      	mov	r2, r3
 8003220:	4603      	mov	r3, r0
 8003222:	71fb      	strb	r3, [r7, #7]
 8003224:	460b      	mov	r3, r1
 8003226:	71bb      	strb	r3, [r7, #6]
 8003228:	4613      	mov	r3, r2
 800322a:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 800322c:	88bb      	ldrh	r3, [r7, #4]
 800322e:	79b9      	ldrb	r1, [r7, #6]
 8003230:	79f8      	ldrb	r0, [r7, #7]
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	f7ff fdcc 	bl	8002dd0 <I2Cx_ReadBuffer>
 8003238:	4603      	mov	r3, r0
 800323a:	b29b      	uxth	r3, r3
}
 800323c:	4618      	mov	r0, r3
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f001 f85f 	bl	8004310 <HAL_Delay>
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
	...

0800325c <BSP_LCD_Init_Flipped>:
/**
 * @brief  Initializes the LCD for flipped operation.
 * LCD orientation is rotated by 180°.
 * @retval LCD state
 */
uint8_t BSP_LCD_Init_Flipped(void){
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
	flippedLcd = true;
 8003260:	4b03      	ldr	r3, [pc, #12]	; (8003270 <BSP_LCD_Init_Flipped+0x14>)
 8003262:	2201      	movs	r2, #1
 8003264:	701a      	strb	r2, [r3, #0]
	return BSP_LCD_Init();
 8003266:	f000 f805 	bl	8003274 <BSP_LCD_Init>
 800326a:	4603      	mov	r3, r0
}
 800326c:	4618      	mov	r0, r3
 800326e:	bd80      	pop	{r7, pc}
 8003270:	200009d0 	.word	0x200009d0

08003274 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8003278:	4b2d      	ldr	r3, [pc, #180]	; (8003330 <BSP_LCD_Init+0xbc>)
 800327a:	4a2e      	ldr	r2, [pc, #184]	; (8003334 <BSP_LCD_Init+0xc0>)
 800327c:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 800327e:	4b2c      	ldr	r3, [pc, #176]	; (8003330 <BSP_LCD_Init+0xbc>)
 8003280:	2209      	movs	r2, #9
 8003282:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8003284:	4b2a      	ldr	r3, [pc, #168]	; (8003330 <BSP_LCD_Init+0xbc>)
 8003286:	2201      	movs	r2, #1
 8003288:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800328a:	4b29      	ldr	r3, [pc, #164]	; (8003330 <BSP_LCD_Init+0xbc>)
 800328c:	221d      	movs	r2, #29
 800328e:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8003290:	4b27      	ldr	r3, [pc, #156]	; (8003330 <BSP_LCD_Init+0xbc>)
 8003292:	2203      	movs	r2, #3
 8003294:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8003296:	4b26      	ldr	r3, [pc, #152]	; (8003330 <BSP_LCD_Init+0xbc>)
 8003298:	f240 120d 	movw	r2, #269	; 0x10d
 800329c:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800329e:	4b24      	ldr	r3, [pc, #144]	; (8003330 <BSP_LCD_Init+0xbc>)
 80032a0:	f240 1243 	movw	r2, #323	; 0x143
 80032a4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 80032a6:	4b22      	ldr	r3, [pc, #136]	; (8003330 <BSP_LCD_Init+0xbc>)
 80032a8:	f240 1217 	movw	r2, #279	; 0x117
 80032ac:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 80032ae:	4b20      	ldr	r3, [pc, #128]	; (8003330 <BSP_LCD_Init+0xbc>)
 80032b0:	f240 1247 	movw	r2, #327	; 0x147
 80032b4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 80032b6:	4b1e      	ldr	r3, [pc, #120]	; (8003330 <BSP_LCD_Init+0xbc>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 80032be:	4b1c      	ldr	r3, [pc, #112]	; (8003330 <BSP_LCD_Init+0xbc>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 80032c6:	4b1a      	ldr	r3, [pc, #104]	; (8003330 <BSP_LCD_Init+0xbc>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80032ce:	4b1a      	ldr	r3, [pc, #104]	; (8003338 <BSP_LCD_Init+0xc4>)
 80032d0:	2208      	movs	r2, #8
 80032d2:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80032d4:	4b18      	ldr	r3, [pc, #96]	; (8003338 <BSP_LCD_Init+0xc4>)
 80032d6:	22c0      	movs	r2, #192	; 0xc0
 80032d8:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80032da:	4b17      	ldr	r3, [pc, #92]	; (8003338 <BSP_LCD_Init+0xc4>)
 80032dc:	2204      	movs	r2, #4
 80032de:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80032e0:	4b15      	ldr	r3, [pc, #84]	; (8003338 <BSP_LCD_Init+0xc4>)
 80032e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032e6:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80032e8:	4813      	ldr	r0, [pc, #76]	; (8003338 <BSP_LCD_Init+0xc4>)
 80032ea:	f003 fedd 	bl	80070a8 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80032ee:	4b10      	ldr	r3, [pc, #64]	; (8003330 <BSP_LCD_Init+0xbc>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80032f4:	4b0e      	ldr	r3, [pc, #56]	; (8003330 <BSP_LCD_Init+0xbc>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80032fa:	4b0d      	ldr	r3, [pc, #52]	; (8003330 <BSP_LCD_Init+0xbc>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8003300:	4b0b      	ldr	r3, [pc, #44]	; (8003330 <BSP_LCD_Init+0xbc>)
 8003302:	2200      	movs	r2, #0
 8003304:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8003306:	f000 faad 	bl	8003864 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 800330a:	4809      	ldr	r0, [pc, #36]	; (8003330 <BSP_LCD_Init+0xbc>)
 800330c:	f002 ff78 	bl	8006200 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8003310:	4b0a      	ldr	r3, [pc, #40]	; (800333c <BSP_LCD_Init+0xc8>)
 8003312:	4a0b      	ldr	r2, [pc, #44]	; (8003340 <BSP_LCD_Init+0xcc>)
 8003314:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8003316:	4b09      	ldr	r3, [pc, #36]	; (800333c <BSP_LCD_Init+0xc8>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 800331e:	f000 fcaf 	bl	8003c80 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8003322:	4808      	ldr	r0, [pc, #32]	; (8003344 <BSP_LCD_Init+0xd0>)
 8003324:	f000 f8ce 	bl	80034c4 <BSP_LCD_SetFont>

  return LCD_OK;
 8003328:	2300      	movs	r3, #0
}  
 800332a:	4618      	mov	r0, r3
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	20000898 	.word	0x20000898
 8003334:	40016800 	.word	0x40016800
 8003338:	20000980 	.word	0x20000980
 800333c:	200009cc 	.word	0x200009cc
 8003340:	20000038 	.word	0x20000038
 8003344:	200000a8 	.word	0x200000a8

08003348 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 800334c:	4b03      	ldr	r3, [pc, #12]	; (800335c <BSP_LCD_GetXSize+0x14>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003352:	4798      	blx	r3
 8003354:	4603      	mov	r3, r0
}
 8003356:	4618      	mov	r0, r3
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	200009cc 	.word	0x200009cc

08003360 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8003364:	4b03      	ldr	r3, [pc, #12]	; (8003374 <BSP_LCD_GetYSize+0x14>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800336a:	4798      	blx	r3
 800336c:	4603      	mov	r3, r0
}
 800336e:	4618      	mov	r0, r3
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	200009cc 	.word	0x200009cc

08003378 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8003378:	b580      	push	{r7, lr}
 800337a:	b090      	sub	sp, #64	; 0x40
 800337c:	af00      	add	r7, sp, #0
 800337e:	4603      	mov	r3, r0
 8003380:	6039      	str	r1, [r7, #0]
 8003382:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8003384:	2300      	movs	r3, #0
 8003386:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8003388:	f7ff ffde 	bl	8003348 <BSP_LCD_GetXSize>
 800338c:	4603      	mov	r3, r0
 800338e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8003390:	2300      	movs	r3, #0
 8003392:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8003394:	f7ff ffe4 	bl	8003360 <BSP_LCD_GetYSize>
 8003398:	4603      	mov	r3, r0
 800339a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800339c:	2300      	movs	r3, #0
 800339e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 80033a4:	23ff      	movs	r3, #255	; 0xff
 80033a6:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80033a8:	2300      	movs	r3, #0
 80033aa:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 80033b2:	2300      	movs	r3, #0
 80033b4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80033b8:	2300      	movs	r3, #0
 80033ba:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80033be:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80033c2:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80033c4:	2307      	movs	r3, #7
 80033c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80033c8:	f7ff ffbe 	bl	8003348 <BSP_LCD_GetXSize>
 80033cc:	4603      	mov	r3, r0
 80033ce:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80033d0:	f7ff ffc6 	bl	8003360 <BSP_LCD_GetYSize>
 80033d4:	4603      	mov	r3, r0
 80033d6:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 80033d8:	88fa      	ldrh	r2, [r7, #6]
 80033da:	f107 030c 	add.w	r3, r7, #12
 80033de:	4619      	mov	r1, r3
 80033e0:	4814      	ldr	r0, [pc, #80]	; (8003434 <BSP_LCD_LayerDefaultInit+0xbc>)
 80033e2:	f002 ffe7 	bl	80063b4 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80033e6:	88fa      	ldrh	r2, [r7, #6]
 80033e8:	4913      	ldr	r1, [pc, #76]	; (8003438 <BSP_LCD_LayerDefaultInit+0xc0>)
 80033ea:	4613      	mov	r3, r2
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	4413      	add	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	440b      	add	r3, r1
 80033f4:	3304      	adds	r3, #4
 80033f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033fa:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80033fc:	88fa      	ldrh	r2, [r7, #6]
 80033fe:	490e      	ldr	r1, [pc, #56]	; (8003438 <BSP_LCD_LayerDefaultInit+0xc0>)
 8003400:	4613      	mov	r3, r2
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	4413      	add	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	3308      	adds	r3, #8
 800340c:	4a0b      	ldr	r2, [pc, #44]	; (800343c <BSP_LCD_LayerDefaultInit+0xc4>)
 800340e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8003410:	88fa      	ldrh	r2, [r7, #6]
 8003412:	4909      	ldr	r1, [pc, #36]	; (8003438 <BSP_LCD_LayerDefaultInit+0xc0>)
 8003414:	4613      	mov	r3, r2
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	4413      	add	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8003422:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8003424:	4803      	ldr	r0, [pc, #12]	; (8003434 <BSP_LCD_LayerDefaultInit+0xbc>)
 8003426:	f003 f803 	bl	8006430 <HAL_LTDC_EnableDither>
}
 800342a:	bf00      	nop
 800342c:	3740      	adds	r7, #64	; 0x40
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	20000898 	.word	0x20000898
 8003438:	200009b4 	.word	0x200009b4
 800343c:	200000a8 	.word	0x200000a8

08003440 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8003448:	4a04      	ldr	r2, [pc, #16]	; (800345c <BSP_LCD_SelectLayer+0x1c>)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6013      	str	r3, [r2, #0]
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	200009b0 	.word	0x200009b0

08003460 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8003468:	4b07      	ldr	r3, [pc, #28]	; (8003488 <BSP_LCD_SetTextColor+0x28>)
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	4907      	ldr	r1, [pc, #28]	; (800348c <BSP_LCD_SetTextColor+0x2c>)
 800346e:	4613      	mov	r3, r2
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	4413      	add	r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	440b      	add	r3, r1
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	601a      	str	r2, [r3, #0]
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr
 8003488:	200009b0 	.word	0x200009b0
 800348c:	200009b4 	.word	0x200009b4

08003490 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8003498:	4b08      	ldr	r3, [pc, #32]	; (80034bc <BSP_LCD_SetBackColor+0x2c>)
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	4908      	ldr	r1, [pc, #32]	; (80034c0 <BSP_LCD_SetBackColor+0x30>)
 800349e:	4613      	mov	r3, r2
 80034a0:	005b      	lsls	r3, r3, #1
 80034a2:	4413      	add	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	440b      	add	r3, r1
 80034a8:	3304      	adds	r3, #4
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	601a      	str	r2, [r3, #0]
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	200009b0 	.word	0x200009b0
 80034c0:	200009b4 	.word	0x200009b4

080034c4 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80034cc:	4b08      	ldr	r3, [pc, #32]	; (80034f0 <BSP_LCD_SetFont+0x2c>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	4908      	ldr	r1, [pc, #32]	; (80034f4 <BSP_LCD_SetFont+0x30>)
 80034d2:	4613      	mov	r3, r2
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	4413      	add	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	440b      	add	r3, r1
 80034dc:	3308      	adds	r3, #8
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	601a      	str	r2, [r3, #0]
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	200009b0 	.word	0x200009b0
 80034f4:	200009b4 	.word	0x200009b4

080034f8 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80034f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af02      	add	r7, sp, #8
 80034fe:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003500:	4b0f      	ldr	r3, [pc, #60]	; (8003540 <BSP_LCD_Clear+0x48>)
 8003502:	681c      	ldr	r4, [r3, #0]
 8003504:	4b0e      	ldr	r3, [pc, #56]	; (8003540 <BSP_LCD_Clear+0x48>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a0e      	ldr	r2, [pc, #56]	; (8003544 <BSP_LCD_Clear+0x4c>)
 800350a:	2134      	movs	r1, #52	; 0x34
 800350c:	fb01 f303 	mul.w	r3, r1, r3
 8003510:	4413      	add	r3, r2
 8003512:	335c      	adds	r3, #92	; 0x5c
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	461e      	mov	r6, r3
 8003518:	f7ff ff16 	bl	8003348 <BSP_LCD_GetXSize>
 800351c:	4605      	mov	r5, r0
 800351e:	f7ff ff1f 	bl	8003360 <BSP_LCD_GetYSize>
 8003522:	4602      	mov	r2, r0
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	9301      	str	r3, [sp, #4]
 8003528:	2300      	movs	r3, #0
 800352a:	9300      	str	r3, [sp, #0]
 800352c:	4613      	mov	r3, r2
 800352e:	462a      	mov	r2, r5
 8003530:	4631      	mov	r1, r6
 8003532:	4620      	mov	r0, r4
 8003534:	f000 fb6c 	bl	8003c10 <FillBuffer>
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003540:	200009b0 	.word	0x200009b0
 8003544:	20000898 	.word	0x20000898

08003548 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003548:	b590      	push	{r4, r7, lr}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	4603      	mov	r3, r0
 8003550:	80fb      	strh	r3, [r7, #6]
 8003552:	460b      	mov	r3, r1
 8003554:	80bb      	strh	r3, [r7, #4]
 8003556:	4613      	mov	r3, r2
 8003558:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800355a:	4b1b      	ldr	r3, [pc, #108]	; (80035c8 <BSP_LCD_DisplayChar+0x80>)
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	491b      	ldr	r1, [pc, #108]	; (80035cc <BSP_LCD_DisplayChar+0x84>)
 8003560:	4613      	mov	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4413      	add	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	3308      	adds	r3, #8
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6819      	ldr	r1, [r3, #0]
 8003570:	78fb      	ldrb	r3, [r7, #3]
 8003572:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003576:	4b14      	ldr	r3, [pc, #80]	; (80035c8 <BSP_LCD_DisplayChar+0x80>)
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	4c14      	ldr	r4, [pc, #80]	; (80035cc <BSP_LCD_DisplayChar+0x84>)
 800357c:	4613      	mov	r3, r2
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	4413      	add	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	4423      	add	r3, r4
 8003586:	3308      	adds	r3, #8
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800358c:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003590:	4b0d      	ldr	r3, [pc, #52]	; (80035c8 <BSP_LCD_DisplayChar+0x80>)
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4c0d      	ldr	r4, [pc, #52]	; (80035cc <BSP_LCD_DisplayChar+0x84>)
 8003596:	4613      	mov	r3, r2
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	4413      	add	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4423      	add	r3, r4
 80035a0:	3308      	adds	r3, #8
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	889b      	ldrh	r3, [r3, #4]
 80035a6:	3307      	adds	r3, #7
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	da00      	bge.n	80035ae <BSP_LCD_DisplayChar+0x66>
 80035ac:	3307      	adds	r3, #7
 80035ae:	10db      	asrs	r3, r3, #3
 80035b0:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80035b4:	18ca      	adds	r2, r1, r3
 80035b6:	88b9      	ldrh	r1, [r7, #4]
 80035b8:	88fb      	ldrh	r3, [r7, #6]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f000 fa6e 	bl	8003a9c <DrawChar>
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd90      	pop	{r4, r7, pc}
 80035c8:	200009b0 	.word	0x200009b0
 80035cc:	200009b4 	.word	0x200009b4

080035d0 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 80035d0:	b5b0      	push	{r4, r5, r7, lr}
 80035d2:	b088      	sub	sp, #32
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60ba      	str	r2, [r7, #8]
 80035d8:	461a      	mov	r2, r3
 80035da:	4603      	mov	r3, r0
 80035dc:	81fb      	strh	r3, [r7, #14]
 80035de:	460b      	mov	r3, r1
 80035e0:	81bb      	strh	r3, [r7, #12]
 80035e2:	4613      	mov	r3, r2
 80035e4:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80035e6:	2301      	movs	r3, #1
 80035e8:	83fb      	strh	r3, [r7, #30]
 80035ea:	2300      	movs	r3, #0
 80035ec:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80035ee:	2300      	movs	r3, #0
 80035f0:	61bb      	str	r3, [r7, #24]
 80035f2:	2300      	movs	r3, #0
 80035f4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80035fa:	e002      	b.n	8003602 <BSP_LCD_DisplayStringAt+0x32>
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	3301      	adds	r3, #1
 8003600:	61bb      	str	r3, [r7, #24]
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	1c5a      	adds	r2, r3, #1
 8003606:	617a      	str	r2, [r7, #20]
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1f6      	bne.n	80035fc <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800360e:	f7ff fe9b 	bl	8003348 <BSP_LCD_GetXSize>
 8003612:	4601      	mov	r1, r0
 8003614:	4b4b      	ldr	r3, [pc, #300]	; (8003744 <BSP_LCD_DisplayStringAt+0x174>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	484b      	ldr	r0, [pc, #300]	; (8003748 <BSP_LCD_DisplayStringAt+0x178>)
 800361a:	4613      	mov	r3, r2
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	4413      	add	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4403      	add	r3, r0
 8003624:	3308      	adds	r3, #8
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	889b      	ldrh	r3, [r3, #4]
 800362a:	fbb1 f3f3 	udiv	r3, r1, r3
 800362e:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8003630:	79fb      	ldrb	r3, [r7, #7]
 8003632:	2b03      	cmp	r3, #3
 8003634:	d01c      	beq.n	8003670 <BSP_LCD_DisplayStringAt+0xa0>
 8003636:	2b03      	cmp	r3, #3
 8003638:	dc33      	bgt.n	80036a2 <BSP_LCD_DisplayStringAt+0xd2>
 800363a:	2b01      	cmp	r3, #1
 800363c:	d002      	beq.n	8003644 <BSP_LCD_DisplayStringAt+0x74>
 800363e:	2b02      	cmp	r3, #2
 8003640:	d019      	beq.n	8003676 <BSP_LCD_DisplayStringAt+0xa6>
 8003642:	e02e      	b.n	80036a2 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	1ad1      	subs	r1, r2, r3
 800364a:	4b3e      	ldr	r3, [pc, #248]	; (8003744 <BSP_LCD_DisplayStringAt+0x174>)
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	483e      	ldr	r0, [pc, #248]	; (8003748 <BSP_LCD_DisplayStringAt+0x178>)
 8003650:	4613      	mov	r3, r2
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	4413      	add	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4403      	add	r3, r0
 800365a:	3308      	adds	r3, #8
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	889b      	ldrh	r3, [r3, #4]
 8003660:	fb01 f303 	mul.w	r3, r1, r3
 8003664:	085b      	lsrs	r3, r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	89fb      	ldrh	r3, [r7, #14]
 800366a:	4413      	add	r3, r2
 800366c:	83fb      	strh	r3, [r7, #30]
      break;
 800366e:	e01b      	b.n	80036a8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8003670:	89fb      	ldrh	r3, [r7, #14]
 8003672:	83fb      	strh	r3, [r7, #30]
      break;
 8003674:	e018      	b.n	80036a8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8003676:	693a      	ldr	r2, [r7, #16]
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	b299      	uxth	r1, r3
 800367e:	4b31      	ldr	r3, [pc, #196]	; (8003744 <BSP_LCD_DisplayStringAt+0x174>)
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	4831      	ldr	r0, [pc, #196]	; (8003748 <BSP_LCD_DisplayStringAt+0x178>)
 8003684:	4613      	mov	r3, r2
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	4413      	add	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4403      	add	r3, r0
 800368e:	3308      	adds	r3, #8
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	889b      	ldrh	r3, [r3, #4]
 8003694:	fb11 f303 	smulbb	r3, r1, r3
 8003698:	b29a      	uxth	r2, r3
 800369a:	89fb      	ldrh	r3, [r7, #14]
 800369c:	4413      	add	r3, r2
 800369e:	83fb      	strh	r3, [r7, #30]
      break;
 80036a0:	e002      	b.n	80036a8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 80036a2:	89fb      	ldrh	r3, [r7, #14]
 80036a4:	83fb      	strh	r3, [r7, #30]
      break;
 80036a6:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80036a8:	e01a      	b.n	80036e0 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	781a      	ldrb	r2, [r3, #0]
 80036ae:	89b9      	ldrh	r1, [r7, #12]
 80036b0:	8bfb      	ldrh	r3, [r7, #30]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7ff ff48 	bl	8003548 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80036b8:	4b22      	ldr	r3, [pc, #136]	; (8003744 <BSP_LCD_DisplayStringAt+0x174>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4922      	ldr	r1, [pc, #136]	; (8003748 <BSP_LCD_DisplayStringAt+0x178>)
 80036be:	4613      	mov	r3, r2
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	4413      	add	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	3308      	adds	r3, #8
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	889a      	ldrh	r2, [r3, #4]
 80036ce:	8bfb      	ldrh	r3, [r7, #30]
 80036d0:	4413      	add	r3, r2
 80036d2:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	3301      	adds	r3, #1
 80036d8:	60bb      	str	r3, [r7, #8]
    i++;
 80036da:	8bbb      	ldrh	r3, [r7, #28]
 80036dc:	3301      	adds	r3, #1
 80036de:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	bf14      	ite	ne
 80036e8:	2301      	movne	r3, #1
 80036ea:	2300      	moveq	r3, #0
 80036ec:	b2dc      	uxtb	r4, r3
 80036ee:	f7ff fe2b 	bl	8003348 <BSP_LCD_GetXSize>
 80036f2:	8bb9      	ldrh	r1, [r7, #28]
 80036f4:	4b13      	ldr	r3, [pc, #76]	; (8003744 <BSP_LCD_DisplayStringAt+0x174>)
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4d13      	ldr	r5, [pc, #76]	; (8003748 <BSP_LCD_DisplayStringAt+0x178>)
 80036fa:	4613      	mov	r3, r2
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	4413      	add	r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	442b      	add	r3, r5
 8003704:	3308      	adds	r3, #8
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	889b      	ldrh	r3, [r3, #4]
 800370a:	fb01 f303 	mul.w	r3, r1, r3
 800370e:	1ac3      	subs	r3, r0, r3
 8003710:	b299      	uxth	r1, r3
 8003712:	4b0c      	ldr	r3, [pc, #48]	; (8003744 <BSP_LCD_DisplayStringAt+0x174>)
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	480c      	ldr	r0, [pc, #48]	; (8003748 <BSP_LCD_DisplayStringAt+0x178>)
 8003718:	4613      	mov	r3, r2
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	4403      	add	r3, r0
 8003722:	3308      	adds	r3, #8
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	889b      	ldrh	r3, [r3, #4]
 8003728:	4299      	cmp	r1, r3
 800372a:	bf2c      	ite	cs
 800372c:	2301      	movcs	r3, #1
 800372e:	2300      	movcc	r3, #0
 8003730:	b2db      	uxtb	r3, r3
 8003732:	4023      	ands	r3, r4
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1b7      	bne.n	80036aa <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 800373a:	bf00      	nop
 800373c:	bf00      	nop
 800373e:	3720      	adds	r7, #32
 8003740:	46bd      	mov	sp, r7
 8003742:	bdb0      	pop	{r4, r5, r7, pc}
 8003744:	200009b0 	.word	0x200009b0
 8003748:	200009b4 	.word	0x200009b4

0800374c <BSP_LCD_FillRect>:
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800374c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003750:	b086      	sub	sp, #24
 8003752:	af02      	add	r7, sp, #8
 8003754:	4604      	mov	r4, r0
 8003756:	4608      	mov	r0, r1
 8003758:	4611      	mov	r1, r2
 800375a:	461a      	mov	r2, r3
 800375c:	4623      	mov	r3, r4
 800375e:	80fb      	strh	r3, [r7, #6]
 8003760:	4603      	mov	r3, r0
 8003762:	80bb      	strh	r3, [r7, #4]
 8003764:	460b      	mov	r3, r1
 8003766:	807b      	strh	r3, [r7, #2]
 8003768:	4613      	mov	r3, r2
 800376a:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 800376c:	2300      	movs	r3, #0
 800376e:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003770:	4b30      	ldr	r3, [pc, #192]	; (8003834 <BSP_LCD_FillRect+0xe8>)
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	4930      	ldr	r1, [pc, #192]	; (8003838 <BSP_LCD_FillRect+0xec>)
 8003776:	4613      	mov	r3, r2
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	4413      	add	r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	440b      	add	r3, r1
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff fe6c 	bl	8003460 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */

  if (flippedLcd)
 8003788:	4b2c      	ldr	r3, [pc, #176]	; (800383c <BSP_LCD_FillRect+0xf0>)
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d01b      	beq.n	80037c8 <BSP_LCD_FillRect+0x7c>
  {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (-BSP_LCD_GetXSize()*(Ypos+Height) - (Xpos+Width) +76800); //Rotate by 180°
 8003790:	4b28      	ldr	r3, [pc, #160]	; (8003834 <BSP_LCD_FillRect+0xe8>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a2a      	ldr	r2, [pc, #168]	; (8003840 <BSP_LCD_FillRect+0xf4>)
 8003796:	2134      	movs	r1, #52	; 0x34
 8003798:	fb01 f303 	mul.w	r3, r1, r3
 800379c:	4413      	add	r3, r2
 800379e:	335c      	adds	r3, #92	; 0x5c
 80037a0:	681c      	ldr	r4, [r3, #0]
 80037a2:	f7ff fdd1 	bl	8003348 <BSP_LCD_GetXSize>
 80037a6:	4603      	mov	r3, r0
 80037a8:	425b      	negs	r3, r3
 80037aa:	88b9      	ldrh	r1, [r7, #4]
 80037ac:	883a      	ldrh	r2, [r7, #0]
 80037ae:	440a      	add	r2, r1
 80037b0:	fb02 f303 	mul.w	r3, r2, r3
 80037b4:	88f9      	ldrh	r1, [r7, #6]
 80037b6:	887a      	ldrh	r2, [r7, #2]
 80037b8:	440a      	add	r2, r1
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	4423      	add	r3, r4
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	e013      	b.n	80037f0 <BSP_LCD_FillRect+0xa4>
   }
  else {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80037c8:	4b1a      	ldr	r3, [pc, #104]	; (8003834 <BSP_LCD_FillRect+0xe8>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a1c      	ldr	r2, [pc, #112]	; (8003840 <BSP_LCD_FillRect+0xf4>)
 80037ce:	2134      	movs	r1, #52	; 0x34
 80037d0:	fb01 f303 	mul.w	r3, r1, r3
 80037d4:	4413      	add	r3, r2
 80037d6:	335c      	adds	r3, #92	; 0x5c
 80037d8:	681c      	ldr	r4, [r3, #0]
 80037da:	f7ff fdb5 	bl	8003348 <BSP_LCD_GetXSize>
 80037de:	4602      	mov	r2, r0
 80037e0:	88bb      	ldrh	r3, [r7, #4]
 80037e2:	fb03 f202 	mul.w	r2, r3, r2
 80037e6:	88fb      	ldrh	r3, [r7, #6]
 80037e8:	4413      	add	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4423      	add	r3, r4
 80037ee:	60fb      	str	r3, [r7, #12]
  }

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80037f0:	4b10      	ldr	r3, [pc, #64]	; (8003834 <BSP_LCD_FillRect+0xe8>)
 80037f2:	681c      	ldr	r4, [r3, #0]
 80037f4:	68fd      	ldr	r5, [r7, #12]
 80037f6:	887e      	ldrh	r6, [r7, #2]
 80037f8:	f8b7 8000 	ldrh.w	r8, [r7]
 80037fc:	f7ff fda4 	bl	8003348 <BSP_LCD_GetXSize>
 8003800:	4602      	mov	r2, r0
 8003802:	887b      	ldrh	r3, [r7, #2]
 8003804:	1ad1      	subs	r1, r2, r3
 8003806:	4b0b      	ldr	r3, [pc, #44]	; (8003834 <BSP_LCD_FillRect+0xe8>)
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	480b      	ldr	r0, [pc, #44]	; (8003838 <BSP_LCD_FillRect+0xec>)
 800380c:	4613      	mov	r3, r2
 800380e:	005b      	lsls	r3, r3, #1
 8003810:	4413      	add	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	4403      	add	r3, r0
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	9100      	str	r1, [sp, #0]
 800381c:	4643      	mov	r3, r8
 800381e:	4632      	mov	r2, r6
 8003820:	4629      	mov	r1, r5
 8003822:	4620      	mov	r0, r4
 8003824:	f000 f9f4 	bl	8003c10 <FillBuffer>
}
 8003828:	bf00      	nop
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003832:	bf00      	nop
 8003834:	200009b0 	.word	0x200009b0
 8003838:	200009b4 	.word	0x200009b4
 800383c:	200009d0 	.word	0x200009d0
 8003840:	20000898 	.word	0x20000898

08003844 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8003848:	4b05      	ldr	r3, [pc, #20]	; (8003860 <BSP_LCD_DisplayOn+0x1c>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8003852:	4b03      	ldr	r3, [pc, #12]	; (8003860 <BSP_LCD_DisplayOn+0x1c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	4798      	blx	r3
  }
}
 800385a:	bf00      	nop
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	200009cc 	.word	0x200009cc

08003864 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08e      	sub	sp, #56	; 0x38
 8003868:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	623b      	str	r3, [r7, #32]
 800386e:	4b61      	ldr	r3, [pc, #388]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003872:	4a60      	ldr	r2, [pc, #384]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003874:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003878:	6453      	str	r3, [r2, #68]	; 0x44
 800387a:	4b5e      	ldr	r3, [pc, #376]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 800387c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800387e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003882:	623b      	str	r3, [r7, #32]
 8003884:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8003886:	2300      	movs	r3, #0
 8003888:	61fb      	str	r3, [r7, #28]
 800388a:	4b5a      	ldr	r3, [pc, #360]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	4a59      	ldr	r2, [pc, #356]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003890:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003894:	6313      	str	r3, [r2, #48]	; 0x30
 8003896:	4b57      	ldr	r3, [pc, #348]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800389e:	61fb      	str	r3, [r7, #28]
 80038a0:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	61bb      	str	r3, [r7, #24]
 80038a6:	4b53      	ldr	r3, [pc, #332]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038aa:	4a52      	ldr	r2, [pc, #328]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	6313      	str	r3, [r2, #48]	; 0x30
 80038b2:	4b50      	ldr	r3, [pc, #320]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	61bb      	str	r3, [r7, #24]
 80038bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	4b4c      	ldr	r3, [pc, #304]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c6:	4a4b      	ldr	r2, [pc, #300]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038c8:	f043 0302 	orr.w	r3, r3, #2
 80038cc:	6313      	str	r3, [r2, #48]	; 0x30
 80038ce:	4b49      	ldr	r3, [pc, #292]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	4b45      	ldr	r3, [pc, #276]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	4a44      	ldr	r2, [pc, #272]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038e4:	f043 0304 	orr.w	r3, r3, #4
 80038e8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ea:	4b42      	ldr	r3, [pc, #264]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ee:	f003 0304 	and.w	r3, r3, #4
 80038f2:	613b      	str	r3, [r7, #16]
 80038f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	4b3e      	ldr	r3, [pc, #248]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	4a3d      	ldr	r2, [pc, #244]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003900:	f043 0308 	orr.w	r3, r3, #8
 8003904:	6313      	str	r3, [r2, #48]	; 0x30
 8003906:	4b3b      	ldr	r3, [pc, #236]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	f003 0308 	and.w	r3, r3, #8
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003912:	2300      	movs	r3, #0
 8003914:	60bb      	str	r3, [r7, #8]
 8003916:	4b37      	ldr	r3, [pc, #220]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391a:	4a36      	ldr	r2, [pc, #216]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 800391c:	f043 0320 	orr.w	r3, r3, #32
 8003920:	6313      	str	r3, [r2, #48]	; 0x30
 8003922:	4b34      	ldr	r3, [pc, #208]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003926:	f003 0320 	and.w	r3, r3, #32
 800392a:	60bb      	str	r3, [r7, #8]
 800392c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800392e:	2300      	movs	r3, #0
 8003930:	607b      	str	r3, [r7, #4]
 8003932:	4b30      	ldr	r3, [pc, #192]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003936:	4a2f      	ldr	r2, [pc, #188]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800393c:	6313      	str	r3, [r2, #48]	; 0x30
 800393e:	4b2d      	ldr	r3, [pc, #180]	; (80039f4 <BSP_LCD_MspInit+0x190>)
 8003940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003946:	607b      	str	r3, [r7, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800394a:	f641 0358 	movw	r3, #6232	; 0x1858
 800394e:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003950:	2302      	movs	r3, #2
 8003952:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003954:	2300      	movs	r3, #0
 8003956:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003958:	2302      	movs	r3, #2
 800395a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 800395c:	230e      	movs	r3, #14
 800395e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003964:	4619      	mov	r1, r3
 8003966:	4824      	ldr	r0, [pc, #144]	; (80039f8 <BSP_LCD_MspInit+0x194>)
 8003968:	f001 fa5c 	bl	8004e24 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 800396c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003970:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003972:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003976:	4619      	mov	r1, r3
 8003978:	4820      	ldr	r0, [pc, #128]	; (80039fc <BSP_LCD_MspInit+0x198>)
 800397a:	f001 fa53 	bl	8004e24 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800397e:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8003982:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003984:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003988:	4619      	mov	r1, r3
 800398a:	481d      	ldr	r0, [pc, #116]	; (8003a00 <BSP_LCD_MspInit+0x19c>)
 800398c:	f001 fa4a 	bl	8004e24 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003990:	2348      	movs	r3, #72	; 0x48
 8003992:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003994:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003998:	4619      	mov	r1, r3
 800399a:	481a      	ldr	r0, [pc, #104]	; (8003a04 <BSP_LCD_MspInit+0x1a0>)
 800399c:	f001 fa42 	bl	8004e24 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80039a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80039a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039aa:	4619      	mov	r1, r3
 80039ac:	4816      	ldr	r0, [pc, #88]	; (8003a08 <BSP_LCD_MspInit+0x1a4>)
 80039ae:	f001 fa39 	bl	8004e24 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80039b2:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80039b6:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80039b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039bc:	4619      	mov	r1, r3
 80039be:	4813      	ldr	r0, [pc, #76]	; (8003a0c <BSP_LCD_MspInit+0x1a8>)
 80039c0:	f001 fa30 	bl	8004e24 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80039c4:	2303      	movs	r3, #3
 80039c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80039c8:	2309      	movs	r3, #9
 80039ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80039cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039d0:	4619      	mov	r1, r3
 80039d2:	480a      	ldr	r0, [pc, #40]	; (80039fc <BSP_LCD_MspInit+0x198>)
 80039d4:	f001 fa26 	bl	8004e24 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80039d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80039dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80039de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039e2:	4619      	mov	r1, r3
 80039e4:	4809      	ldr	r0, [pc, #36]	; (8003a0c <BSP_LCD_MspInit+0x1a8>)
 80039e6:	f001 fa1d 	bl	8004e24 <HAL_GPIO_Init>
}
 80039ea:	bf00      	nop
 80039ec:	3738      	adds	r7, #56	; 0x38
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	40023800 	.word	0x40023800
 80039f8:	40020000 	.word	0x40020000
 80039fc:	40020400 	.word	0x40020400
 8003a00:	40020800 	.word	0x40020800
 8003a04:	40020c00 	.word	0x40020c00
 8003a08:	40021400 	.word	0x40021400
 8003a0c:	40021800 	.word	0x40021800

08003a10 <BSP_LCD_DrawPixel>:
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003a10:	b5b0      	push	{r4, r5, r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	4603      	mov	r3, r0
 8003a18:	603a      	str	r2, [r7, #0]
 8003a1a:	80fb      	strh	r3, [r7, #6]
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if (flippedLcd){
 8003a20:	4b1b      	ldr	r3, [pc, #108]	; (8003a90 <BSP_LCD_DrawPixel+0x80>)
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d018      	beq.n	8003a5a <BSP_LCD_DrawPixel+0x4a>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + 4 * (76800 - Xpos - BSP_LCD_GetXSize() * Ypos)) = RGB_Code; //Rotate all Pixels by 180°
 8003a28:	4b1a      	ldr	r3, [pc, #104]	; (8003a94 <BSP_LCD_DrawPixel+0x84>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a1a      	ldr	r2, [pc, #104]	; (8003a98 <BSP_LCD_DrawPixel+0x88>)
 8003a2e:	2134      	movs	r1, #52	; 0x34
 8003a30:	fb01 f303 	mul.w	r3, r1, r3
 8003a34:	4413      	add	r3, r2
 8003a36:	335c      	adds	r3, #92	; 0x5c
 8003a38:	681c      	ldr	r4, [r3, #0]
 8003a3a:	88fd      	ldrh	r5, [r7, #6]
 8003a3c:	f7ff fc84 	bl	8003348 <BSP_LCD_GetXSize>
 8003a40:	4602      	mov	r2, r0
 8003a42:	88bb      	ldrh	r3, [r7, #4]
 8003a44:	fb02 f303 	mul.w	r3, r2, r3
 8003a48:	442b      	add	r3, r5
 8003a4a:	f5c3 3396 	rsb	r3, r3, #76800	; 0x12c00
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4423      	add	r3, r4
 8003a52:	461a      	mov	r2, r3
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	6013      	str	r3, [r2, #0]
  }
  else {
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8003a58:	e015      	b.n	8003a86 <BSP_LCD_DrawPixel+0x76>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003a5a:	4b0e      	ldr	r3, [pc, #56]	; (8003a94 <BSP_LCD_DrawPixel+0x84>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a0e      	ldr	r2, [pc, #56]	; (8003a98 <BSP_LCD_DrawPixel+0x88>)
 8003a60:	2134      	movs	r1, #52	; 0x34
 8003a62:	fb01 f303 	mul.w	r3, r1, r3
 8003a66:	4413      	add	r3, r2
 8003a68:	335c      	adds	r3, #92	; 0x5c
 8003a6a:	681c      	ldr	r4, [r3, #0]
 8003a6c:	88bd      	ldrh	r5, [r7, #4]
 8003a6e:	f7ff fc6b 	bl	8003348 <BSP_LCD_GetXSize>
 8003a72:	4603      	mov	r3, r0
 8003a74:	fb03 f205 	mul.w	r2, r3, r5
 8003a78:	88fb      	ldrh	r3, [r7, #6]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	4423      	add	r3, r4
 8003a80:	461a      	mov	r2, r3
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	6013      	str	r3, [r2, #0]
}
 8003a86:	bf00      	nop
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	200009d0 	.word	0x200009d0
 8003a94:	200009b0 	.word	0x200009b0
 8003a98:	20000898 	.word	0x20000898

08003a9c <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b088      	sub	sp, #32
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	603a      	str	r2, [r7, #0]
 8003aa6:	80fb      	strh	r3, [r7, #6]
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003aac:	2300      	movs	r3, #0
 8003aae:	61fb      	str	r3, [r7, #28]
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003ab8:	4b53      	ldr	r3, [pc, #332]	; (8003c08 <DrawChar+0x16c>)
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	4953      	ldr	r1, [pc, #332]	; (8003c0c <DrawChar+0x170>)
 8003abe:	4613      	mov	r3, r2
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	4413      	add	r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	440b      	add	r3, r1
 8003ac8:	3308      	adds	r3, #8
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	88db      	ldrh	r3, [r3, #6]
 8003ace:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003ad0:	4b4d      	ldr	r3, [pc, #308]	; (8003c08 <DrawChar+0x16c>)
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	494d      	ldr	r1, [pc, #308]	; (8003c0c <DrawChar+0x170>)
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	4413      	add	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	440b      	add	r3, r1
 8003ae0:	3308      	adds	r3, #8
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	889b      	ldrh	r3, [r3, #4]
 8003ae6:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8003ae8:	8a3b      	ldrh	r3, [r7, #16]
 8003aea:	3307      	adds	r3, #7
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	da00      	bge.n	8003af2 <DrawChar+0x56>
 8003af0:	3307      	adds	r3, #7
 8003af2:	10db      	asrs	r3, r3, #3
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	b2da      	uxtb	r2, r3
 8003afa:	8a3b      	ldrh	r3, [r7, #16]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8003b02:	2300      	movs	r3, #0
 8003b04:	61fb      	str	r3, [r7, #28]
 8003b06:	e076      	b.n	8003bf6 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003b08:	8a3b      	ldrh	r3, [r7, #16]
 8003b0a:	3307      	adds	r3, #7
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	da00      	bge.n	8003b12 <DrawChar+0x76>
 8003b10:	3307      	adds	r3, #7
 8003b12:	10db      	asrs	r3, r3, #3
 8003b14:	461a      	mov	r2, r3
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	fb02 f303 	mul.w	r3, r2, r3
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	4413      	add	r3, r2
 8003b20:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8003b22:	8a3b      	ldrh	r3, [r7, #16]
 8003b24:	3307      	adds	r3, #7
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	da00      	bge.n	8003b2c <DrawChar+0x90>
 8003b2a:	3307      	adds	r3, #7
 8003b2c:	10db      	asrs	r3, r3, #3
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d002      	beq.n	8003b38 <DrawChar+0x9c>
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d004      	beq.n	8003b40 <DrawChar+0xa4>
 8003b36:	e00c      	b.n	8003b52 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	617b      	str	r3, [r7, #20]
      break;
 8003b3e:	e016      	b.n	8003b6e <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	021b      	lsls	r3, r3, #8
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	3201      	adds	r2, #1
 8003b4a:	7812      	ldrb	r2, [r2, #0]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	617b      	str	r3, [r7, #20]
      break;
 8003b50:	e00d      	b.n	8003b6e <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	041a      	lsls	r2, r3, #16
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	021b      	lsls	r3, r3, #8
 8003b60:	4313      	orrs	r3, r2
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	3202      	adds	r2, #2
 8003b66:	7812      	ldrb	r2, [r2, #0]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	617b      	str	r3, [r7, #20]
      break;
 8003b6c:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8003b6e:	2300      	movs	r3, #0
 8003b70:	61bb      	str	r3, [r7, #24]
 8003b72:	e036      	b.n	8003be2 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003b74:	8a3a      	ldrh	r2, [r7, #16]
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	1ad2      	subs	r2, r2, r3
 8003b7a:	7bfb      	ldrb	r3, [r7, #15]
 8003b7c:	4413      	add	r3, r2
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	2201      	movs	r2, #1
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	461a      	mov	r2, r3
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d012      	beq.n	8003bb6 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	88fb      	ldrh	r3, [r7, #6]
 8003b96:	4413      	add	r3, r2
 8003b98:	b298      	uxth	r0, r3
 8003b9a:	4b1b      	ldr	r3, [pc, #108]	; (8003c08 <DrawChar+0x16c>)
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	491b      	ldr	r1, [pc, #108]	; (8003c0c <DrawChar+0x170>)
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	4413      	add	r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	440b      	add	r3, r1
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	88bb      	ldrh	r3, [r7, #4]
 8003bae:	4619      	mov	r1, r3
 8003bb0:	f7ff ff2e 	bl	8003a10 <BSP_LCD_DrawPixel>
 8003bb4:	e012      	b.n	8003bdc <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	88fb      	ldrh	r3, [r7, #6]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	b298      	uxth	r0, r3
 8003bc0:	4b11      	ldr	r3, [pc, #68]	; (8003c08 <DrawChar+0x16c>)
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	4911      	ldr	r1, [pc, #68]	; (8003c0c <DrawChar+0x170>)
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	4413      	add	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	3304      	adds	r3, #4
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	88bb      	ldrh	r3, [r7, #4]
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	f7ff ff1a 	bl	8003a10 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	3301      	adds	r3, #1
 8003be0:	61bb      	str	r3, [r7, #24]
 8003be2:	8a3b      	ldrh	r3, [r7, #16]
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d3c4      	bcc.n	8003b74 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8003bea:	88bb      	ldrh	r3, [r7, #4]
 8003bec:	3301      	adds	r3, #1
 8003bee:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	61fb      	str	r3, [r7, #28]
 8003bf6:	8a7b      	ldrh	r3, [r7, #18]
 8003bf8:	69fa      	ldr	r2, [r7, #28]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d384      	bcc.n	8003b08 <DrawChar+0x6c>
  }
}
 8003bfe:	bf00      	nop
 8003c00:	bf00      	nop
 8003c02:	3720      	adds	r7, #32
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	200009b0 	.word	0x200009b0
 8003c0c:	200009b4 	.word	0x200009b4

08003c10 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af02      	add	r7, sp, #8
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
 8003c1c:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8003c1e:	4b16      	ldr	r3, [pc, #88]	; (8003c78 <FillBuffer+0x68>)
 8003c20:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003c24:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003c26:	4b14      	ldr	r3, [pc, #80]	; (8003c78 <FillBuffer+0x68>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8003c2c:	4a12      	ldr	r2, [pc, #72]	; (8003c78 <FillBuffer+0x68>)
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8003c32:	4b11      	ldr	r3, [pc, #68]	; (8003c78 <FillBuffer+0x68>)
 8003c34:	4a11      	ldr	r2, [pc, #68]	; (8003c7c <FillBuffer+0x6c>)
 8003c36:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8003c38:	480f      	ldr	r0, [pc, #60]	; (8003c78 <FillBuffer+0x68>)
 8003c3a:	f000 fe5d 	bl	80048f8 <HAL_DMA2D_Init>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d115      	bne.n	8003c70 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8003c44:	68f9      	ldr	r1, [r7, #12]
 8003c46:	480c      	ldr	r0, [pc, #48]	; (8003c78 <FillBuffer+0x68>)
 8003c48:	f000 ffbe 	bl	8004bc8 <HAL_DMA2D_ConfigLayer>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10e      	bne.n	8003c70 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003c52:	68ba      	ldr	r2, [r7, #8]
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	69f9      	ldr	r1, [r7, #28]
 8003c5c:	4806      	ldr	r0, [pc, #24]	; (8003c78 <FillBuffer+0x68>)
 8003c5e:	f000 fe9e 	bl	800499e <HAL_DMA2D_Start>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d103      	bne.n	8003c70 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003c68:	210a      	movs	r1, #10
 8003c6a:	4803      	ldr	r0, [pc, #12]	; (8003c78 <FillBuffer+0x68>)
 8003c6c:	f000 fec2 	bl	80049f4 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003c70:	bf00      	nop
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	20000940 	.word	0x20000940
 8003c7c:	4002b000 	.word	0x4002b000

08003c80 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003c84:	4b29      	ldr	r3, [pc, #164]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003c86:	4a2a      	ldr	r2, [pc, #168]	; (8003d30 <BSP_SDRAM_Init+0xb0>)
 8003c88:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003c8a:	4b2a      	ldr	r3, [pc, #168]	; (8003d34 <BSP_SDRAM_Init+0xb4>)
 8003c8c:	2202      	movs	r2, #2
 8003c8e:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003c90:	4b28      	ldr	r3, [pc, #160]	; (8003d34 <BSP_SDRAM_Init+0xb4>)
 8003c92:	2207      	movs	r2, #7
 8003c94:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8003c96:	4b27      	ldr	r3, [pc, #156]	; (8003d34 <BSP_SDRAM_Init+0xb4>)
 8003c98:	2204      	movs	r2, #4
 8003c9a:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003c9c:	4b25      	ldr	r3, [pc, #148]	; (8003d34 <BSP_SDRAM_Init+0xb4>)
 8003c9e:	2207      	movs	r2, #7
 8003ca0:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8003ca2:	4b24      	ldr	r3, [pc, #144]	; (8003d34 <BSP_SDRAM_Init+0xb4>)
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003ca8:	4b22      	ldr	r3, [pc, #136]	; (8003d34 <BSP_SDRAM_Init+0xb4>)
 8003caa:	2202      	movs	r2, #2
 8003cac:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003cae:	4b21      	ldr	r3, [pc, #132]	; (8003d34 <BSP_SDRAM_Init+0xb4>)
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003cb4:	4b1d      	ldr	r3, [pc, #116]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003cba:	4b1c      	ldr	r3, [pc, #112]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003cc0:	4b1a      	ldr	r3, [pc, #104]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cc2:	2204      	movs	r2, #4
 8003cc4:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003cc6:	4b19      	ldr	r3, [pc, #100]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cc8:	2210      	movs	r2, #16
 8003cca:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003ccc:	4b17      	ldr	r3, [pc, #92]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cce:	2240      	movs	r2, #64	; 0x40
 8003cd0:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003cd2:	4b16      	ldr	r3, [pc, #88]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cd4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003cd8:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003cda:	4b14      	ldr	r3, [pc, #80]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003ce0:	4b12      	ldr	r3, [pc, #72]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003ce2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ce6:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003ce8:	4b10      	ldr	r3, [pc, #64]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8003cee:	4b0f      	ldr	r3, [pc, #60]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cf0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003cf4:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	480c      	ldr	r0, [pc, #48]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003cfa:	f000 f87f 	bl	8003dfc <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8003cfe:	490d      	ldr	r1, [pc, #52]	; (8003d34 <BSP_SDRAM_Init+0xb4>)
 8003d00:	480a      	ldr	r0, [pc, #40]	; (8003d2c <BSP_SDRAM_Init+0xac>)
 8003d02:	f003 fb91 	bl	8007428 <HAL_SDRAM_Init>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003d0c:	4b0a      	ldr	r3, [pc, #40]	; (8003d38 <BSP_SDRAM_Init+0xb8>)
 8003d0e:	2201      	movs	r2, #1
 8003d10:	701a      	strb	r2, [r3, #0]
 8003d12:	e002      	b.n	8003d1a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003d14:	4b08      	ldr	r3, [pc, #32]	; (8003d38 <BSP_SDRAM_Init+0xb8>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003d1a:	f240 506a 	movw	r0, #1386	; 0x56a
 8003d1e:	f000 f80d 	bl	8003d3c <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003d22:	4b05      	ldr	r3, [pc, #20]	; (8003d38 <BSP_SDRAM_Init+0xb8>)
 8003d24:	781b      	ldrb	r3, [r3, #0]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	200009d4 	.word	0x200009d4
 8003d30:	a0000140 	.word	0xa0000140
 8003d34:	20000a08 	.word	0x20000a08
 8003d38:	200000c0 	.word	0x200000c0

08003d3c <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8003d44:	2300      	movs	r3, #0
 8003d46:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003d48:	4b2a      	ldr	r3, [pc, #168]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d4e:	4b29      	ldr	r3, [pc, #164]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d50:	2208      	movs	r2, #8
 8003d52:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003d54:	4b27      	ldr	r3, [pc, #156]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d56:	2201      	movs	r2, #1
 8003d58:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003d5a:	4b26      	ldr	r3, [pc, #152]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003d60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d64:	4923      	ldr	r1, [pc, #140]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d66:	4824      	ldr	r0, [pc, #144]	; (8003df8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d68:	f003 fb9c 	bl	80074a4 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003d6c:	2001      	movs	r0, #1
 8003d6e:	f000 facf 	bl	8004310 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003d72:	4b20      	ldr	r3, [pc, #128]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d74:	2202      	movs	r2, #2
 8003d76:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d78:	4b1e      	ldr	r3, [pc, #120]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d7a:	2208      	movs	r2, #8
 8003d7c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003d7e:	4b1d      	ldr	r3, [pc, #116]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d80:	2201      	movs	r2, #1
 8003d82:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003d84:	4b1b      	ldr	r3, [pc, #108]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003d8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d8e:	4919      	ldr	r1, [pc, #100]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d90:	4819      	ldr	r0, [pc, #100]	; (8003df8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d92:	f003 fb87 	bl	80074a4 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003d96:	4b17      	ldr	r3, [pc, #92]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d98:	2203      	movs	r2, #3
 8003d9a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d9c:	4b15      	ldr	r3, [pc, #84]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d9e:	2208      	movs	r2, #8
 8003da0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003da2:	4b14      	ldr	r3, [pc, #80]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003da4:	2204      	movs	r2, #4
 8003da6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003da8:	4b12      	ldr	r3, [pc, #72]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003dae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003db2:	4910      	ldr	r1, [pc, #64]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003db4:	4810      	ldr	r0, [pc, #64]	; (8003df8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003db6:	f003 fb75 	bl	80074a4 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003dba:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003dbe:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003dc0:	4b0c      	ldr	r3, [pc, #48]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dc2:	2204      	movs	r2, #4
 8003dc4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003dc6:	4b0b      	ldr	r3, [pc, #44]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dc8:	2208      	movs	r2, #8
 8003dca:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003dcc:	4b09      	ldr	r3, [pc, #36]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dce:	2201      	movs	r2, #1
 8003dd0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	4a07      	ldr	r2, [pc, #28]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dd6:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003dd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ddc:	4905      	ldr	r1, [pc, #20]	; (8003df4 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dde:	4806      	ldr	r0, [pc, #24]	; (8003df8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003de0:	f003 fb60 	bl	80074a4 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	4804      	ldr	r0, [pc, #16]	; (8003df8 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003de8:	f003 fb87 	bl	80074fa <HAL_SDRAM_ProgramRefreshRate>
}
 8003dec:	bf00      	nop
 8003dee:	3710      	adds	r7, #16
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	20000a24 	.word	0x20000a24
 8003df8:	200009d4 	.word	0x200009d4

08003dfc <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b090      	sub	sp, #64	; 0x40
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80ec 	beq.w	8003fe6 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003e0e:	2300      	movs	r3, #0
 8003e10:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e12:	4b77      	ldr	r3, [pc, #476]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e16:	4a76      	ldr	r2, [pc, #472]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e18:	f043 0301 	orr.w	r3, r3, #1
 8003e1c:	6393      	str	r3, [r2, #56]	; 0x38
 8003e1e:	4b74      	ldr	r3, [pc, #464]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e28:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e2e:	4b70      	ldr	r3, [pc, #448]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	4a6f      	ldr	r2, [pc, #444]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e34:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e38:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3a:	4b6d      	ldr	r3, [pc, #436]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e42:	627b      	str	r3, [r7, #36]	; 0x24
 8003e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e46:	2300      	movs	r3, #0
 8003e48:	623b      	str	r3, [r7, #32]
 8003e4a:	4b69      	ldr	r3, [pc, #420]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4e:	4a68      	ldr	r2, [pc, #416]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e50:	f043 0302 	orr.w	r3, r3, #2
 8003e54:	6313      	str	r3, [r2, #48]	; 0x30
 8003e56:	4b66      	ldr	r3, [pc, #408]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	623b      	str	r3, [r7, #32]
 8003e60:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e62:	2300      	movs	r3, #0
 8003e64:	61fb      	str	r3, [r7, #28]
 8003e66:	4b62      	ldr	r3, [pc, #392]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6a:	4a61      	ldr	r2, [pc, #388]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e6c:	f043 0304 	orr.w	r3, r3, #4
 8003e70:	6313      	str	r3, [r2, #48]	; 0x30
 8003e72:	4b5f      	ldr	r3, [pc, #380]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	61fb      	str	r3, [r7, #28]
 8003e7c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e7e:	2300      	movs	r3, #0
 8003e80:	61bb      	str	r3, [r7, #24]
 8003e82:	4b5b      	ldr	r3, [pc, #364]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e86:	4a5a      	ldr	r2, [pc, #360]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e88:	f043 0308 	orr.w	r3, r3, #8
 8003e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e8e:	4b58      	ldr	r3, [pc, #352]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	61bb      	str	r3, [r7, #24]
 8003e98:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	617b      	str	r3, [r7, #20]
 8003e9e:	4b54      	ldr	r3, [pc, #336]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	4a53      	ldr	r2, [pc, #332]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003ea4:	f043 0310 	orr.w	r3, r3, #16
 8003ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eaa:	4b51      	ldr	r3, [pc, #324]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	f003 0310 	and.w	r3, r3, #16
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	613b      	str	r3, [r7, #16]
 8003eba:	4b4d      	ldr	r3, [pc, #308]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ebe:	4a4c      	ldr	r2, [pc, #304]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003ec0:	f043 0320 	orr.w	r3, r3, #32
 8003ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ec6:	4b4a      	ldr	r3, [pc, #296]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eca:	f003 0320 	and.w	r3, r3, #32
 8003ece:	613b      	str	r3, [r7, #16]
 8003ed0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	60fb      	str	r3, [r7, #12]
 8003ed6:	4b46      	ldr	r3, [pc, #280]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eda:	4a45      	ldr	r2, [pc, #276]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003edc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ee2:	4b43      	ldr	r3, [pc, #268]	; (8003ff0 <BSP_SDRAM_MspInit+0x1f4>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eea:	60fb      	str	r3, [r7, #12]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8003eee:	2302      	movs	r3, #2
 8003ef0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8003efa:	230c      	movs	r3, #12
 8003efc:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8003efe:	2360      	movs	r3, #96	; 0x60
 8003f00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8003f02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f06:	4619      	mov	r1, r3
 8003f08:	483a      	ldr	r0, [pc, #232]	; (8003ff4 <BSP_SDRAM_MspInit+0x1f8>)
 8003f0a:	f000 ff8b 	bl	8004e24 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8003f0e:	2301      	movs	r3, #1
 8003f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8003f12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f16:	4619      	mov	r1, r3
 8003f18:	4837      	ldr	r0, [pc, #220]	; (8003ff8 <BSP_SDRAM_MspInit+0x1fc>)
 8003f1a:	f000 ff83 	bl	8004e24 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8003f1e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003f22:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003f24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f28:	4619      	mov	r1, r3
 8003f2a:	4834      	ldr	r0, [pc, #208]	; (8003ffc <BSP_SDRAM_MspInit+0x200>)
 8003f2c:	f000 ff7a 	bl	8004e24 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8003f30:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003f34:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003f36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4830      	ldr	r0, [pc, #192]	; (8004000 <BSP_SDRAM_MspInit+0x204>)
 8003f3e:	f000 ff71 	bl	8004e24 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8003f42:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003f46:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003f48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	482d      	ldr	r0, [pc, #180]	; (8004004 <BSP_SDRAM_MspInit+0x208>)
 8003f50:	f000 ff68 	bl	8004e24 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003f54:	f248 1333 	movw	r3, #33075	; 0x8133
 8003f58:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003f5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f5e:	4619      	mov	r1, r3
 8003f60:	4829      	ldr	r0, [pc, #164]	; (8004008 <BSP_SDRAM_MspInit+0x20c>)
 8003f62:	f000 ff5f 	bl	8004e24 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003f66:	4b29      	ldr	r3, [pc, #164]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003f6c:	4b27      	ldr	r3, [pc, #156]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003f6e:	2280      	movs	r2, #128	; 0x80
 8003f70:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003f72:	4b26      	ldr	r3, [pc, #152]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003f74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f78:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003f7a:	4b24      	ldr	r3, [pc, #144]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003f7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f80:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f82:	4b22      	ldr	r3, [pc, #136]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003f84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f88:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003f8a:	4b20      	ldr	r3, [pc, #128]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003f8c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f90:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003f92:	4b1e      	ldr	r3, [pc, #120]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003f98:	4b1c      	ldr	r3, [pc, #112]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003f9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f9e:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003fa0:	4b1a      	ldr	r3, [pc, #104]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003fa6:	4b19      	ldr	r3, [pc, #100]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003fa8:	2203      	movs	r2, #3
 8003faa:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003fac:	4b17      	ldr	r3, [pc, #92]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003fb2:	4b16      	ldr	r3, [pc, #88]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003fb8:	4b14      	ldr	r3, [pc, #80]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003fba:	4a15      	ldr	r2, [pc, #84]	; (8004010 <BSP_SDRAM_MspInit+0x214>)
 8003fbc:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a12      	ldr	r2, [pc, #72]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003fc2:	631a      	str	r2, [r3, #48]	; 0x30
 8003fc4:	4a11      	ldr	r2, [pc, #68]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003fca:	4810      	ldr	r0, [pc, #64]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003fcc:	f000 fb84 	bl	80046d8 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003fd0:	480e      	ldr	r0, [pc, #56]	; (800400c <BSP_SDRAM_MspInit+0x210>)
 8003fd2:	f000 fad3 	bl	800457c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	210f      	movs	r1, #15
 8003fda:	2038      	movs	r0, #56	; 0x38
 8003fdc:	f000 fa97 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003fe0:	2038      	movs	r0, #56	; 0x38
 8003fe2:	f000 fab0 	bl	8004546 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003fe6:	bf00      	nop
 8003fe8:	3740      	adds	r7, #64	; 0x40
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40023800 	.word	0x40023800
 8003ff4:	40020400 	.word	0x40020400
 8003ff8:	40020800 	.word	0x40020800
 8003ffc:	40020c00 	.word	0x40020c00
 8004000:	40021000 	.word	0x40021000
 8004004:	40021400 	.word	0x40021400
 8004008:	40021800 	.word	0x40021800
 800400c:	20000a34 	.word	0x20000a34
 8004010:	40026410 	.word	0x40026410

08004014 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	460a      	mov	r2, r1
 800401e:	80fb      	strh	r3, [r7, #6]
 8004020:	4613      	mov	r3, r2
 8004022:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8004028:	4a13      	ldr	r2, [pc, #76]	; (8004078 <BSP_TS_Init+0x64>)
 800402a:	88fb      	ldrh	r3, [r7, #6]
 800402c:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 800402e:	4a13      	ldr	r2, [pc, #76]	; (800407c <BSP_TS_Init+0x68>)
 8004030:	88bb      	ldrh	r3, [r7, #4]
 8004032:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8004034:	4b12      	ldr	r3, [pc, #72]	; (8004080 <BSP_TS_Init+0x6c>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	2082      	movs	r0, #130	; 0x82
 800403a:	4798      	blx	r3
 800403c:	4603      	mov	r3, r0
 800403e:	461a      	mov	r2, r3
 8004040:	f640 0311 	movw	r3, #2065	; 0x811
 8004044:	429a      	cmp	r2, r3
 8004046:	d104      	bne.n	8004052 <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8004048:	4b0e      	ldr	r3, [pc, #56]	; (8004084 <BSP_TS_Init+0x70>)
 800404a:	4a0d      	ldr	r2, [pc, #52]	; (8004080 <BSP_TS_Init+0x6c>)
 800404c:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 800404e:	2300      	movs	r3, #0
 8004050:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 8004052:	7bfb      	ldrb	r3, [r7, #15]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d109      	bne.n	800406c <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8004058:	4b0a      	ldr	r3, [pc, #40]	; (8004084 <BSP_TS_Init+0x70>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2082      	movs	r0, #130	; 0x82
 8004060:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8004062:	4b08      	ldr	r3, [pc, #32]	; (8004084 <BSP_TS_Init+0x70>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	2082      	movs	r0, #130	; 0x82
 800406a:	4798      	blx	r3
  }

  return ret;
 800406c:	7bfb      	ldrb	r3, [r7, #15]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	20000a98 	.word	0x20000a98
 800407c:	20000a9a 	.word	0x20000a9a
 8004080:	20000070 	.word	0x20000070
 8004084:	20000a94 	.word	0x20000a94

08004088 <BSP_TS_ITGetStatus>:
/**
  * @brief  Gets the TS IT status.
  * @retval Interrupt status.
  */  
uint8_t BSP_TS_ITGetStatus(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* Return the TS IT status */
  return (TsDrv->GetITStatus(TS_I2C_ADDRESS));
 800408c:	4b03      	ldr	r3, [pc, #12]	; (800409c <BSP_TS_ITGetStatus+0x14>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	2082      	movs	r0, #130	; 0x82
 8004094:	4798      	blx	r3
 8004096:	4603      	mov	r3, r0
}
 8004098:	4618      	mov	r0, r3
 800409a:	bd80      	pop	{r7, pc}
 800409c:	20000a94 	.word	0x20000a94

080040a0 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 80040a8:	4b4f      	ldr	r3, [pc, #316]	; (80041e8 <BSP_TS_GetState+0x148>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	2082      	movs	r0, #130	; 0x82
 80040b0:	4798      	blx	r3
 80040b2:	4603      	mov	r3, r0
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	881b      	ldrh	r3, [r3, #0]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f000 808d 	beq.w	80041de <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 80040c4:	4b48      	ldr	r3, [pc, #288]	; (80041e8 <BSP_TS_GetState+0x148>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f107 020c 	add.w	r2, r7, #12
 80040ce:	f107 010e 	add.w	r1, r7, #14
 80040d2:	2082      	movs	r0, #130	; 0x82
 80040d4:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 80040d6:	89bb      	ldrh	r3, [r7, #12]
 80040d8:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80040dc:	b29b      	uxth	r3, r3
 80040de:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 80040e0:	89bb      	ldrh	r3, [r7, #12]
 80040e2:	4a42      	ldr	r2, [pc, #264]	; (80041ec <BSP_TS_GetState+0x14c>)
 80040e4:	fba2 2303 	umull	r2, r3, r2, r3
 80040e8:	08db      	lsrs	r3, r3, #3
 80040ea:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 80040ec:	8abb      	ldrh	r3, [r7, #20]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d102      	bne.n	80040f8 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 80040f2:	2300      	movs	r3, #0
 80040f4:	82bb      	strh	r3, [r7, #20]
 80040f6:	e008      	b.n	800410a <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 80040f8:	4b3d      	ldr	r3, [pc, #244]	; (80041f0 <BSP_TS_GetState+0x150>)
 80040fa:	881b      	ldrh	r3, [r3, #0]
 80040fc:	8aba      	ldrh	r2, [r7, #20]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d903      	bls.n	800410a <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 8004102:	4b3b      	ldr	r3, [pc, #236]	; (80041f0 <BSP_TS_GetState+0x150>)
 8004104:	881b      	ldrh	r3, [r3, #0]
 8004106:	3b01      	subs	r3, #1
 8004108:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 800410a:	8abb      	ldrh	r3, [r7, #20]
 800410c:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 800410e:	89fb      	ldrh	r3, [r7, #14]
 8004110:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8004114:	4293      	cmp	r3, r2
 8004116:	d806      	bhi.n	8004126 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 8004118:	89fb      	ldrh	r3, [r7, #14]
 800411a:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 800411e:	330e      	adds	r3, #14
 8004120:	b29b      	uxth	r3, r3
 8004122:	81fb      	strh	r3, [r7, #14]
 8004124:	e005      	b.n	8004132 <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 8004126:	89fb      	ldrh	r3, [r7, #14]
 8004128:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 800412c:	3308      	adds	r3, #8
 800412e:	b29b      	uxth	r3, r3
 8004130:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 8004132:	89fb      	ldrh	r3, [r7, #14]
 8004134:	4a2f      	ldr	r2, [pc, #188]	; (80041f4 <BSP_TS_GetState+0x154>)
 8004136:	fba2 2303 	umull	r2, r3, r2, r3
 800413a:	08db      	lsrs	r3, r3, #3
 800413c:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 800413e:	8afb      	ldrh	r3, [r7, #22]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d102      	bne.n	800414a <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	82fb      	strh	r3, [r7, #22]
 8004148:	e008      	b.n	800415c <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 800414a:	4b2b      	ldr	r3, [pc, #172]	; (80041f8 <BSP_TS_GetState+0x158>)
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	8afa      	ldrh	r2, [r7, #22]
 8004150:	429a      	cmp	r2, r3
 8004152:	d903      	bls.n	800415c <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 8004154:	4b28      	ldr	r3, [pc, #160]	; (80041f8 <BSP_TS_GetState+0x158>)
 8004156:	881b      	ldrh	r3, [r3, #0]
 8004158:	3b01      	subs	r3, #1
 800415a:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 800415c:	8afb      	ldrh	r3, [r7, #22]
 800415e:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 8004160:	89fb      	ldrh	r3, [r7, #14]
 8004162:	461a      	mov	r2, r3
 8004164:	4b25      	ldr	r3, [pc, #148]	; (80041fc <BSP_TS_GetState+0x15c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	429a      	cmp	r2, r3
 800416a:	d906      	bls.n	800417a <BSP_TS_GetState+0xda>
 800416c:	89fa      	ldrh	r2, [r7, #14]
 800416e:	4b23      	ldr	r3, [pc, #140]	; (80041fc <BSP_TS_GetState+0x15c>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	b29b      	uxth	r3, r3
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	b29b      	uxth	r3, r3
 8004178:	e005      	b.n	8004186 <BSP_TS_GetState+0xe6>
 800417a:	4b20      	ldr	r3, [pc, #128]	; (80041fc <BSP_TS_GetState+0x15c>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	b29a      	uxth	r2, r3
 8004180:	89fb      	ldrh	r3, [r7, #14]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	b29b      	uxth	r3, r3
 8004186:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8004188:	89bb      	ldrh	r3, [r7, #12]
 800418a:	461a      	mov	r2, r3
 800418c:	4b1c      	ldr	r3, [pc, #112]	; (8004200 <BSP_TS_GetState+0x160>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	429a      	cmp	r2, r3
 8004192:	d906      	bls.n	80041a2 <BSP_TS_GetState+0x102>
 8004194:	89ba      	ldrh	r2, [r7, #12]
 8004196:	4b1a      	ldr	r3, [pc, #104]	; (8004200 <BSP_TS_GetState+0x160>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	b29b      	uxth	r3, r3
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	b29b      	uxth	r3, r3
 80041a0:	e005      	b.n	80041ae <BSP_TS_GetState+0x10e>
 80041a2:	4b17      	ldr	r3, [pc, #92]	; (8004200 <BSP_TS_GetState+0x160>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	89bb      	ldrh	r3, [r7, #12]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 80041b0:	8a7a      	ldrh	r2, [r7, #18]
 80041b2:	8a3b      	ldrh	r3, [r7, #16]
 80041b4:	4413      	add	r3, r2
 80041b6:	2b05      	cmp	r3, #5
 80041b8:	dd07      	ble.n	80041ca <BSP_TS_GetState+0x12a>
    {
      _x = x;
 80041ba:	89fb      	ldrh	r3, [r7, #14]
 80041bc:	461a      	mov	r2, r3
 80041be:	4b0f      	ldr	r3, [pc, #60]	; (80041fc <BSP_TS_GetState+0x15c>)
 80041c0:	601a      	str	r2, [r3, #0]
      _y = y; 
 80041c2:	89bb      	ldrh	r3, [r7, #12]
 80041c4:	461a      	mov	r2, r3
 80041c6:	4b0e      	ldr	r3, [pc, #56]	; (8004200 <BSP_TS_GetState+0x160>)
 80041c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 80041ca:	4b0c      	ldr	r3, [pc, #48]	; (80041fc <BSP_TS_GetState+0x15c>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 80041d4:	4b0a      	ldr	r3, [pc, #40]	; (8004200 <BSP_TS_GetState+0x160>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	b29a      	uxth	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	809a      	strh	r2, [r3, #4]
  }
}
 80041de:	bf00      	nop
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	20000a94 	.word	0x20000a94
 80041ec:	ba2e8ba3 	.word	0xba2e8ba3
 80041f0:	20000a9a 	.word	0x20000a9a
 80041f4:	88888889 	.word	0x88888889
 80041f8:	20000a98 	.word	0x20000a98
 80041fc:	20000a9c 	.word	0x20000a9c
 8004200:	20000aa0 	.word	0x20000aa0

08004204 <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */  
void BSP_TS_ITClear(void)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  TsDrv->ClearIT(TS_I2C_ADDRESS); 
 8004208:	4b03      	ldr	r3, [pc, #12]	; (8004218 <BSP_TS_ITClear+0x14>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	69db      	ldr	r3, [r3, #28]
 800420e:	2082      	movs	r0, #130	; 0x82
 8004210:	4798      	blx	r3
}
 8004212:	bf00      	nop
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	20000a94 	.word	0x20000a94

0800421c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004220:	4b0e      	ldr	r3, [pc, #56]	; (800425c <HAL_Init+0x40>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a0d      	ldr	r2, [pc, #52]	; (800425c <HAL_Init+0x40>)
 8004226:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800422a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800422c:	4b0b      	ldr	r3, [pc, #44]	; (800425c <HAL_Init+0x40>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a0a      	ldr	r2, [pc, #40]	; (800425c <HAL_Init+0x40>)
 8004232:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004236:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004238:	4b08      	ldr	r3, [pc, #32]	; (800425c <HAL_Init+0x40>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a07      	ldr	r2, [pc, #28]	; (800425c <HAL_Init+0x40>)
 800423e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004244:	2003      	movs	r0, #3
 8004246:	f000 f957 	bl	80044f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800424a:	200f      	movs	r0, #15
 800424c:	f000 f810 	bl	8004270 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004250:	f000 f806 	bl	8004260 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	40023c00 	.word	0x40023c00

08004260 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8004260:	b480      	push	{r7}
 8004262:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8004264:	bf00      	nop
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
	...

08004270 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004278:	4b12      	ldr	r3, [pc, #72]	; (80042c4 <HAL_InitTick+0x54>)
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	4b12      	ldr	r3, [pc, #72]	; (80042c8 <HAL_InitTick+0x58>)
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	4619      	mov	r1, r3
 8004282:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004286:	fbb3 f3f1 	udiv	r3, r3, r1
 800428a:	fbb2 f3f3 	udiv	r3, r2, r3
 800428e:	4618      	mov	r0, r3
 8004290:	f000 f967 	bl	8004562 <HAL_SYSTICK_Config>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e00e      	b.n	80042bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b0f      	cmp	r3, #15
 80042a2:	d80a      	bhi.n	80042ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042a4:	2200      	movs	r2, #0
 80042a6:	6879      	ldr	r1, [r7, #4]
 80042a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80042ac:	f000 f92f 	bl	800450e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80042b0:	4a06      	ldr	r2, [pc, #24]	; (80042cc <HAL_InitTick+0x5c>)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	e000      	b.n	80042bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3708      	adds	r7, #8
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	20000034 	.word	0x20000034
 80042c8:	200000c8 	.word	0x200000c8
 80042cc:	200000c4 	.word	0x200000c4

080042d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042d4:	4b06      	ldr	r3, [pc, #24]	; (80042f0 <HAL_IncTick+0x20>)
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	4b06      	ldr	r3, [pc, #24]	; (80042f4 <HAL_IncTick+0x24>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4413      	add	r3, r2
 80042e0:	4a04      	ldr	r2, [pc, #16]	; (80042f4 <HAL_IncTick+0x24>)
 80042e2:	6013      	str	r3, [r2, #0]
}
 80042e4:	bf00      	nop
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	200000c8 	.word	0x200000c8
 80042f4:	20000aa4 	.word	0x20000aa4

080042f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  return uwTick;
 80042fc:	4b03      	ldr	r3, [pc, #12]	; (800430c <HAL_GetTick+0x14>)
 80042fe:	681b      	ldr	r3, [r3, #0]
}
 8004300:	4618      	mov	r0, r3
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	20000aa4 	.word	0x20000aa4

08004310 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004318:	f7ff ffee 	bl	80042f8 <HAL_GetTick>
 800431c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004328:	d005      	beq.n	8004336 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800432a:	4b0a      	ldr	r3, [pc, #40]	; (8004354 <HAL_Delay+0x44>)
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	461a      	mov	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	4413      	add	r3, r2
 8004334:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004336:	bf00      	nop
 8004338:	f7ff ffde 	bl	80042f8 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	68fa      	ldr	r2, [r7, #12]
 8004344:	429a      	cmp	r2, r3
 8004346:	d8f7      	bhi.n	8004338 <HAL_Delay+0x28>
  {
  }
}
 8004348:	bf00      	nop
 800434a:	bf00      	nop
 800434c:	3710      	adds	r7, #16
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	200000c8 	.word	0x200000c8

08004358 <__NVIC_SetPriorityGrouping>:
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f003 0307 	and.w	r3, r3, #7
 8004366:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004368:	4b0c      	ldr	r3, [pc, #48]	; (800439c <__NVIC_SetPriorityGrouping+0x44>)
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800436e:	68ba      	ldr	r2, [r7, #8]
 8004370:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004374:	4013      	ands	r3, r2
 8004376:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004380:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800438a:	4a04      	ldr	r2, [pc, #16]	; (800439c <__NVIC_SetPriorityGrouping+0x44>)
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	60d3      	str	r3, [r2, #12]
}
 8004390:	bf00      	nop
 8004392:	3714      	adds	r7, #20
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	e000ed00 	.word	0xe000ed00

080043a0 <__NVIC_GetPriorityGrouping>:
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043a4:	4b04      	ldr	r3, [pc, #16]	; (80043b8 <__NVIC_GetPriorityGrouping+0x18>)
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	0a1b      	lsrs	r3, r3, #8
 80043aa:	f003 0307 	and.w	r3, r3, #7
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr
 80043b8:	e000ed00 	.word	0xe000ed00

080043bc <__NVIC_EnableIRQ>:
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	4603      	mov	r3, r0
 80043c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	db0b      	blt.n	80043e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043ce:	79fb      	ldrb	r3, [r7, #7]
 80043d0:	f003 021f 	and.w	r2, r3, #31
 80043d4:	4907      	ldr	r1, [pc, #28]	; (80043f4 <__NVIC_EnableIRQ+0x38>)
 80043d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043da:	095b      	lsrs	r3, r3, #5
 80043dc:	2001      	movs	r0, #1
 80043de:	fa00 f202 	lsl.w	r2, r0, r2
 80043e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	e000e100 	.word	0xe000e100

080043f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	4603      	mov	r3, r0
 8004400:	6039      	str	r1, [r7, #0]
 8004402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004408:	2b00      	cmp	r3, #0
 800440a:	db0a      	blt.n	8004422 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	b2da      	uxtb	r2, r3
 8004410:	490c      	ldr	r1, [pc, #48]	; (8004444 <__NVIC_SetPriority+0x4c>)
 8004412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004416:	0112      	lsls	r2, r2, #4
 8004418:	b2d2      	uxtb	r2, r2
 800441a:	440b      	add	r3, r1
 800441c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004420:	e00a      	b.n	8004438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	b2da      	uxtb	r2, r3
 8004426:	4908      	ldr	r1, [pc, #32]	; (8004448 <__NVIC_SetPriority+0x50>)
 8004428:	79fb      	ldrb	r3, [r7, #7]
 800442a:	f003 030f 	and.w	r3, r3, #15
 800442e:	3b04      	subs	r3, #4
 8004430:	0112      	lsls	r2, r2, #4
 8004432:	b2d2      	uxtb	r2, r2
 8004434:	440b      	add	r3, r1
 8004436:	761a      	strb	r2, [r3, #24]
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	e000e100 	.word	0xe000e100
 8004448:	e000ed00 	.word	0xe000ed00

0800444c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800444c:	b480      	push	{r7}
 800444e:	b089      	sub	sp, #36	; 0x24
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	f1c3 0307 	rsb	r3, r3, #7
 8004466:	2b04      	cmp	r3, #4
 8004468:	bf28      	it	cs
 800446a:	2304      	movcs	r3, #4
 800446c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	3304      	adds	r3, #4
 8004472:	2b06      	cmp	r3, #6
 8004474:	d902      	bls.n	800447c <NVIC_EncodePriority+0x30>
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	3b03      	subs	r3, #3
 800447a:	e000      	b.n	800447e <NVIC_EncodePriority+0x32>
 800447c:	2300      	movs	r3, #0
 800447e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004480:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	fa02 f303 	lsl.w	r3, r2, r3
 800448a:	43da      	mvns	r2, r3
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	401a      	ands	r2, r3
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004494:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	fa01 f303 	lsl.w	r3, r1, r3
 800449e:	43d9      	mvns	r1, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044a4:	4313      	orrs	r3, r2
         );
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3724      	adds	r7, #36	; 0x24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
	...

080044b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	3b01      	subs	r3, #1
 80044c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044c4:	d301      	bcc.n	80044ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044c6:	2301      	movs	r3, #1
 80044c8:	e00f      	b.n	80044ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044ca:	4a0a      	ldr	r2, [pc, #40]	; (80044f4 <SysTick_Config+0x40>)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	3b01      	subs	r3, #1
 80044d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044d2:	210f      	movs	r1, #15
 80044d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044d8:	f7ff ff8e 	bl	80043f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044dc:	4b05      	ldr	r3, [pc, #20]	; (80044f4 <SysTick_Config+0x40>)
 80044de:	2200      	movs	r2, #0
 80044e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044e2:	4b04      	ldr	r3, [pc, #16]	; (80044f4 <SysTick_Config+0x40>)
 80044e4:	2207      	movs	r2, #7
 80044e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	e000e010 	.word	0xe000e010

080044f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f7ff ff29 	bl	8004358 <__NVIC_SetPriorityGrouping>
}
 8004506:	bf00      	nop
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800450e:	b580      	push	{r7, lr}
 8004510:	b086      	sub	sp, #24
 8004512:	af00      	add	r7, sp, #0
 8004514:	4603      	mov	r3, r0
 8004516:	60b9      	str	r1, [r7, #8]
 8004518:	607a      	str	r2, [r7, #4]
 800451a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800451c:	2300      	movs	r3, #0
 800451e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004520:	f7ff ff3e 	bl	80043a0 <__NVIC_GetPriorityGrouping>
 8004524:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	68b9      	ldr	r1, [r7, #8]
 800452a:	6978      	ldr	r0, [r7, #20]
 800452c:	f7ff ff8e 	bl	800444c <NVIC_EncodePriority>
 8004530:	4602      	mov	r2, r0
 8004532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004536:	4611      	mov	r1, r2
 8004538:	4618      	mov	r0, r3
 800453a:	f7ff ff5d 	bl	80043f8 <__NVIC_SetPriority>
}
 800453e:	bf00      	nop
 8004540:	3718      	adds	r7, #24
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b082      	sub	sp, #8
 800454a:	af00      	add	r7, sp, #0
 800454c:	4603      	mov	r3, r0
 800454e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004554:	4618      	mov	r0, r3
 8004556:	f7ff ff31 	bl	80043bc <__NVIC_EnableIRQ>
}
 800455a:	bf00      	nop
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004562:	b580      	push	{r7, lr}
 8004564:	b082      	sub	sp, #8
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7ff ffa2 	bl	80044b4 <SysTick_Config>
 8004570:	4603      	mov	r3, r0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004588:	f7ff feb6 	bl	80042f8 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e099      	b.n	80046cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f022 0201 	bic.w	r2, r2, #1
 80045b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045b8:	e00f      	b.n	80045da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045ba:	f7ff fe9d 	bl	80042f8 <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	2b05      	cmp	r3, #5
 80045c6:	d908      	bls.n	80045da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2220      	movs	r2, #32
 80045cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2203      	movs	r2, #3
 80045d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e078      	b.n	80046cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0301 	and.w	r3, r3, #1
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1e8      	bne.n	80045ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	4b38      	ldr	r3, [pc, #224]	; (80046d4 <HAL_DMA_Init+0x158>)
 80045f4:	4013      	ands	r3, r2
 80045f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004606:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004612:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800461e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	4313      	orrs	r3, r2
 800462a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004630:	2b04      	cmp	r3, #4
 8004632:	d107      	bne.n	8004644 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463c:	4313      	orrs	r3, r2
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	4313      	orrs	r3, r2
 8004642:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	f023 0307 	bic.w	r3, r3, #7
 800465a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	4313      	orrs	r3, r2
 8004664:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466a:	2b04      	cmp	r3, #4
 800466c:	d117      	bne.n	800469e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	4313      	orrs	r3, r2
 8004676:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00e      	beq.n	800469e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 f8bd 	bl	8004800 <DMA_CheckFifoParam>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d008      	beq.n	800469e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2240      	movs	r2, #64	; 0x40
 8004690:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2201      	movs	r2, #1
 8004696:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800469a:	2301      	movs	r3, #1
 800469c:	e016      	b.n	80046cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f874 	bl	8004794 <DMA_CalcBaseAndBitshift>
 80046ac:	4603      	mov	r3, r0
 80046ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b4:	223f      	movs	r2, #63	; 0x3f
 80046b6:	409a      	lsls	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	f010803f 	.word	0xf010803f

080046d8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e050      	b.n	800478c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d101      	bne.n	80046fa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80046f6:	2302      	movs	r3, #2
 80046f8:	e048      	b.n	800478c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0201 	bic.w	r2, r2, #1
 8004708:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2200      	movs	r2, #0
 8004710:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2200      	movs	r2, #0
 8004718:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2200      	movs	r2, #0
 8004720:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2200      	movs	r2, #0
 8004728:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2200      	movs	r2, #0
 8004730:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2221      	movs	r2, #33	; 0x21
 8004738:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 f82a 	bl	8004794 <DMA_CalcBaseAndBitshift>
 8004740:	4603      	mov	r3, r0
 8004742:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800476c:	223f      	movs	r2, #63	; 0x3f
 800476e:	409a      	lsls	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3710      	adds	r7, #16
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	3b10      	subs	r3, #16
 80047a4:	4a14      	ldr	r2, [pc, #80]	; (80047f8 <DMA_CalcBaseAndBitshift+0x64>)
 80047a6:	fba2 2303 	umull	r2, r3, r2, r3
 80047aa:	091b      	lsrs	r3, r3, #4
 80047ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80047ae:	4a13      	ldr	r2, [pc, #76]	; (80047fc <DMA_CalcBaseAndBitshift+0x68>)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	4413      	add	r3, r2
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	461a      	mov	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2b03      	cmp	r3, #3
 80047c0:	d909      	bls.n	80047d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80047ca:	f023 0303 	bic.w	r3, r3, #3
 80047ce:	1d1a      	adds	r2, r3, #4
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	659a      	str	r2, [r3, #88]	; 0x58
 80047d4:	e007      	b.n	80047e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80047de:	f023 0303 	bic.w	r3, r3, #3
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	aaaaaaab 	.word	0xaaaaaaab
 80047fc:	0800ef24 	.word	0x0800ef24

08004800 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004810:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d11f      	bne.n	800485a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2b03      	cmp	r3, #3
 800481e:	d856      	bhi.n	80048ce <DMA_CheckFifoParam+0xce>
 8004820:	a201      	add	r2, pc, #4	; (adr r2, 8004828 <DMA_CheckFifoParam+0x28>)
 8004822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004826:	bf00      	nop
 8004828:	08004839 	.word	0x08004839
 800482c:	0800484b 	.word	0x0800484b
 8004830:	08004839 	.word	0x08004839
 8004834:	080048cf 	.word	0x080048cf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800483c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d046      	beq.n	80048d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004848:	e043      	b.n	80048d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800484e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004852:	d140      	bne.n	80048d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004858:	e03d      	b.n	80048d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004862:	d121      	bne.n	80048a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	2b03      	cmp	r3, #3
 8004868:	d837      	bhi.n	80048da <DMA_CheckFifoParam+0xda>
 800486a:	a201      	add	r2, pc, #4	; (adr r2, 8004870 <DMA_CheckFifoParam+0x70>)
 800486c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004870:	08004881 	.word	0x08004881
 8004874:	08004887 	.word	0x08004887
 8004878:	08004881 	.word	0x08004881
 800487c:	08004899 	.word	0x08004899
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	73fb      	strb	r3, [r7, #15]
      break;
 8004884:	e030      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800488a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d025      	beq.n	80048de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004896:	e022      	b.n	80048de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80048a0:	d11f      	bne.n	80048e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80048a6:	e01c      	b.n	80048e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d903      	bls.n	80048b6 <DMA_CheckFifoParam+0xb6>
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	2b03      	cmp	r3, #3
 80048b2:	d003      	beq.n	80048bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80048b4:	e018      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	73fb      	strb	r3, [r7, #15]
      break;
 80048ba:	e015      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00e      	beq.n	80048e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	73fb      	strb	r3, [r7, #15]
      break;
 80048cc:	e00b      	b.n	80048e6 <DMA_CheckFifoParam+0xe6>
      break;
 80048ce:	bf00      	nop
 80048d0:	e00a      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
      break;
 80048d2:	bf00      	nop
 80048d4:	e008      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
      break;
 80048d6:	bf00      	nop
 80048d8:	e006      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
      break;
 80048da:	bf00      	nop
 80048dc:	e004      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
      break;
 80048de:	bf00      	nop
 80048e0:	e002      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80048e2:	bf00      	nop
 80048e4:	e000      	b.n	80048e8 <DMA_CheckFifoParam+0xe8>
      break;
 80048e6:	bf00      	nop
    }
  } 
  
  return status; 
 80048e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3714      	adds	r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop

080048f8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e03b      	b.n	8004982 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d106      	bne.n	8004924 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f833 	bl	800498a <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004948:	f023 0107 	bic.w	r1, r3, #7
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689a      	ldr	r2, [r3, #8]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	430a      	orrs	r2, r1
 8004956:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004962:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	68d1      	ldr	r1, [r2, #12]
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	6812      	ldr	r2, [r2, #0]
 800496e:	430b      	orrs	r3, r1
 8004970:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3708      	adds	r7, #8
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}

0800498a <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr

0800499e <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b086      	sub	sp, #24
 80049a2:	af02      	add	r7, sp, #8
 80049a4:	60f8      	str	r0, [r7, #12]
 80049a6:	60b9      	str	r1, [r7, #8]
 80049a8:	607a      	str	r2, [r7, #4]
 80049aa:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d101      	bne.n	80049ba <HAL_DMA2D_Start+0x1c>
 80049b6:	2302      	movs	r3, #2
 80049b8:	e018      	b.n	80049ec <HAL_DMA2D_Start+0x4e>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2202      	movs	r2, #2
 80049c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	68b9      	ldr	r1, [r7, #8]
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f000 f989 	bl	8004cec <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f042 0201 	orr.w	r2, r2, #1
 80049e8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80049fe:	2300      	movs	r3, #0
 8004a00:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d056      	beq.n	8004abe <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8004a10:	f7ff fc72 	bl	80042f8 <HAL_GetTick>
 8004a14:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004a16:	e04b      	b.n	8004ab0 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d023      	beq.n	8004a72 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f003 0320 	and.w	r3, r3, #32
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a38:	f043 0202 	orr.w	r2, r3, #2
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d005      	beq.n	8004a56 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a4e:	f043 0201 	orr.w	r2, r3, #1
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2221      	movs	r2, #33	; 0x21
 8004a5c:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2204      	movs	r2, #4
 8004a62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e0a5      	b.n	8004bbe <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a78:	d01a      	beq.n	8004ab0 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004a7a:	f7ff fc3d 	bl	80042f8 <HAL_GetTick>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d302      	bcc.n	8004a90 <HAL_DMA2D_PollForTransfer+0x9c>
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10f      	bne.n	8004ab0 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a94:	f043 0220 	orr.w	r2, r3, #32
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2203      	movs	r2, #3
 8004aa0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e086      	b.n	8004bbe <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d0ac      	beq.n	8004a18 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	69db      	ldr	r3, [r3, #28]
 8004ac4:	f003 0320 	and.w	r3, r3, #32
 8004ac8:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad0:	f003 0320 	and.w	r3, r3, #32
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d061      	beq.n	8004ba4 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ae0:	f7ff fc0a 	bl	80042f8 <HAL_GetTick>
 8004ae4:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004ae6:	e056      	b.n	8004b96 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d02e      	beq.n	8004b58 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f003 0308 	and.w	r3, r3, #8
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d005      	beq.n	8004b10 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b08:	f043 0204 	orr.w	r2, r3, #4
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f003 0320 	and.w	r3, r3, #32
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d005      	beq.n	8004b26 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b1e:	f043 0202 	orr.w	r2, r3, #2
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d005      	beq.n	8004b3c <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b34:	f043 0201 	orr.w	r2, r3, #1
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2229      	movs	r2, #41	; 0x29
 8004b42:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2204      	movs	r2, #4
 8004b48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e032      	b.n	8004bbe <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b5e:	d01a      	beq.n	8004b96 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004b60:	f7ff fbca 	bl	80042f8 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d302      	bcc.n	8004b76 <HAL_DMA2D_PollForTransfer+0x182>
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10f      	bne.n	8004b96 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7a:	f043 0220 	orr.w	r2, r3, #32
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2203      	movs	r2, #3
 8004b86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e013      	b.n	8004bbe <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f003 0310 	and.w	r3, r3, #16
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d0a1      	beq.n	8004ae8 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2212      	movs	r2, #18
 8004baa:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3718      	adds	r7, #24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
	...

08004bc8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b087      	sub	sp, #28
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <HAL_DMA2D_ConfigLayer+0x20>
 8004be4:	2302      	movs	r3, #2
 8004be6:	e079      	b.n	8004cdc <HAL_DMA2D_ConfigLayer+0x114>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	3318      	adds	r3, #24
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	4413      	add	r3, r2
 8004c02:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	041b      	lsls	r3, r3, #16
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004c12:	4b35      	ldr	r3, [pc, #212]	; (8004ce8 <HAL_DMA2D_ConfigLayer+0x120>)
 8004c14:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	2b0a      	cmp	r3, #10
 8004c1c:	d003      	beq.n	8004c26 <HAL_DMA2D_ConfigLayer+0x5e>
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2b09      	cmp	r3, #9
 8004c24:	d107      	bne.n	8004c36 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	617b      	str	r3, [r7, #20]
 8004c34:	e005      	b.n	8004c42 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	061b      	lsls	r3, r3, #24
 8004c3c:	697a      	ldr	r2, [r7, #20]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d120      	bne.n	8004c8a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	43db      	mvns	r3, r3
 8004c52:	ea02 0103 	and.w	r1, r2, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	6812      	ldr	r2, [r2, #0]
 8004c68:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	2b0a      	cmp	r3, #10
 8004c70:	d003      	beq.n	8004c7a <HAL_DMA2D_ConfigLayer+0xb2>
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2b09      	cmp	r3, #9
 8004c78:	d127      	bne.n	8004cca <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	68da      	ldr	r2, [r3, #12]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c86:	629a      	str	r2, [r3, #40]	; 0x28
 8004c88:	e01f      	b.n	8004cca <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	69da      	ldr	r2, [r3, #28]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	43db      	mvns	r3, r3
 8004c94:	ea02 0103 	and.w	r1, r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	6812      	ldr	r2, [r2, #0]
 8004caa:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	2b0a      	cmp	r3, #10
 8004cb2:	d003      	beq.n	8004cbc <HAL_DMA2D_ConfigLayer+0xf4>
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2b09      	cmp	r3, #9
 8004cba:	d106      	bne.n	8004cca <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	68da      	ldr	r2, [r3, #12]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004cc8:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	371c      	adds	r7, #28
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr
 8004ce8:	ff03000f 	.word	0xff03000f

08004cec <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b08b      	sub	sp, #44	; 0x2c
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
 8004cf8:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d00:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	041a      	lsls	r2, r3, #16
 8004d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d24:	d174      	bne.n	8004e10 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004d2c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004d34:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004d3c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d108      	bne.n	8004d5e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004d4c:	69ba      	ldr	r2, [r7, #24]
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	431a      	orrs	r2, r3
 8004d52:	6a3b      	ldr	r3, [r7, #32]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d5c:	e053      	b.n	8004e06 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d106      	bne.n	8004d74 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004d66:	69ba      	ldr	r2, [r7, #24]
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	627b      	str	r3, [r7, #36]	; 0x24
 8004d72:	e048      	b.n	8004e06 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d111      	bne.n	8004da0 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	0cdb      	lsrs	r3, r3, #19
 8004d80:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	0a9b      	lsrs	r3, r3, #10
 8004d86:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	08db      	lsrs	r3, r3, #3
 8004d8c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	015a      	lsls	r2, r3, #5
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	02db      	lsls	r3, r3, #11
 8004d96:	4313      	orrs	r3, r2
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d9e:	e032      	b.n	8004e06 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	2b03      	cmp	r3, #3
 8004da6:	d117      	bne.n	8004dd8 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	0fdb      	lsrs	r3, r3, #31
 8004dac:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	0cdb      	lsrs	r3, r3, #19
 8004db2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	0adb      	lsrs	r3, r3, #11
 8004db8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	08db      	lsrs	r3, r3, #3
 8004dbe:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	029b      	lsls	r3, r3, #10
 8004dc8:	431a      	orrs	r2, r3
 8004dca:	6a3b      	ldr	r3, [r7, #32]
 8004dcc:	03db      	lsls	r3, r3, #15
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	697a      	ldr	r2, [r7, #20]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8004dd6:	e016      	b.n	8004e06 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004dd8:	6a3b      	ldr	r3, [r7, #32]
 8004dda:	0f1b      	lsrs	r3, r3, #28
 8004ddc:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	0d1b      	lsrs	r3, r3, #20
 8004de2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	0b1b      	lsrs	r3, r3, #12
 8004de8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	091b      	lsrs	r3, r3, #4
 8004dee:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	011a      	lsls	r2, r3, #4
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	021b      	lsls	r3, r3, #8
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	031b      	lsls	r3, r3, #12
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e0c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004e0e:	e003      	b.n	8004e18 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	60da      	str	r2, [r3, #12]
}
 8004e18:	bf00      	nop
 8004e1a:	372c      	adds	r7, #44	; 0x2c
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b089      	sub	sp, #36	; 0x24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e32:	2300      	movs	r3, #0
 8004e34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e36:	2300      	movs	r3, #0
 8004e38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61fb      	str	r3, [r7, #28]
 8004e3e:	e177      	b.n	8005130 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e40:	2201      	movs	r2, #1
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	fa02 f303 	lsl.w	r3, r2, r3
 8004e48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	4013      	ands	r3, r2
 8004e52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	f040 8166 	bne.w	800512a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d00b      	beq.n	8004e7e <HAL_GPIO_Init+0x5a>
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d007      	beq.n	8004e7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e72:	2b11      	cmp	r3, #17
 8004e74:	d003      	beq.n	8004e7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	2b12      	cmp	r3, #18
 8004e7c:	d130      	bne.n	8004ee0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	005b      	lsls	r3, r3, #1
 8004e88:	2203      	movs	r2, #3
 8004e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8e:	43db      	mvns	r3, r3
 8004e90:	69ba      	ldr	r2, [r7, #24]
 8004e92:	4013      	ands	r3, r2
 8004e94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	68da      	ldr	r2, [r3, #12]
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	005b      	lsls	r3, r3, #1
 8004e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebc:	43db      	mvns	r3, r3
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	091b      	lsrs	r3, r3, #4
 8004eca:	f003 0201 	and.w	r2, r3, #1
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed4:	69ba      	ldr	r2, [r7, #24]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	2203      	movs	r2, #3
 8004eec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef0:	43db      	mvns	r3, r3
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	689a      	ldr	r2, [r3, #8]
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	fa02 f303 	lsl.w	r3, r2, r3
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	69ba      	ldr	r2, [r7, #24]
 8004f0e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d003      	beq.n	8004f20 <HAL_GPIO_Init+0xfc>
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2b12      	cmp	r3, #18
 8004f1e:	d123      	bne.n	8004f68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	08da      	lsrs	r2, r3, #3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	3208      	adds	r2, #8
 8004f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	220f      	movs	r2, #15
 8004f38:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3c:	43db      	mvns	r3, r3
 8004f3e:	69ba      	ldr	r2, [r7, #24]
 8004f40:	4013      	ands	r3, r2
 8004f42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	691a      	ldr	r2, [r3, #16]
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	f003 0307 	and.w	r3, r3, #7
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	fa02 f303 	lsl.w	r3, r2, r3
 8004f54:	69ba      	ldr	r2, [r7, #24]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	08da      	lsrs	r2, r3, #3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	3208      	adds	r2, #8
 8004f62:	69b9      	ldr	r1, [r7, #24]
 8004f64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	2203      	movs	r2, #3
 8004f74:	fa02 f303 	lsl.w	r3, r2, r3
 8004f78:	43db      	mvns	r3, r3
 8004f7a:	69ba      	ldr	r2, [r7, #24]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f003 0203 	and.w	r2, r3, #3
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f90:	69ba      	ldr	r2, [r7, #24]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	69ba      	ldr	r2, [r7, #24]
 8004f9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f000 80c0 	beq.w	800512a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004faa:	2300      	movs	r3, #0
 8004fac:	60fb      	str	r3, [r7, #12]
 8004fae:	4b66      	ldr	r3, [pc, #408]	; (8005148 <HAL_GPIO_Init+0x324>)
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb2:	4a65      	ldr	r2, [pc, #404]	; (8005148 <HAL_GPIO_Init+0x324>)
 8004fb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fb8:	6453      	str	r3, [r2, #68]	; 0x44
 8004fba:	4b63      	ldr	r3, [pc, #396]	; (8005148 <HAL_GPIO_Init+0x324>)
 8004fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fc2:	60fb      	str	r3, [r7, #12]
 8004fc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fc6:	4a61      	ldr	r2, [pc, #388]	; (800514c <HAL_GPIO_Init+0x328>)
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	089b      	lsrs	r3, r3, #2
 8004fcc:	3302      	adds	r3, #2
 8004fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	f003 0303 	and.w	r3, r3, #3
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	220f      	movs	r2, #15
 8004fde:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe2:	43db      	mvns	r3, r3
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a58      	ldr	r2, [pc, #352]	; (8005150 <HAL_GPIO_Init+0x32c>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d037      	beq.n	8005062 <HAL_GPIO_Init+0x23e>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a57      	ldr	r2, [pc, #348]	; (8005154 <HAL_GPIO_Init+0x330>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d031      	beq.n	800505e <HAL_GPIO_Init+0x23a>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a56      	ldr	r2, [pc, #344]	; (8005158 <HAL_GPIO_Init+0x334>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d02b      	beq.n	800505a <HAL_GPIO_Init+0x236>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a55      	ldr	r2, [pc, #340]	; (800515c <HAL_GPIO_Init+0x338>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d025      	beq.n	8005056 <HAL_GPIO_Init+0x232>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a54      	ldr	r2, [pc, #336]	; (8005160 <HAL_GPIO_Init+0x33c>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d01f      	beq.n	8005052 <HAL_GPIO_Init+0x22e>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a53      	ldr	r2, [pc, #332]	; (8005164 <HAL_GPIO_Init+0x340>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d019      	beq.n	800504e <HAL_GPIO_Init+0x22a>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a52      	ldr	r2, [pc, #328]	; (8005168 <HAL_GPIO_Init+0x344>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d013      	beq.n	800504a <HAL_GPIO_Init+0x226>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a51      	ldr	r2, [pc, #324]	; (800516c <HAL_GPIO_Init+0x348>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d00d      	beq.n	8005046 <HAL_GPIO_Init+0x222>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a50      	ldr	r2, [pc, #320]	; (8005170 <HAL_GPIO_Init+0x34c>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d007      	beq.n	8005042 <HAL_GPIO_Init+0x21e>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a4f      	ldr	r2, [pc, #316]	; (8005174 <HAL_GPIO_Init+0x350>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d101      	bne.n	800503e <HAL_GPIO_Init+0x21a>
 800503a:	2309      	movs	r3, #9
 800503c:	e012      	b.n	8005064 <HAL_GPIO_Init+0x240>
 800503e:	230a      	movs	r3, #10
 8005040:	e010      	b.n	8005064 <HAL_GPIO_Init+0x240>
 8005042:	2308      	movs	r3, #8
 8005044:	e00e      	b.n	8005064 <HAL_GPIO_Init+0x240>
 8005046:	2307      	movs	r3, #7
 8005048:	e00c      	b.n	8005064 <HAL_GPIO_Init+0x240>
 800504a:	2306      	movs	r3, #6
 800504c:	e00a      	b.n	8005064 <HAL_GPIO_Init+0x240>
 800504e:	2305      	movs	r3, #5
 8005050:	e008      	b.n	8005064 <HAL_GPIO_Init+0x240>
 8005052:	2304      	movs	r3, #4
 8005054:	e006      	b.n	8005064 <HAL_GPIO_Init+0x240>
 8005056:	2303      	movs	r3, #3
 8005058:	e004      	b.n	8005064 <HAL_GPIO_Init+0x240>
 800505a:	2302      	movs	r3, #2
 800505c:	e002      	b.n	8005064 <HAL_GPIO_Init+0x240>
 800505e:	2301      	movs	r3, #1
 8005060:	e000      	b.n	8005064 <HAL_GPIO_Init+0x240>
 8005062:	2300      	movs	r3, #0
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	f002 0203 	and.w	r2, r2, #3
 800506a:	0092      	lsls	r2, r2, #2
 800506c:	4093      	lsls	r3, r2
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	4313      	orrs	r3, r2
 8005072:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005074:	4935      	ldr	r1, [pc, #212]	; (800514c <HAL_GPIO_Init+0x328>)
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	089b      	lsrs	r3, r3, #2
 800507a:	3302      	adds	r3, #2
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005082:	4b3d      	ldr	r3, [pc, #244]	; (8005178 <HAL_GPIO_Init+0x354>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	43db      	mvns	r3, r3
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	4013      	ands	r3, r2
 8005090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d003      	beq.n	80050a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800509e:	69ba      	ldr	r2, [r7, #24]
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80050a6:	4a34      	ldr	r2, [pc, #208]	; (8005178 <HAL_GPIO_Init+0x354>)
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80050ac:	4b32      	ldr	r3, [pc, #200]	; (8005178 <HAL_GPIO_Init+0x354>)
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	43db      	mvns	r3, r3
 80050b6:	69ba      	ldr	r2, [r7, #24]
 80050b8:	4013      	ands	r3, r2
 80050ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d003      	beq.n	80050d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80050c8:	69ba      	ldr	r2, [r7, #24]
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050d0:	4a29      	ldr	r2, [pc, #164]	; (8005178 <HAL_GPIO_Init+0x354>)
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050d6:	4b28      	ldr	r3, [pc, #160]	; (8005178 <HAL_GPIO_Init+0x354>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	43db      	mvns	r3, r3
 80050e0:	69ba      	ldr	r2, [r7, #24]
 80050e2:	4013      	ands	r3, r2
 80050e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d003      	beq.n	80050fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80050fa:	4a1f      	ldr	r2, [pc, #124]	; (8005178 <HAL_GPIO_Init+0x354>)
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005100:	4b1d      	ldr	r3, [pc, #116]	; (8005178 <HAL_GPIO_Init+0x354>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	43db      	mvns	r3, r3
 800510a:	69ba      	ldr	r2, [r7, #24]
 800510c:	4013      	ands	r3, r2
 800510e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d003      	beq.n	8005124 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	4313      	orrs	r3, r2
 8005122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005124:	4a14      	ldr	r2, [pc, #80]	; (8005178 <HAL_GPIO_Init+0x354>)
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	3301      	adds	r3, #1
 800512e:	61fb      	str	r3, [r7, #28]
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	2b0f      	cmp	r3, #15
 8005134:	f67f ae84 	bls.w	8004e40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005138:	bf00      	nop
 800513a:	bf00      	nop
 800513c:	3724      	adds	r7, #36	; 0x24
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	40023800 	.word	0x40023800
 800514c:	40013800 	.word	0x40013800
 8005150:	40020000 	.word	0x40020000
 8005154:	40020400 	.word	0x40020400
 8005158:	40020800 	.word	0x40020800
 800515c:	40020c00 	.word	0x40020c00
 8005160:	40021000 	.word	0x40021000
 8005164:	40021400 	.word	0x40021400
 8005168:	40021800 	.word	0x40021800
 800516c:	40021c00 	.word	0x40021c00
 8005170:	40022000 	.word	0x40022000
 8005174:	40022400 	.word	0x40022400
 8005178:	40013c00 	.word	0x40013c00

0800517c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	460b      	mov	r3, r1
 8005186:	807b      	strh	r3, [r7, #2]
 8005188:	4613      	mov	r3, r2
 800518a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800518c:	787b      	ldrb	r3, [r7, #1]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005192:	887a      	ldrh	r2, [r7, #2]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005198:	e003      	b.n	80051a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800519a:	887b      	ldrh	r3, [r7, #2]
 800519c:	041a      	lsls	r2, r3, #16
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	619a      	str	r2, [r3, #24]
}
 80051a2:	bf00      	nop
 80051a4:	370c      	adds	r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr

080051ae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051ae:	b480      	push	{r7}
 80051b0:	b083      	sub	sp, #12
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
 80051b6:	460b      	mov	r3, r1
 80051b8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	695a      	ldr	r2, [r3, #20]
 80051be:	887b      	ldrh	r3, [r7, #2]
 80051c0:	401a      	ands	r2, r3
 80051c2:	887b      	ldrh	r3, [r7, #2]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d104      	bne.n	80051d2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80051c8:	887b      	ldrh	r3, [r7, #2]
 80051ca:	041a      	lsls	r2, r3, #16
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80051d0:	e002      	b.n	80051d8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80051d2:	887a      	ldrh	r2, [r7, #2]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	619a      	str	r2, [r3, #24]
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d101      	bne.n	80051f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e12b      	b.n	800544e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d106      	bne.n	8005210 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f95d 	bl	80054ca <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2224      	movs	r2, #36	; 0x24
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 0201 	bic.w	r2, r2, #1
 8005226:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005236:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005246:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005248:	f001 ff1a 	bl	8007080 <HAL_RCC_GetPCLK1Freq>
 800524c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	4a81      	ldr	r2, [pc, #516]	; (8005458 <HAL_I2C_Init+0x274>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d807      	bhi.n	8005268 <HAL_I2C_Init+0x84>
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4a80      	ldr	r2, [pc, #512]	; (800545c <HAL_I2C_Init+0x278>)
 800525c:	4293      	cmp	r3, r2
 800525e:	bf94      	ite	ls
 8005260:	2301      	movls	r3, #1
 8005262:	2300      	movhi	r3, #0
 8005264:	b2db      	uxtb	r3, r3
 8005266:	e006      	b.n	8005276 <HAL_I2C_Init+0x92>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	4a7d      	ldr	r2, [pc, #500]	; (8005460 <HAL_I2C_Init+0x27c>)
 800526c:	4293      	cmp	r3, r2
 800526e:	bf94      	ite	ls
 8005270:	2301      	movls	r3, #1
 8005272:	2300      	movhi	r3, #0
 8005274:	b2db      	uxtb	r3, r3
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e0e7      	b.n	800544e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	4a78      	ldr	r2, [pc, #480]	; (8005464 <HAL_I2C_Init+0x280>)
 8005282:	fba2 2303 	umull	r2, r3, r2, r3
 8005286:	0c9b      	lsrs	r3, r3, #18
 8005288:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	430a      	orrs	r2, r1
 800529c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	4a6a      	ldr	r2, [pc, #424]	; (8005458 <HAL_I2C_Init+0x274>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d802      	bhi.n	80052b8 <HAL_I2C_Init+0xd4>
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	3301      	adds	r3, #1
 80052b6:	e009      	b.n	80052cc <HAL_I2C_Init+0xe8>
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80052be:	fb02 f303 	mul.w	r3, r2, r3
 80052c2:	4a69      	ldr	r2, [pc, #420]	; (8005468 <HAL_I2C_Init+0x284>)
 80052c4:	fba2 2303 	umull	r2, r3, r2, r3
 80052c8:	099b      	lsrs	r3, r3, #6
 80052ca:	3301      	adds	r3, #1
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	6812      	ldr	r2, [r2, #0]
 80052d0:	430b      	orrs	r3, r1
 80052d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80052de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	495c      	ldr	r1, [pc, #368]	; (8005458 <HAL_I2C_Init+0x274>)
 80052e8:	428b      	cmp	r3, r1
 80052ea:	d819      	bhi.n	8005320 <HAL_I2C_Init+0x13c>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	1e59      	subs	r1, r3, #1
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	005b      	lsls	r3, r3, #1
 80052f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80052fa:	1c59      	adds	r1, r3, #1
 80052fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005300:	400b      	ands	r3, r1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <HAL_I2C_Init+0x138>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	1e59      	subs	r1, r3, #1
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	005b      	lsls	r3, r3, #1
 8005310:	fbb1 f3f3 	udiv	r3, r1, r3
 8005314:	3301      	adds	r3, #1
 8005316:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800531a:	e051      	b.n	80053c0 <HAL_I2C_Init+0x1dc>
 800531c:	2304      	movs	r3, #4
 800531e:	e04f      	b.n	80053c0 <HAL_I2C_Init+0x1dc>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d111      	bne.n	800534c <HAL_I2C_Init+0x168>
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	1e58      	subs	r0, r3, #1
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6859      	ldr	r1, [r3, #4]
 8005330:	460b      	mov	r3, r1
 8005332:	005b      	lsls	r3, r3, #1
 8005334:	440b      	add	r3, r1
 8005336:	fbb0 f3f3 	udiv	r3, r0, r3
 800533a:	3301      	adds	r3, #1
 800533c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005340:	2b00      	cmp	r3, #0
 8005342:	bf0c      	ite	eq
 8005344:	2301      	moveq	r3, #1
 8005346:	2300      	movne	r3, #0
 8005348:	b2db      	uxtb	r3, r3
 800534a:	e012      	b.n	8005372 <HAL_I2C_Init+0x18e>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	1e58      	subs	r0, r3, #1
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6859      	ldr	r1, [r3, #4]
 8005354:	460b      	mov	r3, r1
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	440b      	add	r3, r1
 800535a:	0099      	lsls	r1, r3, #2
 800535c:	440b      	add	r3, r1
 800535e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005362:	3301      	adds	r3, #1
 8005364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005368:	2b00      	cmp	r3, #0
 800536a:	bf0c      	ite	eq
 800536c:	2301      	moveq	r3, #1
 800536e:	2300      	movne	r3, #0
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <HAL_I2C_Init+0x196>
 8005376:	2301      	movs	r3, #1
 8005378:	e022      	b.n	80053c0 <HAL_I2C_Init+0x1dc>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10e      	bne.n	80053a0 <HAL_I2C_Init+0x1bc>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	1e58      	subs	r0, r3, #1
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6859      	ldr	r1, [r3, #4]
 800538a:	460b      	mov	r3, r1
 800538c:	005b      	lsls	r3, r3, #1
 800538e:	440b      	add	r3, r1
 8005390:	fbb0 f3f3 	udiv	r3, r0, r3
 8005394:	3301      	adds	r3, #1
 8005396:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800539a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800539e:	e00f      	b.n	80053c0 <HAL_I2C_Init+0x1dc>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	1e58      	subs	r0, r3, #1
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6859      	ldr	r1, [r3, #4]
 80053a8:	460b      	mov	r3, r1
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	440b      	add	r3, r1
 80053ae:	0099      	lsls	r1, r3, #2
 80053b0:	440b      	add	r3, r1
 80053b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80053b6:	3301      	adds	r3, #1
 80053b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80053c0:	6879      	ldr	r1, [r7, #4]
 80053c2:	6809      	ldr	r1, [r1, #0]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	69da      	ldr	r2, [r3, #28]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	431a      	orrs	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	430a      	orrs	r2, r1
 80053e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80053ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	6911      	ldr	r1, [r2, #16]
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	68d2      	ldr	r2, [r2, #12]
 80053fa:	4311      	orrs	r1, r2
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6812      	ldr	r2, [r2, #0]
 8005400:	430b      	orrs	r3, r1
 8005402:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	695a      	ldr	r2, [r3, #20]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	699b      	ldr	r3, [r3, #24]
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	430a      	orrs	r2, r1
 800541e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f042 0201 	orr.w	r2, r2, #1
 800542e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2220      	movs	r2, #32
 800543a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	000186a0 	.word	0x000186a0
 800545c:	001e847f 	.word	0x001e847f
 8005460:	003d08ff 	.word	0x003d08ff
 8005464:	431bde83 	.word	0x431bde83
 8005468:	10624dd3 	.word	0x10624dd3

0800546c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d101      	bne.n	800547e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e021      	b.n	80054c2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2224      	movs	r2, #36	; 0x24
 8005482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 0201 	bic.w	r2, r2, #1
 8005494:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f821 	bl	80054de <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3708      	adds	r7, #8
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}

080054ca <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b083      	sub	sp, #12
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80054d2:	bf00      	nop
 80054d4:	370c      	adds	r7, #12
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80054de:	b480      	push	{r7}
 80054e0:	b083      	sub	sp, #12
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80054e6:	bf00      	nop
 80054e8:	370c      	adds	r7, #12
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr
	...

080054f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b088      	sub	sp, #32
 80054f8:	af02      	add	r7, sp, #8
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	4608      	mov	r0, r1
 80054fe:	4611      	mov	r1, r2
 8005500:	461a      	mov	r2, r3
 8005502:	4603      	mov	r3, r0
 8005504:	817b      	strh	r3, [r7, #10]
 8005506:	460b      	mov	r3, r1
 8005508:	813b      	strh	r3, [r7, #8]
 800550a:	4613      	mov	r3, r2
 800550c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800550e:	f7fe fef3 	bl	80042f8 <HAL_GetTick>
 8005512:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800551a:	b2db      	uxtb	r3, r3
 800551c:	2b20      	cmp	r3, #32
 800551e:	f040 80d9 	bne.w	80056d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	2319      	movs	r3, #25
 8005528:	2201      	movs	r2, #1
 800552a:	496d      	ldr	r1, [pc, #436]	; (80056e0 <HAL_I2C_Mem_Write+0x1ec>)
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f000 fc89 	bl	8005e44 <I2C_WaitOnFlagUntilTimeout>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d001      	beq.n	800553c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005538:	2302      	movs	r3, #2
 800553a:	e0cc      	b.n	80056d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005542:	2b01      	cmp	r3, #1
 8005544:	d101      	bne.n	800554a <HAL_I2C_Mem_Write+0x56>
 8005546:	2302      	movs	r3, #2
 8005548:	e0c5      	b.n	80056d6 <HAL_I2C_Mem_Write+0x1e2>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2201      	movs	r2, #1
 800554e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0301 	and.w	r3, r3, #1
 800555c:	2b01      	cmp	r3, #1
 800555e:	d007      	beq.n	8005570 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0201 	orr.w	r2, r2, #1
 800556e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800557e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2221      	movs	r2, #33	; 0x21
 8005584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2240      	movs	r2, #64	; 0x40
 800558c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6a3a      	ldr	r2, [r7, #32]
 800559a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80055a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	4a4d      	ldr	r2, [pc, #308]	; (80056e4 <HAL_I2C_Mem_Write+0x1f0>)
 80055b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80055b2:	88f8      	ldrh	r0, [r7, #6]
 80055b4:	893a      	ldrh	r2, [r7, #8]
 80055b6:	8979      	ldrh	r1, [r7, #10]
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	9301      	str	r3, [sp, #4]
 80055bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055be:	9300      	str	r3, [sp, #0]
 80055c0:	4603      	mov	r3, r0
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 fac4 	bl	8005b50 <I2C_RequestMemoryWrite>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d052      	beq.n	8005674 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e081      	b.n	80056d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055d2:	697a      	ldr	r2, [r7, #20]
 80055d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 fd0a 	bl	8005ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00d      	beq.n	80055fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d107      	bne.n	80055fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e06b      	b.n	80056d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005602:	781a      	ldrb	r2, [r3, #0]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560e:	1c5a      	adds	r2, r3, #1
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005618:	3b01      	subs	r3, #1
 800561a:	b29a      	uxth	r2, r3
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005624:	b29b      	uxth	r3, r3
 8005626:	3b01      	subs	r3, #1
 8005628:	b29a      	uxth	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	695b      	ldr	r3, [r3, #20]
 8005634:	f003 0304 	and.w	r3, r3, #4
 8005638:	2b04      	cmp	r3, #4
 800563a:	d11b      	bne.n	8005674 <HAL_I2C_Mem_Write+0x180>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005640:	2b00      	cmp	r3, #0
 8005642:	d017      	beq.n	8005674 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005648:	781a      	ldrb	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800565e:	3b01      	subs	r3, #1
 8005660:	b29a      	uxth	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800566a:	b29b      	uxth	r3, r3
 800566c:	3b01      	subs	r3, #1
 800566e:	b29a      	uxth	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1aa      	bne.n	80055d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800567c:	697a      	ldr	r2, [r7, #20]
 800567e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 fcf6 	bl	8006072 <I2C_WaitOnBTFFlagUntilTimeout>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00d      	beq.n	80056a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005690:	2b04      	cmp	r3, #4
 8005692:	d107      	bne.n	80056a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e016      	b.n	80056d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2220      	movs	r2, #32
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80056d0:	2300      	movs	r3, #0
 80056d2:	e000      	b.n	80056d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80056d4:	2302      	movs	r3, #2
  }
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3718      	adds	r7, #24
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	00100002 	.word	0x00100002
 80056e4:	ffff0000 	.word	0xffff0000

080056e8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b08c      	sub	sp, #48	; 0x30
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	4608      	mov	r0, r1
 80056f2:	4611      	mov	r1, r2
 80056f4:	461a      	mov	r2, r3
 80056f6:	4603      	mov	r3, r0
 80056f8:	817b      	strh	r3, [r7, #10]
 80056fa:	460b      	mov	r3, r1
 80056fc:	813b      	strh	r3, [r7, #8]
 80056fe:	4613      	mov	r3, r2
 8005700:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005702:	f7fe fdf9 	bl	80042f8 <HAL_GetTick>
 8005706:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800570e:	b2db      	uxtb	r3, r3
 8005710:	2b20      	cmp	r3, #32
 8005712:	f040 8208 	bne.w	8005b26 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005718:	9300      	str	r3, [sp, #0]
 800571a:	2319      	movs	r3, #25
 800571c:	2201      	movs	r2, #1
 800571e:	497b      	ldr	r1, [pc, #492]	; (800590c <HAL_I2C_Mem_Read+0x224>)
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 fb8f 	bl	8005e44 <I2C_WaitOnFlagUntilTimeout>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d001      	beq.n	8005730 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800572c:	2302      	movs	r3, #2
 800572e:	e1fb      	b.n	8005b28 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005736:	2b01      	cmp	r3, #1
 8005738:	d101      	bne.n	800573e <HAL_I2C_Mem_Read+0x56>
 800573a:	2302      	movs	r3, #2
 800573c:	e1f4      	b.n	8005b28 <HAL_I2C_Mem_Read+0x440>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0301 	and.w	r3, r3, #1
 8005750:	2b01      	cmp	r3, #1
 8005752:	d007      	beq.n	8005764 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f042 0201 	orr.w	r2, r2, #1
 8005762:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005772:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2222      	movs	r2, #34	; 0x22
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2240      	movs	r2, #64	; 0x40
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800578e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005794:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800579a:	b29a      	uxth	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	4a5b      	ldr	r2, [pc, #364]	; (8005910 <HAL_I2C_Mem_Read+0x228>)
 80057a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80057a6:	88f8      	ldrh	r0, [r7, #6]
 80057a8:	893a      	ldrh	r2, [r7, #8]
 80057aa:	8979      	ldrh	r1, [r7, #10]
 80057ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ae:	9301      	str	r3, [sp, #4]
 80057b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	4603      	mov	r3, r0
 80057b6:	68f8      	ldr	r0, [r7, #12]
 80057b8:	f000 fa5e 	bl	8005c78 <I2C_RequestMemoryRead>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e1b0      	b.n	8005b28 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d113      	bne.n	80057f6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ce:	2300      	movs	r3, #0
 80057d0:	623b      	str	r3, [r7, #32]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	695b      	ldr	r3, [r3, #20]
 80057d8:	623b      	str	r3, [r7, #32]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	623b      	str	r3, [r7, #32]
 80057e2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	e184      	b.n	8005b00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d11b      	bne.n	8005836 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800580c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800580e:	2300      	movs	r3, #0
 8005810:	61fb      	str	r3, [r7, #28]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	695b      	ldr	r3, [r3, #20]
 8005818:	61fb      	str	r3, [r7, #28]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	699b      	ldr	r3, [r3, #24]
 8005820:	61fb      	str	r3, [r7, #28]
 8005822:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	e164      	b.n	8005b00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800583a:	2b02      	cmp	r3, #2
 800583c:	d11b      	bne.n	8005876 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800584c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800585c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800585e:	2300      	movs	r3, #0
 8005860:	61bb      	str	r3, [r7, #24]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	695b      	ldr	r3, [r3, #20]
 8005868:	61bb      	str	r3, [r7, #24]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	699b      	ldr	r3, [r3, #24]
 8005870:	61bb      	str	r3, [r7, #24]
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	e144      	b.n	8005b00 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005876:	2300      	movs	r3, #0
 8005878:	617b      	str	r3, [r7, #20]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	617b      	str	r3, [r7, #20]
 800588a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800588c:	e138      	b.n	8005b00 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005892:	2b03      	cmp	r3, #3
 8005894:	f200 80f1 	bhi.w	8005a7a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800589c:	2b01      	cmp	r3, #1
 800589e:	d123      	bne.n	80058e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80058a4:	68f8      	ldr	r0, [r7, #12]
 80058a6:	f000 fc25 	bl	80060f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e139      	b.n	8005b28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	691a      	ldr	r2, [r3, #16]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058be:	b2d2      	uxtb	r2, r2
 80058c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c6:	1c5a      	adds	r2, r3, #1
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058d0:	3b01      	subs	r3, #1
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058dc:	b29b      	uxth	r3, r3
 80058de:	3b01      	subs	r3, #1
 80058e0:	b29a      	uxth	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80058e6:	e10b      	b.n	8005b00 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	d14e      	bne.n	800598e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80058f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f2:	9300      	str	r3, [sp, #0]
 80058f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f6:	2200      	movs	r2, #0
 80058f8:	4906      	ldr	r1, [pc, #24]	; (8005914 <HAL_I2C_Mem_Read+0x22c>)
 80058fa:	68f8      	ldr	r0, [r7, #12]
 80058fc:	f000 faa2 	bl	8005e44 <I2C_WaitOnFlagUntilTimeout>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d008      	beq.n	8005918 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e10e      	b.n	8005b28 <HAL_I2C_Mem_Read+0x440>
 800590a:	bf00      	nop
 800590c:	00100002 	.word	0x00100002
 8005910:	ffff0000 	.word	0xffff0000
 8005914:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005926:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	691a      	ldr	r2, [r3, #16]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005932:	b2d2      	uxtb	r2, r2
 8005934:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593a:	1c5a      	adds	r2, r3, #1
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005944:	3b01      	subs	r3, #1
 8005946:	b29a      	uxth	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005950:	b29b      	uxth	r3, r3
 8005952:	3b01      	subs	r3, #1
 8005954:	b29a      	uxth	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	691a      	ldr	r2, [r3, #16]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005964:	b2d2      	uxtb	r2, r2
 8005966:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596c:	1c5a      	adds	r2, r3, #1
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005976:	3b01      	subs	r3, #1
 8005978:	b29a      	uxth	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005982:	b29b      	uxth	r3, r3
 8005984:	3b01      	subs	r3, #1
 8005986:	b29a      	uxth	r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800598c:	e0b8      	b.n	8005b00 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800598e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005990:	9300      	str	r3, [sp, #0]
 8005992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005994:	2200      	movs	r2, #0
 8005996:	4966      	ldr	r1, [pc, #408]	; (8005b30 <HAL_I2C_Mem_Read+0x448>)
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f000 fa53 	bl	8005e44 <I2C_WaitOnFlagUntilTimeout>
 800599e:	4603      	mov	r3, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d001      	beq.n	80059a8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e0bf      	b.n	8005b28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	691a      	ldr	r2, [r3, #16]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c2:	b2d2      	uxtb	r2, r2
 80059c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ca:	1c5a      	adds	r2, r3, #1
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d4:	3b01      	subs	r3, #1
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	3b01      	subs	r3, #1
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f0:	2200      	movs	r2, #0
 80059f2:	494f      	ldr	r1, [pc, #316]	; (8005b30 <HAL_I2C_Mem_Read+0x448>)
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 fa25 	bl	8005e44 <I2C_WaitOnFlagUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d001      	beq.n	8005a04 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e091      	b.n	8005b28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	691a      	ldr	r2, [r3, #16]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1e:	b2d2      	uxtb	r2, r2
 8005a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a26:	1c5a      	adds	r2, r3, #1
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a30:	3b01      	subs	r3, #1
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	691a      	ldr	r2, [r3, #16]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a50:	b2d2      	uxtb	r2, r2
 8005a52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a58:	1c5a      	adds	r2, r3, #1
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a62:	3b01      	subs	r3, #1
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	3b01      	subs	r3, #1
 8005a72:	b29a      	uxth	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a78:	e042      	b.n	8005b00 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	f000 fb38 	bl	80060f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e04c      	b.n	8005b28 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	691a      	ldr	r2, [r3, #16]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	b2d2      	uxtb	r2, r2
 8005a9a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa0:	1c5a      	adds	r2, r3, #1
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	b29a      	uxth	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	b29a      	uxth	r2, r3
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b04      	cmp	r3, #4
 8005acc:	d118      	bne.n	8005b00 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	691a      	ldr	r2, [r3, #16]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad8:	b2d2      	uxtb	r2, r2
 8005ada:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae0:	1c5a      	adds	r2, r3, #1
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aea:	3b01      	subs	r3, #1
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	3b01      	subs	r3, #1
 8005afa:	b29a      	uxth	r2, r3
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f47f aec2 	bne.w	800588e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2220      	movs	r2, #32
 8005b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005b22:	2300      	movs	r3, #0
 8005b24:	e000      	b.n	8005b28 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005b26:	2302      	movs	r3, #2
  }
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3728      	adds	r7, #40	; 0x28
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	00010004 	.word	0x00010004

08005b34 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b42:	b2db      	uxtb	r3, r3
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b088      	sub	sp, #32
 8005b54:	af02      	add	r7, sp, #8
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	4608      	mov	r0, r1
 8005b5a:	4611      	mov	r1, r2
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4603      	mov	r3, r0
 8005b60:	817b      	strh	r3, [r7, #10]
 8005b62:	460b      	mov	r3, r1
 8005b64:	813b      	strh	r3, [r7, #8]
 8005b66:	4613      	mov	r3, r2
 8005b68:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b78:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	6a3b      	ldr	r3, [r7, #32]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f000 f95c 	bl	8005e44 <I2C_WaitOnFlagUntilTimeout>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00c      	beq.n	8005bac <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d003      	beq.n	8005ba8 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ba6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e05f      	b.n	8005c6c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005bac:	897b      	ldrh	r3, [r7, #10]
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005bba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bbe:	6a3a      	ldr	r2, [r7, #32]
 8005bc0:	492c      	ldr	r1, [pc, #176]	; (8005c74 <I2C_RequestMemoryWrite+0x124>)
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f000 f995 	bl	8005ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e04c      	b.n	8005c6c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	617b      	str	r3, [r7, #20]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	695b      	ldr	r3, [r3, #20]
 8005bdc:	617b      	str	r3, [r7, #20]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	617b      	str	r3, [r7, #20]
 8005be6:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005be8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bea:	6a39      	ldr	r1, [r7, #32]
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f000 f9ff 	bl	8005ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00d      	beq.n	8005c14 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfc:	2b04      	cmp	r3, #4
 8005bfe:	d107      	bne.n	8005c10 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c0e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e02b      	b.n	8005c6c <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005c14:	88fb      	ldrh	r3, [r7, #6]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d105      	bne.n	8005c26 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c1a:	893b      	ldrh	r3, [r7, #8]
 8005c1c:	b2da      	uxtb	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	611a      	str	r2, [r3, #16]
 8005c24:	e021      	b.n	8005c6a <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005c26:	893b      	ldrh	r3, [r7, #8]
 8005c28:	0a1b      	lsrs	r3, r3, #8
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	b2da      	uxtb	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c36:	6a39      	ldr	r1, [r7, #32]
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 f9d9 	bl	8005ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00d      	beq.n	8005c60 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c48:	2b04      	cmp	r3, #4
 8005c4a:	d107      	bne.n	8005c5c <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c5a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e005      	b.n	8005c6c <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c60:	893b      	ldrh	r3, [r7, #8]
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3718      	adds	r7, #24
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	00010002 	.word	0x00010002

08005c78 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b088      	sub	sp, #32
 8005c7c:	af02      	add	r7, sp, #8
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	4608      	mov	r0, r1
 8005c82:	4611      	mov	r1, r2
 8005c84:	461a      	mov	r2, r3
 8005c86:	4603      	mov	r3, r0
 8005c88:	817b      	strh	r3, [r7, #10]
 8005c8a:	460b      	mov	r3, r1
 8005c8c:	813b      	strh	r3, [r7, #8]
 8005c8e:	4613      	mov	r3, r2
 8005c90:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ca0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	6a3b      	ldr	r3, [r7, #32]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 f8c0 	bl	8005e44 <I2C_WaitOnFlagUntilTimeout>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00c      	beq.n	8005ce4 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d003      	beq.n	8005ce0 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cde:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e0a9      	b.n	8005e38 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ce4:	897b      	ldrh	r3, [r7, #10]
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	461a      	mov	r2, r3
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005cf2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf6:	6a3a      	ldr	r2, [r7, #32]
 8005cf8:	4951      	ldr	r1, [pc, #324]	; (8005e40 <I2C_RequestMemoryRead+0x1c8>)
 8005cfa:	68f8      	ldr	r0, [r7, #12]
 8005cfc:	f000 f8f9 	bl	8005ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d001      	beq.n	8005d0a <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e096      	b.n	8005e38 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	617b      	str	r3, [r7, #20]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	695b      	ldr	r3, [r3, #20]
 8005d14:	617b      	str	r3, [r7, #20]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	617b      	str	r3, [r7, #20]
 8005d1e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d22:	6a39      	ldr	r1, [r7, #32]
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f000 f963 	bl	8005ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00d      	beq.n	8005d4c <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d34:	2b04      	cmp	r3, #4
 8005d36:	d107      	bne.n	8005d48 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d46:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e075      	b.n	8005e38 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d4c:	88fb      	ldrh	r3, [r7, #6]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d105      	bne.n	8005d5e <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d52:	893b      	ldrh	r3, [r7, #8]
 8005d54:	b2da      	uxtb	r2, r3
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	611a      	str	r2, [r3, #16]
 8005d5c:	e021      	b.n	8005da2 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d5e:	893b      	ldrh	r3, [r7, #8]
 8005d60:	0a1b      	lsrs	r3, r3, #8
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d6e:	6a39      	ldr	r1, [r7, #32]
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f000 f93d 	bl	8005ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00d      	beq.n	8005d98 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d80:	2b04      	cmp	r3, #4
 8005d82:	d107      	bne.n	8005d94 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d92:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e04f      	b.n	8005e38 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d98:	893b      	ldrh	r3, [r7, #8]
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005da2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005da4:	6a39      	ldr	r1, [r7, #32]
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f922 	bl	8005ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00d      	beq.n	8005dce <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db6:	2b04      	cmp	r3, #4
 8005db8:	d107      	bne.n	8005dca <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dc8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e034      	b.n	8005e38 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ddc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de0:	9300      	str	r3, [sp, #0]
 8005de2:	6a3b      	ldr	r3, [r7, #32]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 f82a 	bl	8005e44 <I2C_WaitOnFlagUntilTimeout>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00c      	beq.n	8005e10 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d003      	beq.n	8005e0c <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e0a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e013      	b.n	8005e38 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005e10:	897b      	ldrh	r3, [r7, #10]
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	f043 0301 	orr.w	r3, r3, #1
 8005e18:	b2da      	uxtb	r2, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e22:	6a3a      	ldr	r2, [r7, #32]
 8005e24:	4906      	ldr	r1, [pc, #24]	; (8005e40 <I2C_RequestMemoryRead+0x1c8>)
 8005e26:	68f8      	ldr	r0, [r7, #12]
 8005e28:	f000 f863 	bl	8005ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d001      	beq.n	8005e36 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e000      	b.n	8005e38 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3718      	adds	r7, #24
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	00010002 	.word	0x00010002

08005e44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	603b      	str	r3, [r7, #0]
 8005e50:	4613      	mov	r3, r2
 8005e52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e54:	e025      	b.n	8005ea2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e5c:	d021      	beq.n	8005ea2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e5e:	f7fe fa4b 	bl	80042f8 <HAL_GetTick>
 8005e62:	4602      	mov	r2, r0
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d302      	bcc.n	8005e74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d116      	bne.n	8005ea2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8e:	f043 0220 	orr.w	r2, r3, #32
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e023      	b.n	8005eea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	0c1b      	lsrs	r3, r3, #16
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d10d      	bne.n	8005ec8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	695b      	ldr	r3, [r3, #20]
 8005eb2:	43da      	mvns	r2, r3
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	bf0c      	ite	eq
 8005ebe:	2301      	moveq	r3, #1
 8005ec0:	2300      	movne	r3, #0
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	e00c      	b.n	8005ee2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	699b      	ldr	r3, [r3, #24]
 8005ece:	43da      	mvns	r2, r3
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	bf0c      	ite	eq
 8005eda:	2301      	moveq	r3, #1
 8005edc:	2300      	movne	r3, #0
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	79fb      	ldrb	r3, [r7, #7]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d0b6      	beq.n	8005e56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b084      	sub	sp, #16
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	60f8      	str	r0, [r7, #12]
 8005efa:	60b9      	str	r1, [r7, #8]
 8005efc:	607a      	str	r2, [r7, #4]
 8005efe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f00:	e051      	b.n	8005fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f10:	d123      	bne.n	8005f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2220      	movs	r2, #32
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f46:	f043 0204 	orr.w	r2, r3, #4
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e046      	b.n	8005fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f60:	d021      	beq.n	8005fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f62:	f7fe f9c9 	bl	80042f8 <HAL_GetTick>
 8005f66:	4602      	mov	r2, r0
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d302      	bcc.n	8005f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d116      	bne.n	8005fa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f92:	f043 0220 	orr.w	r2, r3, #32
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e020      	b.n	8005fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	0c1b      	lsrs	r3, r3, #16
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d10c      	bne.n	8005fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	43da      	mvns	r2, r3
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	4013      	ands	r3, r2
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	bf14      	ite	ne
 8005fc2:	2301      	movne	r3, #1
 8005fc4:	2300      	moveq	r3, #0
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	e00b      	b.n	8005fe2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	43da      	mvns	r2, r3
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	bf14      	ite	ne
 8005fdc:	2301      	movne	r3, #1
 8005fde:	2300      	moveq	r3, #0
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d18d      	bne.n	8005f02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ffc:	e02d      	b.n	800605a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f000 f8ce 	bl	80061a0 <I2C_IsAcknowledgeFailed>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e02d      	b.n	800606a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006014:	d021      	beq.n	800605a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006016:	f7fe f96f 	bl	80042f8 <HAL_GetTick>
 800601a:	4602      	mov	r2, r0
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	68ba      	ldr	r2, [r7, #8]
 8006022:	429a      	cmp	r2, r3
 8006024:	d302      	bcc.n	800602c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d116      	bne.n	800605a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2220      	movs	r2, #32
 8006036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006046:	f043 0220 	orr.w	r2, r3, #32
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e007      	b.n	800606a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	695b      	ldr	r3, [r3, #20]
 8006060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006064:	2b80      	cmp	r3, #128	; 0x80
 8006066:	d1ca      	bne.n	8005ffe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b084      	sub	sp, #16
 8006076:	af00      	add	r7, sp, #0
 8006078:	60f8      	str	r0, [r7, #12]
 800607a:	60b9      	str	r1, [r7, #8]
 800607c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800607e:	e02d      	b.n	80060dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006080:	68f8      	ldr	r0, [r7, #12]
 8006082:	f000 f88d 	bl	80061a0 <I2C_IsAcknowledgeFailed>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d001      	beq.n	8006090 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e02d      	b.n	80060ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006096:	d021      	beq.n	80060dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006098:	f7fe f92e 	bl	80042f8 <HAL_GetTick>
 800609c:	4602      	mov	r2, r0
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	1ad3      	subs	r3, r2, r3
 80060a2:	68ba      	ldr	r2, [r7, #8]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d302      	bcc.n	80060ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d116      	bne.n	80060dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2220      	movs	r2, #32
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c8:	f043 0220 	orr.w	r2, r3, #32
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e007      	b.n	80060ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	f003 0304 	and.w	r3, r3, #4
 80060e6:	2b04      	cmp	r3, #4
 80060e8:	d1ca      	bne.n	8006080 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006100:	e042      	b.n	8006188 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	695b      	ldr	r3, [r3, #20]
 8006108:	f003 0310 	and.w	r3, r3, #16
 800610c:	2b10      	cmp	r3, #16
 800610e:	d119      	bne.n	8006144 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f06f 0210 	mvn.w	r2, #16
 8006118:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2220      	movs	r2, #32
 8006124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e029      	b.n	8006198 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006144:	f7fe f8d8 	bl	80042f8 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	68ba      	ldr	r2, [r7, #8]
 8006150:	429a      	cmp	r2, r3
 8006152:	d302      	bcc.n	800615a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d116      	bne.n	8006188 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2220      	movs	r2, #32
 8006164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006174:	f043 0220 	orr.w	r2, r3, #32
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e007      	b.n	8006198 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	695b      	ldr	r3, [r3, #20]
 800618e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006192:	2b40      	cmp	r3, #64	; 0x40
 8006194:	d1b5      	bne.n	8006102 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	695b      	ldr	r3, [r3, #20]
 80061ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061b6:	d11b      	bne.n	80061f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80061c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2220      	movs	r2, #32
 80061cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061dc:	f043 0204 	orr.w	r2, r3, #4
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e000      	b.n	80061f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
	...

08006200 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d101      	bne.n	8006212 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e0bf      	b.n	8006392 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b00      	cmp	r3, #0
 800621c:	d106      	bne.n	800622c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 f8ba 	bl	80063a0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2202      	movs	r2, #2
 8006230:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	699a      	ldr	r2, [r3, #24]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006242:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6999      	ldr	r1, [r3, #24]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	685a      	ldr	r2, [r3, #4]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006258:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	430a      	orrs	r2, r1
 8006266:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	6899      	ldr	r1, [r3, #8]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	4b4a      	ldr	r3, [pc, #296]	; (800639c <HAL_LTDC_Init+0x19c>)
 8006274:	400b      	ands	r3, r1
 8006276:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	695b      	ldr	r3, [r3, #20]
 800627c:	041b      	lsls	r3, r3, #16
 800627e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	6899      	ldr	r1, [r3, #8]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699a      	ldr	r2, [r3, #24]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	431a      	orrs	r2, r3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	430a      	orrs	r2, r1
 8006294:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68d9      	ldr	r1, [r3, #12]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	4b3e      	ldr	r3, [pc, #248]	; (800639c <HAL_LTDC_Init+0x19c>)
 80062a2:	400b      	ands	r3, r1
 80062a4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	041b      	lsls	r3, r3, #16
 80062ac:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68d9      	ldr	r1, [r3, #12]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a1a      	ldr	r2, [r3, #32]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	431a      	orrs	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	430a      	orrs	r2, r1
 80062c2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6919      	ldr	r1, [r3, #16]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	4b33      	ldr	r3, [pc, #204]	; (800639c <HAL_LTDC_Init+0x19c>)
 80062d0:	400b      	ands	r3, r1
 80062d2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d8:	041b      	lsls	r3, r3, #16
 80062da:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6919      	ldr	r1, [r3, #16]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	431a      	orrs	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	430a      	orrs	r2, r1
 80062f0:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6959      	ldr	r1, [r3, #20]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	4b27      	ldr	r3, [pc, #156]	; (800639c <HAL_LTDC_Init+0x19c>)
 80062fe:	400b      	ands	r3, r1
 8006300:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006306:	041b      	lsls	r3, r3, #16
 8006308:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	6959      	ldr	r1, [r3, #20]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	431a      	orrs	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006326:	021b      	lsls	r3, r3, #8
 8006328:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006330:	041b      	lsls	r3, r3, #16
 8006332:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8006342:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	4313      	orrs	r3, r2
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	430a      	orrs	r2, r1
 800635e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f042 0206 	orr.w	r2, r2, #6
 800636e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	699a      	ldr	r2, [r3, #24]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f042 0201 	orr.w	r2, r2, #1
 800637e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	3710      	adds	r7, #16
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	f000f800 	.word	0xf000f800

080063a0 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 80063a8:	bf00      	nop
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80063b4:	b5b0      	push	{r4, r5, r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d101      	bne.n	80063ce <HAL_LTDC_ConfigLayer+0x1a>
 80063ca:	2302      	movs	r3, #2
 80063cc:	e02c      	b.n	8006428 <HAL_LTDC_ConfigLayer+0x74>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2202      	movs	r2, #2
 80063da:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2134      	movs	r1, #52	; 0x34
 80063e4:	fb01 f303 	mul.w	r3, r1, r3
 80063e8:	4413      	add	r3, r2
 80063ea:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	4614      	mov	r4, r2
 80063f2:	461d      	mov	r5, r3
 80063f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80063f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80063f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80063fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80063fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80063fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006400:	682b      	ldr	r3, [r5, #0]
 8006402:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	68b9      	ldr	r1, [r7, #8]
 8006408:	68f8      	ldr	r0, [r7, #12]
 800640a:	f000 f83b 	bl	8006484 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	2201      	movs	r2, #1
 8006414:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2200      	movs	r2, #0
 8006422:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3710      	adds	r7, #16
 800642c:	46bd      	mov	sp, r7
 800642e:	bdb0      	pop	{r4, r5, r7, pc}

08006430 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800643e:	2b01      	cmp	r3, #1
 8006440:	d101      	bne.n	8006446 <HAL_LTDC_EnableDither+0x16>
 8006442:	2302      	movs	r3, #2
 8006444:	e016      	b.n	8006474 <HAL_LTDC_EnableDither+0x44>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2202      	movs	r2, #2
 8006452:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8006456:	4b0a      	ldr	r3, [pc, #40]	; (8006480 <HAL_LTDC_EnableDither+0x50>)
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	4a09      	ldr	r2, [pc, #36]	; (8006480 <HAL_LTDC_EnableDither+0x50>)
 800645c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006460:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr
 8006480:	40016800 	.word	0x40016800

08006484 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006484:	b480      	push	{r7}
 8006486:	b089      	sub	sp, #36	; 0x24
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	685a      	ldr	r2, [r3, #4]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	0c1b      	lsrs	r3, r3, #16
 800649c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064a0:	4413      	add	r3, r2
 80064a2:	041b      	lsls	r3, r3, #16
 80064a4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	461a      	mov	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	01db      	lsls	r3, r3, #7
 80064b0:	4413      	add	r3, r2
 80064b2:	3384      	adds	r3, #132	; 0x84
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	68fa      	ldr	r2, [r7, #12]
 80064b8:	6812      	ldr	r2, [r2, #0]
 80064ba:	4611      	mov	r1, r2
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	01d2      	lsls	r2, r2, #7
 80064c0:	440a      	add	r2, r1
 80064c2:	3284      	adds	r2, #132	; 0x84
 80064c4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80064c8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	0c1b      	lsrs	r3, r3, #16
 80064d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064da:	4413      	add	r3, r2
 80064dc:	1c5a      	adds	r2, r3, #1
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4619      	mov	r1, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	01db      	lsls	r3, r3, #7
 80064e8:	440b      	add	r3, r1
 80064ea:	3384      	adds	r3, #132	; 0x84
 80064ec:	4619      	mov	r1, r3
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	68da      	ldr	r2, [r3, #12]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006502:	4413      	add	r3, r2
 8006504:	041b      	lsls	r3, r3, #16
 8006506:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	461a      	mov	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	01db      	lsls	r3, r3, #7
 8006512:	4413      	add	r3, r2
 8006514:	3384      	adds	r3, #132	; 0x84
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	6812      	ldr	r2, [r2, #0]
 800651c:	4611      	mov	r1, r2
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	01d2      	lsls	r2, r2, #7
 8006522:	440a      	add	r2, r1
 8006524:	3284      	adds	r2, #132	; 0x84
 8006526:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800652a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	689a      	ldr	r2, [r3, #8]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800653a:	4413      	add	r3, r2
 800653c:	1c5a      	adds	r2, r3, #1
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4619      	mov	r1, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	01db      	lsls	r3, r3, #7
 8006548:	440b      	add	r3, r1
 800654a:	3384      	adds	r3, #132	; 0x84
 800654c:	4619      	mov	r1, r3
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	4313      	orrs	r3, r2
 8006552:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	461a      	mov	r2, r3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	01db      	lsls	r3, r3, #7
 800655e:	4413      	add	r3, r2
 8006560:	3384      	adds	r3, #132	; 0x84
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	6812      	ldr	r2, [r2, #0]
 8006568:	4611      	mov	r1, r2
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	01d2      	lsls	r2, r2, #7
 800656e:	440a      	add	r2, r1
 8006570:	3284      	adds	r2, #132	; 0x84
 8006572:	f023 0307 	bic.w	r3, r3, #7
 8006576:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	461a      	mov	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	01db      	lsls	r3, r3, #7
 8006582:	4413      	add	r3, r2
 8006584:	3384      	adds	r3, #132	; 0x84
 8006586:	461a      	mov	r2, r3
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006594:	021b      	lsls	r3, r3, #8
 8006596:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800659e:	041b      	lsls	r3, r3, #16
 80065a0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	061b      	lsls	r3, r3, #24
 80065a8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	461a      	mov	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	01db      	lsls	r3, r3, #7
 80065b4:	4413      	add	r3, r2
 80065b6:	3384      	adds	r3, #132	; 0x84
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	461a      	mov	r2, r3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	01db      	lsls	r3, r3, #7
 80065c4:	4413      	add	r3, r2
 80065c6:	3384      	adds	r3, #132	; 0x84
 80065c8:	461a      	mov	r2, r3
 80065ca:	2300      	movs	r3, #0
 80065cc:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80065d4:	461a      	mov	r2, r3
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	431a      	orrs	r2, r3
 80065da:	69bb      	ldr	r3, [r7, #24]
 80065dc:	431a      	orrs	r2, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4619      	mov	r1, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	01db      	lsls	r3, r3, #7
 80065e8:	440b      	add	r3, r1
 80065ea:	3384      	adds	r3, #132	; 0x84
 80065ec:	4619      	mov	r1, r3
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	461a      	mov	r2, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	01db      	lsls	r3, r3, #7
 80065fe:	4413      	add	r3, r2
 8006600:	3384      	adds	r3, #132	; 0x84
 8006602:	695b      	ldr	r3, [r3, #20]
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	6812      	ldr	r2, [r2, #0]
 8006608:	4611      	mov	r1, r2
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	01d2      	lsls	r2, r2, #7
 800660e:	440a      	add	r2, r1
 8006610:	3284      	adds	r2, #132	; 0x84
 8006612:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006616:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	461a      	mov	r2, r3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	01db      	lsls	r3, r3, #7
 8006622:	4413      	add	r3, r2
 8006624:	3384      	adds	r3, #132	; 0x84
 8006626:	461a      	mov	r2, r3
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	695b      	ldr	r3, [r3, #20]
 800662c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	461a      	mov	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	01db      	lsls	r3, r3, #7
 8006638:	4413      	add	r3, r2
 800663a:	3384      	adds	r3, #132	; 0x84
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	6812      	ldr	r2, [r2, #0]
 8006642:	4611      	mov	r1, r2
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	01d2      	lsls	r2, r2, #7
 8006648:	440a      	add	r2, r1
 800664a:	3284      	adds	r2, #132	; 0x84
 800664c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006650:	f023 0307 	bic.w	r3, r3, #7
 8006654:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	69da      	ldr	r2, [r3, #28]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	6a1b      	ldr	r3, [r3, #32]
 800665e:	68f9      	ldr	r1, [r7, #12]
 8006660:	6809      	ldr	r1, [r1, #0]
 8006662:	4608      	mov	r0, r1
 8006664:	6879      	ldr	r1, [r7, #4]
 8006666:	01c9      	lsls	r1, r1, #7
 8006668:	4401      	add	r1, r0
 800666a:	3184      	adds	r1, #132	; 0x84
 800666c:	4313      	orrs	r3, r2
 800666e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	461a      	mov	r2, r3
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	01db      	lsls	r3, r3, #7
 800667a:	4413      	add	r3, r2
 800667c:	3384      	adds	r3, #132	; 0x84
 800667e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	461a      	mov	r2, r3
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	01db      	lsls	r3, r3, #7
 800668a:	4413      	add	r3, r2
 800668c:	3384      	adds	r3, #132	; 0x84
 800668e:	461a      	mov	r2, r3
 8006690:	2300      	movs	r3, #0
 8006692:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	461a      	mov	r2, r3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	01db      	lsls	r3, r3, #7
 800669e:	4413      	add	r3, r2
 80066a0:	3384      	adds	r3, #132	; 0x84
 80066a2:	461a      	mov	r2, r3
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a8:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d102      	bne.n	80066b8 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80066b2:	2304      	movs	r3, #4
 80066b4:	61fb      	str	r3, [r7, #28]
 80066b6:	e01b      	b.n	80066f0 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d102      	bne.n	80066c6 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80066c0:	2303      	movs	r3, #3
 80066c2:	61fb      	str	r3, [r7, #28]
 80066c4:	e014      	b.n	80066f0 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	691b      	ldr	r3, [r3, #16]
 80066ca:	2b04      	cmp	r3, #4
 80066cc:	d00b      	beq.n	80066e6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80066d2:	2b02      	cmp	r3, #2
 80066d4:	d007      	beq.n	80066e6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80066da:	2b03      	cmp	r3, #3
 80066dc:	d003      	beq.n	80066e6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80066e2:	2b07      	cmp	r3, #7
 80066e4:	d102      	bne.n	80066ec <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80066e6:	2302      	movs	r3, #2
 80066e8:	61fb      	str	r3, [r7, #28]
 80066ea:	e001      	b.n	80066f0 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80066ec:	2301      	movs	r3, #1
 80066ee:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	461a      	mov	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	01db      	lsls	r3, r3, #7
 80066fa:	4413      	add	r3, r2
 80066fc:	3384      	adds	r3, #132	; 0x84
 80066fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006700:	68fa      	ldr	r2, [r7, #12]
 8006702:	6812      	ldr	r2, [r2, #0]
 8006704:	4611      	mov	r1, r2
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	01d2      	lsls	r2, r2, #7
 800670a:	440a      	add	r2, r1
 800670c:	3284      	adds	r2, #132	; 0x84
 800670e:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8006712:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006718:	69fa      	ldr	r2, [r7, #28]
 800671a:	fb02 f303 	mul.w	r3, r2, r3
 800671e:	041a      	lsls	r2, r3, #16
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	6859      	ldr	r1, [r3, #4]
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	1acb      	subs	r3, r1, r3
 800672a:	69f9      	ldr	r1, [r7, #28]
 800672c:	fb01 f303 	mul.w	r3, r1, r3
 8006730:	3303      	adds	r3, #3
 8006732:	68f9      	ldr	r1, [r7, #12]
 8006734:	6809      	ldr	r1, [r1, #0]
 8006736:	4608      	mov	r0, r1
 8006738:	6879      	ldr	r1, [r7, #4]
 800673a:	01c9      	lsls	r1, r1, #7
 800673c:	4401      	add	r1, r0
 800673e:	3184      	adds	r1, #132	; 0x84
 8006740:	4313      	orrs	r3, r2
 8006742:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	461a      	mov	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	01db      	lsls	r3, r3, #7
 800674e:	4413      	add	r3, r2
 8006750:	3384      	adds	r3, #132	; 0x84
 8006752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	6812      	ldr	r2, [r2, #0]
 8006758:	4611      	mov	r1, r2
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	01d2      	lsls	r2, r2, #7
 800675e:	440a      	add	r2, r1
 8006760:	3284      	adds	r2, #132	; 0x84
 8006762:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006766:	f023 0307 	bic.w	r3, r3, #7
 800676a:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	461a      	mov	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	01db      	lsls	r3, r3, #7
 8006776:	4413      	add	r3, r2
 8006778:	3384      	adds	r3, #132	; 0x84
 800677a:	461a      	mov	r2, r3
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006780:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	461a      	mov	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	01db      	lsls	r3, r3, #7
 800678c:	4413      	add	r3, r2
 800678e:	3384      	adds	r3, #132	; 0x84
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	6812      	ldr	r2, [r2, #0]
 8006796:	4611      	mov	r1, r2
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	01d2      	lsls	r2, r2, #7
 800679c:	440a      	add	r2, r1
 800679e:	3284      	adds	r2, #132	; 0x84
 80067a0:	f043 0301 	orr.w	r3, r3, #1
 80067a4:	6013      	str	r3, [r2, #0]
}
 80067a6:	bf00      	nop
 80067a8:	3724      	adds	r7, #36	; 0x24
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr
	...

080067b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b086      	sub	sp, #24
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d101      	bne.n	80067c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e25e      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 0301 	and.w	r3, r3, #1
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d075      	beq.n	80068be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067d2:	4b88      	ldr	r3, [pc, #544]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f003 030c 	and.w	r3, r3, #12
 80067da:	2b04      	cmp	r3, #4
 80067dc:	d00c      	beq.n	80067f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067de:	4b85      	ldr	r3, [pc, #532]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067e6:	2b08      	cmp	r3, #8
 80067e8:	d112      	bne.n	8006810 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067ea:	4b82      	ldr	r3, [pc, #520]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067f6:	d10b      	bne.n	8006810 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067f8:	4b7e      	ldr	r3, [pc, #504]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006800:	2b00      	cmp	r3, #0
 8006802:	d05b      	beq.n	80068bc <HAL_RCC_OscConfig+0x108>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d157      	bne.n	80068bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e239      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006818:	d106      	bne.n	8006828 <HAL_RCC_OscConfig+0x74>
 800681a:	4b76      	ldr	r3, [pc, #472]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a75      	ldr	r2, [pc, #468]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006820:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006824:	6013      	str	r3, [r2, #0]
 8006826:	e01d      	b.n	8006864 <HAL_RCC_OscConfig+0xb0>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006830:	d10c      	bne.n	800684c <HAL_RCC_OscConfig+0x98>
 8006832:	4b70      	ldr	r3, [pc, #448]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a6f      	ldr	r2, [pc, #444]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006838:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800683c:	6013      	str	r3, [r2, #0]
 800683e:	4b6d      	ldr	r3, [pc, #436]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a6c      	ldr	r2, [pc, #432]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006844:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006848:	6013      	str	r3, [r2, #0]
 800684a:	e00b      	b.n	8006864 <HAL_RCC_OscConfig+0xb0>
 800684c:	4b69      	ldr	r3, [pc, #420]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a68      	ldr	r2, [pc, #416]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006852:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006856:	6013      	str	r3, [r2, #0]
 8006858:	4b66      	ldr	r3, [pc, #408]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a65      	ldr	r2, [pc, #404]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 800685e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006862:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d013      	beq.n	8006894 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800686c:	f7fd fd44 	bl	80042f8 <HAL_GetTick>
 8006870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006872:	e008      	b.n	8006886 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006874:	f7fd fd40 	bl	80042f8 <HAL_GetTick>
 8006878:	4602      	mov	r2, r0
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	1ad3      	subs	r3, r2, r3
 800687e:	2b64      	cmp	r3, #100	; 0x64
 8006880:	d901      	bls.n	8006886 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006882:	2303      	movs	r3, #3
 8006884:	e1fe      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006886:	4b5b      	ldr	r3, [pc, #364]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d0f0      	beq.n	8006874 <HAL_RCC_OscConfig+0xc0>
 8006892:	e014      	b.n	80068be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006894:	f7fd fd30 	bl	80042f8 <HAL_GetTick>
 8006898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800689a:	e008      	b.n	80068ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800689c:	f7fd fd2c 	bl	80042f8 <HAL_GetTick>
 80068a0:	4602      	mov	r2, r0
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	2b64      	cmp	r3, #100	; 0x64
 80068a8:	d901      	bls.n	80068ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e1ea      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ae:	4b51      	ldr	r3, [pc, #324]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1f0      	bne.n	800689c <HAL_RCC_OscConfig+0xe8>
 80068ba:	e000      	b.n	80068be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d063      	beq.n	8006992 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068ca:	4b4a      	ldr	r3, [pc, #296]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	f003 030c 	and.w	r3, r3, #12
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00b      	beq.n	80068ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068d6:	4b47      	ldr	r3, [pc, #284]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068de:	2b08      	cmp	r3, #8
 80068e0:	d11c      	bne.n	800691c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068e2:	4b44      	ldr	r3, [pc, #272]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d116      	bne.n	800691c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068ee:	4b41      	ldr	r3, [pc, #260]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0302 	and.w	r3, r3, #2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d005      	beq.n	8006906 <HAL_RCC_OscConfig+0x152>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d001      	beq.n	8006906 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e1be      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006906:	4b3b      	ldr	r3, [pc, #236]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	691b      	ldr	r3, [r3, #16]
 8006912:	00db      	lsls	r3, r3, #3
 8006914:	4937      	ldr	r1, [pc, #220]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006916:	4313      	orrs	r3, r2
 8006918:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800691a:	e03a      	b.n	8006992 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	68db      	ldr	r3, [r3, #12]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d020      	beq.n	8006966 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006924:	4b34      	ldr	r3, [pc, #208]	; (80069f8 <HAL_RCC_OscConfig+0x244>)
 8006926:	2201      	movs	r2, #1
 8006928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800692a:	f7fd fce5 	bl	80042f8 <HAL_GetTick>
 800692e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006930:	e008      	b.n	8006944 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006932:	f7fd fce1 	bl	80042f8 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	2b02      	cmp	r3, #2
 800693e:	d901      	bls.n	8006944 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e19f      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006944:	4b2b      	ldr	r3, [pc, #172]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 0302 	and.w	r3, r3, #2
 800694c:	2b00      	cmp	r3, #0
 800694e:	d0f0      	beq.n	8006932 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006950:	4b28      	ldr	r3, [pc, #160]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	00db      	lsls	r3, r3, #3
 800695e:	4925      	ldr	r1, [pc, #148]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006960:	4313      	orrs	r3, r2
 8006962:	600b      	str	r3, [r1, #0]
 8006964:	e015      	b.n	8006992 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006966:	4b24      	ldr	r3, [pc, #144]	; (80069f8 <HAL_RCC_OscConfig+0x244>)
 8006968:	2200      	movs	r2, #0
 800696a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696c:	f7fd fcc4 	bl	80042f8 <HAL_GetTick>
 8006970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006972:	e008      	b.n	8006986 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006974:	f7fd fcc0 	bl	80042f8 <HAL_GetTick>
 8006978:	4602      	mov	r2, r0
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	2b02      	cmp	r3, #2
 8006980:	d901      	bls.n	8006986 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e17e      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006986:	4b1b      	ldr	r3, [pc, #108]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0302 	and.w	r3, r3, #2
 800698e:	2b00      	cmp	r3, #0
 8006990:	d1f0      	bne.n	8006974 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f003 0308 	and.w	r3, r3, #8
 800699a:	2b00      	cmp	r3, #0
 800699c:	d036      	beq.n	8006a0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d016      	beq.n	80069d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069a6:	4b15      	ldr	r3, [pc, #84]	; (80069fc <HAL_RCC_OscConfig+0x248>)
 80069a8:	2201      	movs	r2, #1
 80069aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069ac:	f7fd fca4 	bl	80042f8 <HAL_GetTick>
 80069b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069b2:	e008      	b.n	80069c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069b4:	f7fd fca0 	bl	80042f8 <HAL_GetTick>
 80069b8:	4602      	mov	r2, r0
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d901      	bls.n	80069c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e15e      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069c6:	4b0b      	ldr	r3, [pc, #44]	; (80069f4 <HAL_RCC_OscConfig+0x240>)
 80069c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069ca:	f003 0302 	and.w	r3, r3, #2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d0f0      	beq.n	80069b4 <HAL_RCC_OscConfig+0x200>
 80069d2:	e01b      	b.n	8006a0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069d4:	4b09      	ldr	r3, [pc, #36]	; (80069fc <HAL_RCC_OscConfig+0x248>)
 80069d6:	2200      	movs	r2, #0
 80069d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069da:	f7fd fc8d 	bl	80042f8 <HAL_GetTick>
 80069de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069e0:	e00e      	b.n	8006a00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069e2:	f7fd fc89 	bl	80042f8 <HAL_GetTick>
 80069e6:	4602      	mov	r2, r0
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	1ad3      	subs	r3, r2, r3
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d907      	bls.n	8006a00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e147      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
 80069f4:	40023800 	.word	0x40023800
 80069f8:	42470000 	.word	0x42470000
 80069fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a00:	4b88      	ldr	r3, [pc, #544]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006a02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a04:	f003 0302 	and.w	r3, r3, #2
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1ea      	bne.n	80069e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0304 	and.w	r3, r3, #4
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f000 8097 	beq.w	8006b48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a1e:	4b81      	ldr	r3, [pc, #516]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10f      	bne.n	8006a4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	60bb      	str	r3, [r7, #8]
 8006a2e:	4b7d      	ldr	r3, [pc, #500]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a32:	4a7c      	ldr	r2, [pc, #496]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a38:	6413      	str	r3, [r2, #64]	; 0x40
 8006a3a:	4b7a      	ldr	r3, [pc, #488]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a42:	60bb      	str	r3, [r7, #8]
 8006a44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a46:	2301      	movs	r3, #1
 8006a48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a4a:	4b77      	ldr	r3, [pc, #476]	; (8006c28 <HAL_RCC_OscConfig+0x474>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d118      	bne.n	8006a88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a56:	4b74      	ldr	r3, [pc, #464]	; (8006c28 <HAL_RCC_OscConfig+0x474>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a73      	ldr	r2, [pc, #460]	; (8006c28 <HAL_RCC_OscConfig+0x474>)
 8006a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a62:	f7fd fc49 	bl	80042f8 <HAL_GetTick>
 8006a66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a68:	e008      	b.n	8006a7c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a6a:	f7fd fc45 	bl	80042f8 <HAL_GetTick>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	d901      	bls.n	8006a7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	e103      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a7c:	4b6a      	ldr	r3, [pc, #424]	; (8006c28 <HAL_RCC_OscConfig+0x474>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d0f0      	beq.n	8006a6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d106      	bne.n	8006a9e <HAL_RCC_OscConfig+0x2ea>
 8006a90:	4b64      	ldr	r3, [pc, #400]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a94:	4a63      	ldr	r2, [pc, #396]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006a96:	f043 0301 	orr.w	r3, r3, #1
 8006a9a:	6713      	str	r3, [r2, #112]	; 0x70
 8006a9c:	e01c      	b.n	8006ad8 <HAL_RCC_OscConfig+0x324>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	2b05      	cmp	r3, #5
 8006aa4:	d10c      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x30c>
 8006aa6:	4b5f      	ldr	r3, [pc, #380]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aaa:	4a5e      	ldr	r2, [pc, #376]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006aac:	f043 0304 	orr.w	r3, r3, #4
 8006ab0:	6713      	str	r3, [r2, #112]	; 0x70
 8006ab2:	4b5c      	ldr	r3, [pc, #368]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ab6:	4a5b      	ldr	r2, [pc, #364]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006ab8:	f043 0301 	orr.w	r3, r3, #1
 8006abc:	6713      	str	r3, [r2, #112]	; 0x70
 8006abe:	e00b      	b.n	8006ad8 <HAL_RCC_OscConfig+0x324>
 8006ac0:	4b58      	ldr	r3, [pc, #352]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ac4:	4a57      	ldr	r2, [pc, #348]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006ac6:	f023 0301 	bic.w	r3, r3, #1
 8006aca:	6713      	str	r3, [r2, #112]	; 0x70
 8006acc:	4b55      	ldr	r3, [pc, #340]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ad0:	4a54      	ldr	r2, [pc, #336]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006ad2:	f023 0304 	bic.w	r3, r3, #4
 8006ad6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d015      	beq.n	8006b0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ae0:	f7fd fc0a 	bl	80042f8 <HAL_GetTick>
 8006ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ae6:	e00a      	b.n	8006afe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ae8:	f7fd fc06 	bl	80042f8 <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d901      	bls.n	8006afe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e0c2      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006afe:	4b49      	ldr	r3, [pc, #292]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d0ee      	beq.n	8006ae8 <HAL_RCC_OscConfig+0x334>
 8006b0a:	e014      	b.n	8006b36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b0c:	f7fd fbf4 	bl	80042f8 <HAL_GetTick>
 8006b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b12:	e00a      	b.n	8006b2a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b14:	f7fd fbf0 	bl	80042f8 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d901      	bls.n	8006b2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e0ac      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b2a:	4b3e      	ldr	r3, [pc, #248]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b2e:	f003 0302 	and.w	r3, r3, #2
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1ee      	bne.n	8006b14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b36:	7dfb      	ldrb	r3, [r7, #23]
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d105      	bne.n	8006b48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b3c:	4b39      	ldr	r3, [pc, #228]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b40:	4a38      	ldr	r2, [pc, #224]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006b42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 8098 	beq.w	8006c82 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b52:	4b34      	ldr	r3, [pc, #208]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	f003 030c 	and.w	r3, r3, #12
 8006b5a:	2b08      	cmp	r3, #8
 8006b5c:	d05c      	beq.n	8006c18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	2b02      	cmp	r3, #2
 8006b64:	d141      	bne.n	8006bea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b66:	4b31      	ldr	r3, [pc, #196]	; (8006c2c <HAL_RCC_OscConfig+0x478>)
 8006b68:	2200      	movs	r2, #0
 8006b6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b6c:	f7fd fbc4 	bl	80042f8 <HAL_GetTick>
 8006b70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b72:	e008      	b.n	8006b86 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b74:	f7fd fbc0 	bl	80042f8 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d901      	bls.n	8006b86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e07e      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b86:	4b27      	ldr	r3, [pc, #156]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1f0      	bne.n	8006b74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	69da      	ldr	r2, [r3, #28]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	431a      	orrs	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba0:	019b      	lsls	r3, r3, #6
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba8:	085b      	lsrs	r3, r3, #1
 8006baa:	3b01      	subs	r3, #1
 8006bac:	041b      	lsls	r3, r3, #16
 8006bae:	431a      	orrs	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb4:	061b      	lsls	r3, r3, #24
 8006bb6:	491b      	ldr	r1, [pc, #108]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bbc:	4b1b      	ldr	r3, [pc, #108]	; (8006c2c <HAL_RCC_OscConfig+0x478>)
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc2:	f7fd fb99 	bl	80042f8 <HAL_GetTick>
 8006bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bc8:	e008      	b.n	8006bdc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bca:	f7fd fb95 	bl	80042f8 <HAL_GetTick>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	2b02      	cmp	r3, #2
 8006bd6:	d901      	bls.n	8006bdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e053      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bdc:	4b11      	ldr	r3, [pc, #68]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d0f0      	beq.n	8006bca <HAL_RCC_OscConfig+0x416>
 8006be8:	e04b      	b.n	8006c82 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bea:	4b10      	ldr	r3, [pc, #64]	; (8006c2c <HAL_RCC_OscConfig+0x478>)
 8006bec:	2200      	movs	r2, #0
 8006bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bf0:	f7fd fb82 	bl	80042f8 <HAL_GetTick>
 8006bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bf6:	e008      	b.n	8006c0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bf8:	f7fd fb7e 	bl	80042f8 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	d901      	bls.n	8006c0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e03c      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c0a:	4b06      	ldr	r3, [pc, #24]	; (8006c24 <HAL_RCC_OscConfig+0x470>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1f0      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x444>
 8006c16:	e034      	b.n	8006c82 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	699b      	ldr	r3, [r3, #24]
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d107      	bne.n	8006c30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e02f      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
 8006c24:	40023800 	.word	0x40023800
 8006c28:	40007000 	.word	0x40007000
 8006c2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c30:	4b16      	ldr	r3, [pc, #88]	; (8006c8c <HAL_RCC_OscConfig+0x4d8>)
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d11c      	bne.n	8006c7e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d115      	bne.n	8006c7e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006c58:	4013      	ands	r3, r2
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d10d      	bne.n	8006c7e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d106      	bne.n	8006c7e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d001      	beq.n	8006c82 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e000      	b.n	8006c84 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3718      	adds	r7, #24
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	40023800 	.word	0x40023800

08006c90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d101      	bne.n	8006ca4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e0cc      	b.n	8006e3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ca4:	4b68      	ldr	r3, [pc, #416]	; (8006e48 <HAL_RCC_ClockConfig+0x1b8>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 030f 	and.w	r3, r3, #15
 8006cac:	683a      	ldr	r2, [r7, #0]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d90c      	bls.n	8006ccc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cb2:	4b65      	ldr	r3, [pc, #404]	; (8006e48 <HAL_RCC_ClockConfig+0x1b8>)
 8006cb4:	683a      	ldr	r2, [r7, #0]
 8006cb6:	b2d2      	uxtb	r2, r2
 8006cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cba:	4b63      	ldr	r3, [pc, #396]	; (8006e48 <HAL_RCC_ClockConfig+0x1b8>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 030f 	and.w	r3, r3, #15
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d001      	beq.n	8006ccc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	e0b8      	b.n	8006e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0302 	and.w	r3, r3, #2
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d020      	beq.n	8006d1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0304 	and.w	r3, r3, #4
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d005      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ce4:	4b59      	ldr	r3, [pc, #356]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	4a58      	ldr	r2, [pc, #352]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006cea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006cee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0308 	and.w	r3, r3, #8
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d005      	beq.n	8006d08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006cfc:	4b53      	ldr	r3, [pc, #332]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	4a52      	ldr	r2, [pc, #328]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006d02:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006d06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d08:	4b50      	ldr	r3, [pc, #320]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	494d      	ldr	r1, [pc, #308]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006d16:	4313      	orrs	r3, r2
 8006d18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 0301 	and.w	r3, r3, #1
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d044      	beq.n	8006db0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d107      	bne.n	8006d3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d2e:	4b47      	ldr	r3, [pc, #284]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d119      	bne.n	8006d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e07f      	b.n	8006e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d003      	beq.n	8006d4e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d4a:	2b03      	cmp	r3, #3
 8006d4c:	d107      	bne.n	8006d5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d4e:	4b3f      	ldr	r3, [pc, #252]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d109      	bne.n	8006d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e06f      	b.n	8006e3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d5e:	4b3b      	ldr	r3, [pc, #236]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 0302 	and.w	r3, r3, #2
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d101      	bne.n	8006d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e067      	b.n	8006e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d6e:	4b37      	ldr	r3, [pc, #220]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	f023 0203 	bic.w	r2, r3, #3
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	4934      	ldr	r1, [pc, #208]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d80:	f7fd faba 	bl	80042f8 <HAL_GetTick>
 8006d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d86:	e00a      	b.n	8006d9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d88:	f7fd fab6 	bl	80042f8 <HAL_GetTick>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	1ad3      	subs	r3, r2, r3
 8006d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d901      	bls.n	8006d9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e04f      	b.n	8006e3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d9e:	4b2b      	ldr	r3, [pc, #172]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	f003 020c 	and.w	r2, r3, #12
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	009b      	lsls	r3, r3, #2
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d1eb      	bne.n	8006d88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006db0:	4b25      	ldr	r3, [pc, #148]	; (8006e48 <HAL_RCC_ClockConfig+0x1b8>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 030f 	and.w	r3, r3, #15
 8006db8:	683a      	ldr	r2, [r7, #0]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d20c      	bcs.n	8006dd8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dbe:	4b22      	ldr	r3, [pc, #136]	; (8006e48 <HAL_RCC_ClockConfig+0x1b8>)
 8006dc0:	683a      	ldr	r2, [r7, #0]
 8006dc2:	b2d2      	uxtb	r2, r2
 8006dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dc6:	4b20      	ldr	r3, [pc, #128]	; (8006e48 <HAL_RCC_ClockConfig+0x1b8>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 030f 	and.w	r3, r3, #15
 8006dce:	683a      	ldr	r2, [r7, #0]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d001      	beq.n	8006dd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e032      	b.n	8006e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 0304 	and.w	r3, r3, #4
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d008      	beq.n	8006df6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006de4:	4b19      	ldr	r3, [pc, #100]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	4916      	ldr	r1, [pc, #88]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006df2:	4313      	orrs	r3, r2
 8006df4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0308 	and.w	r3, r3, #8
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d009      	beq.n	8006e16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e02:	4b12      	ldr	r3, [pc, #72]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	691b      	ldr	r3, [r3, #16]
 8006e0e:	00db      	lsls	r3, r3, #3
 8006e10:	490e      	ldr	r1, [pc, #56]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006e12:	4313      	orrs	r3, r2
 8006e14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e16:	f000 f821 	bl	8006e5c <HAL_RCC_GetSysClockFreq>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	4b0b      	ldr	r3, [pc, #44]	; (8006e4c <HAL_RCC_ClockConfig+0x1bc>)
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	091b      	lsrs	r3, r3, #4
 8006e22:	f003 030f 	and.w	r3, r3, #15
 8006e26:	490a      	ldr	r1, [pc, #40]	; (8006e50 <HAL_RCC_ClockConfig+0x1c0>)
 8006e28:	5ccb      	ldrb	r3, [r1, r3]
 8006e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e2e:	4a09      	ldr	r2, [pc, #36]	; (8006e54 <HAL_RCC_ClockConfig+0x1c4>)
 8006e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006e32:	4b09      	ldr	r3, [pc, #36]	; (8006e58 <HAL_RCC_ClockConfig+0x1c8>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7fd fa1a 	bl	8004270 <HAL_InitTick>

  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3710      	adds	r7, #16
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	40023c00 	.word	0x40023c00
 8006e4c:	40023800 	.word	0x40023800
 8006e50:	0800c3fc 	.word	0x0800c3fc
 8006e54:	20000034 	.word	0x20000034
 8006e58:	200000c4 	.word	0x200000c4

08006e5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e60:	b094      	sub	sp, #80	; 0x50
 8006e62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006e64:	2300      	movs	r3, #0
 8006e66:	647b      	str	r3, [r7, #68]	; 0x44
 8006e68:	2300      	movs	r3, #0
 8006e6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006e70:	2300      	movs	r3, #0
 8006e72:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e74:	4b79      	ldr	r3, [pc, #484]	; (800705c <HAL_RCC_GetSysClockFreq+0x200>)
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	f003 030c 	and.w	r3, r3, #12
 8006e7c:	2b08      	cmp	r3, #8
 8006e7e:	d00d      	beq.n	8006e9c <HAL_RCC_GetSysClockFreq+0x40>
 8006e80:	2b08      	cmp	r3, #8
 8006e82:	f200 80e1 	bhi.w	8007048 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d002      	beq.n	8006e90 <HAL_RCC_GetSysClockFreq+0x34>
 8006e8a:	2b04      	cmp	r3, #4
 8006e8c:	d003      	beq.n	8006e96 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e8e:	e0db      	b.n	8007048 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e90:	4b73      	ldr	r3, [pc, #460]	; (8007060 <HAL_RCC_GetSysClockFreq+0x204>)
 8006e92:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006e94:	e0db      	b.n	800704e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e96:	4b73      	ldr	r3, [pc, #460]	; (8007064 <HAL_RCC_GetSysClockFreq+0x208>)
 8006e98:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006e9a:	e0d8      	b.n	800704e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e9c:	4b6f      	ldr	r3, [pc, #444]	; (800705c <HAL_RCC_GetSysClockFreq+0x200>)
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ea4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ea6:	4b6d      	ldr	r3, [pc, #436]	; (800705c <HAL_RCC_GetSysClockFreq+0x200>)
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d063      	beq.n	8006f7a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eb2:	4b6a      	ldr	r3, [pc, #424]	; (800705c <HAL_RCC_GetSysClockFreq+0x200>)
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	099b      	lsrs	r3, r3, #6
 8006eb8:	2200      	movs	r2, #0
 8006eba:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ebc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ec4:	633b      	str	r3, [r7, #48]	; 0x30
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	637b      	str	r3, [r7, #52]	; 0x34
 8006eca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006ece:	4622      	mov	r2, r4
 8006ed0:	462b      	mov	r3, r5
 8006ed2:	f04f 0000 	mov.w	r0, #0
 8006ed6:	f04f 0100 	mov.w	r1, #0
 8006eda:	0159      	lsls	r1, r3, #5
 8006edc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ee0:	0150      	lsls	r0, r2, #5
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	1a51      	subs	r1, r2, r1
 8006eea:	6139      	str	r1, [r7, #16]
 8006eec:	4629      	mov	r1, r5
 8006eee:	eb63 0301 	sbc.w	r3, r3, r1
 8006ef2:	617b      	str	r3, [r7, #20]
 8006ef4:	f04f 0200 	mov.w	r2, #0
 8006ef8:	f04f 0300 	mov.w	r3, #0
 8006efc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f00:	4659      	mov	r1, fp
 8006f02:	018b      	lsls	r3, r1, #6
 8006f04:	4651      	mov	r1, sl
 8006f06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f0a:	4651      	mov	r1, sl
 8006f0c:	018a      	lsls	r2, r1, #6
 8006f0e:	4651      	mov	r1, sl
 8006f10:	ebb2 0801 	subs.w	r8, r2, r1
 8006f14:	4659      	mov	r1, fp
 8006f16:	eb63 0901 	sbc.w	r9, r3, r1
 8006f1a:	f04f 0200 	mov.w	r2, #0
 8006f1e:	f04f 0300 	mov.w	r3, #0
 8006f22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f2e:	4690      	mov	r8, r2
 8006f30:	4699      	mov	r9, r3
 8006f32:	4623      	mov	r3, r4
 8006f34:	eb18 0303 	adds.w	r3, r8, r3
 8006f38:	60bb      	str	r3, [r7, #8]
 8006f3a:	462b      	mov	r3, r5
 8006f3c:	eb49 0303 	adc.w	r3, r9, r3
 8006f40:	60fb      	str	r3, [r7, #12]
 8006f42:	f04f 0200 	mov.w	r2, #0
 8006f46:	f04f 0300 	mov.w	r3, #0
 8006f4a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006f4e:	4629      	mov	r1, r5
 8006f50:	024b      	lsls	r3, r1, #9
 8006f52:	4621      	mov	r1, r4
 8006f54:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006f58:	4621      	mov	r1, r4
 8006f5a:	024a      	lsls	r2, r1, #9
 8006f5c:	4610      	mov	r0, r2
 8006f5e:	4619      	mov	r1, r3
 8006f60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f62:	2200      	movs	r2, #0
 8006f64:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f66:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f6c:	f7f9 fedc 	bl	8000d28 <__aeabi_uldivmod>
 8006f70:	4602      	mov	r2, r0
 8006f72:	460b      	mov	r3, r1
 8006f74:	4613      	mov	r3, r2
 8006f76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f78:	e058      	b.n	800702c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f7a:	4b38      	ldr	r3, [pc, #224]	; (800705c <HAL_RCC_GetSysClockFreq+0x200>)
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	099b      	lsrs	r3, r3, #6
 8006f80:	2200      	movs	r2, #0
 8006f82:	4618      	mov	r0, r3
 8006f84:	4611      	mov	r1, r2
 8006f86:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006f8a:	623b      	str	r3, [r7, #32]
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	627b      	str	r3, [r7, #36]	; 0x24
 8006f90:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006f94:	4642      	mov	r2, r8
 8006f96:	464b      	mov	r3, r9
 8006f98:	f04f 0000 	mov.w	r0, #0
 8006f9c:	f04f 0100 	mov.w	r1, #0
 8006fa0:	0159      	lsls	r1, r3, #5
 8006fa2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006fa6:	0150      	lsls	r0, r2, #5
 8006fa8:	4602      	mov	r2, r0
 8006faa:	460b      	mov	r3, r1
 8006fac:	4641      	mov	r1, r8
 8006fae:	ebb2 0a01 	subs.w	sl, r2, r1
 8006fb2:	4649      	mov	r1, r9
 8006fb4:	eb63 0b01 	sbc.w	fp, r3, r1
 8006fb8:	f04f 0200 	mov.w	r2, #0
 8006fbc:	f04f 0300 	mov.w	r3, #0
 8006fc0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006fc4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006fc8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006fcc:	ebb2 040a 	subs.w	r4, r2, sl
 8006fd0:	eb63 050b 	sbc.w	r5, r3, fp
 8006fd4:	f04f 0200 	mov.w	r2, #0
 8006fd8:	f04f 0300 	mov.w	r3, #0
 8006fdc:	00eb      	lsls	r3, r5, #3
 8006fde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006fe2:	00e2      	lsls	r2, r4, #3
 8006fe4:	4614      	mov	r4, r2
 8006fe6:	461d      	mov	r5, r3
 8006fe8:	4643      	mov	r3, r8
 8006fea:	18e3      	adds	r3, r4, r3
 8006fec:	603b      	str	r3, [r7, #0]
 8006fee:	464b      	mov	r3, r9
 8006ff0:	eb45 0303 	adc.w	r3, r5, r3
 8006ff4:	607b      	str	r3, [r7, #4]
 8006ff6:	f04f 0200 	mov.w	r2, #0
 8006ffa:	f04f 0300 	mov.w	r3, #0
 8006ffe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007002:	4629      	mov	r1, r5
 8007004:	028b      	lsls	r3, r1, #10
 8007006:	4621      	mov	r1, r4
 8007008:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800700c:	4621      	mov	r1, r4
 800700e:	028a      	lsls	r2, r1, #10
 8007010:	4610      	mov	r0, r2
 8007012:	4619      	mov	r1, r3
 8007014:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007016:	2200      	movs	r2, #0
 8007018:	61bb      	str	r3, [r7, #24]
 800701a:	61fa      	str	r2, [r7, #28]
 800701c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007020:	f7f9 fe82 	bl	8000d28 <__aeabi_uldivmod>
 8007024:	4602      	mov	r2, r0
 8007026:	460b      	mov	r3, r1
 8007028:	4613      	mov	r3, r2
 800702a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800702c:	4b0b      	ldr	r3, [pc, #44]	; (800705c <HAL_RCC_GetSysClockFreq+0x200>)
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	0c1b      	lsrs	r3, r3, #16
 8007032:	f003 0303 	and.w	r3, r3, #3
 8007036:	3301      	adds	r3, #1
 8007038:	005b      	lsls	r3, r3, #1
 800703a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800703c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800703e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007040:	fbb2 f3f3 	udiv	r3, r2, r3
 8007044:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007046:	e002      	b.n	800704e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007048:	4b05      	ldr	r3, [pc, #20]	; (8007060 <HAL_RCC_GetSysClockFreq+0x204>)
 800704a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800704c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800704e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007050:	4618      	mov	r0, r3
 8007052:	3750      	adds	r7, #80	; 0x50
 8007054:	46bd      	mov	sp, r7
 8007056:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800705a:	bf00      	nop
 800705c:	40023800 	.word	0x40023800
 8007060:	00f42400 	.word	0x00f42400
 8007064:	007a1200 	.word	0x007a1200

08007068 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007068:	b480      	push	{r7}
 800706a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800706c:	4b03      	ldr	r3, [pc, #12]	; (800707c <HAL_RCC_GetHCLKFreq+0x14>)
 800706e:	681b      	ldr	r3, [r3, #0]
}
 8007070:	4618      	mov	r0, r3
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	20000034 	.word	0x20000034

08007080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007084:	f7ff fff0 	bl	8007068 <HAL_RCC_GetHCLKFreq>
 8007088:	4602      	mov	r2, r0
 800708a:	4b05      	ldr	r3, [pc, #20]	; (80070a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	0a9b      	lsrs	r3, r3, #10
 8007090:	f003 0307 	and.w	r3, r3, #7
 8007094:	4903      	ldr	r1, [pc, #12]	; (80070a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007096:	5ccb      	ldrb	r3, [r1, r3]
 8007098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800709c:	4618      	mov	r0, r3
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	40023800 	.word	0x40023800
 80070a4:	0800c40c 	.word	0x0800c40c

080070a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b086      	sub	sp, #24
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80070b0:	2300      	movs	r3, #0
 80070b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80070b4:	2300      	movs	r3, #0
 80070b6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 0301 	and.w	r3, r3, #1
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10b      	bne.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d105      	bne.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d075      	beq.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80070dc:	4b91      	ldr	r3, [pc, #580]	; (8007324 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80070de:	2200      	movs	r2, #0
 80070e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80070e2:	f7fd f909 	bl	80042f8 <HAL_GetTick>
 80070e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80070e8:	e008      	b.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80070ea:	f7fd f905 	bl	80042f8 <HAL_GetTick>
 80070ee:	4602      	mov	r2, r0
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	1ad3      	subs	r3, r2, r3
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	d901      	bls.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80070f8:	2303      	movs	r3, #3
 80070fa:	e189      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80070fc:	4b8a      	ldr	r3, [pc, #552]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1f0      	bne.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0301 	and.w	r3, r3, #1
 8007110:	2b00      	cmp	r3, #0
 8007112:	d009      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	019a      	lsls	r2, r3, #6
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	071b      	lsls	r3, r3, #28
 8007120:	4981      	ldr	r1, [pc, #516]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007122:	4313      	orrs	r3, r2
 8007124:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f003 0302 	and.w	r3, r3, #2
 8007130:	2b00      	cmp	r3, #0
 8007132:	d01f      	beq.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007134:	4b7c      	ldr	r3, [pc, #496]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007136:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800713a:	0f1b      	lsrs	r3, r3, #28
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	019a      	lsls	r2, r3, #6
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	061b      	lsls	r3, r3, #24
 800714e:	431a      	orrs	r2, r3
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	071b      	lsls	r3, r3, #28
 8007154:	4974      	ldr	r1, [pc, #464]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007156:	4313      	orrs	r3, r2
 8007158:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800715c:	4b72      	ldr	r3, [pc, #456]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800715e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007162:	f023 021f 	bic.w	r2, r3, #31
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	3b01      	subs	r3, #1
 800716c:	496e      	ldr	r1, [pc, #440]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800716e:	4313      	orrs	r3, r2
 8007170:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800717c:	2b00      	cmp	r3, #0
 800717e:	d00d      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	019a      	lsls	r2, r3, #6
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	061b      	lsls	r3, r3, #24
 800718c:	431a      	orrs	r2, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	071b      	lsls	r3, r3, #28
 8007194:	4964      	ldr	r1, [pc, #400]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007196:	4313      	orrs	r3, r2
 8007198:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800719c:	4b61      	ldr	r3, [pc, #388]	; (8007324 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800719e:	2201      	movs	r2, #1
 80071a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80071a2:	f7fd f8a9 	bl	80042f8 <HAL_GetTick>
 80071a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80071a8:	e008      	b.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80071aa:	f7fd f8a5 	bl	80042f8 <HAL_GetTick>
 80071ae:	4602      	mov	r2, r0
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	1ad3      	subs	r3, r2, r3
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	d901      	bls.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071b8:	2303      	movs	r3, #3
 80071ba:	e129      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80071bc:	4b5a      	ldr	r3, [pc, #360]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d0f0      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0304 	and.w	r3, r3, #4
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d105      	bne.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d079      	beq.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80071e0:	4b52      	ldr	r3, [pc, #328]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80071e2:	2200      	movs	r2, #0
 80071e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80071e6:	f7fd f887 	bl	80042f8 <HAL_GetTick>
 80071ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80071ec:	e008      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80071ee:	f7fd f883 	bl	80042f8 <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d901      	bls.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e107      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007200:	4b49      	ldr	r3, [pc, #292]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007208:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800720c:	d0ef      	beq.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 0304 	and.w	r3, r3, #4
 8007216:	2b00      	cmp	r3, #0
 8007218:	d020      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800721a:	4b43      	ldr	r3, [pc, #268]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800721c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007220:	0f1b      	lsrs	r3, r3, #28
 8007222:	f003 0307 	and.w	r3, r3, #7
 8007226:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	691b      	ldr	r3, [r3, #16]
 800722c:	019a      	lsls	r2, r3, #6
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	695b      	ldr	r3, [r3, #20]
 8007232:	061b      	lsls	r3, r3, #24
 8007234:	431a      	orrs	r2, r3
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	071b      	lsls	r3, r3, #28
 800723a:	493b      	ldr	r1, [pc, #236]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800723c:	4313      	orrs	r3, r2
 800723e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007242:	4b39      	ldr	r3, [pc, #228]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007244:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007248:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	3b01      	subs	r3, #1
 8007252:	021b      	lsls	r3, r3, #8
 8007254:	4934      	ldr	r1, [pc, #208]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007256:	4313      	orrs	r3, r2
 8007258:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0308 	and.w	r3, r3, #8
 8007264:	2b00      	cmp	r3, #0
 8007266:	d01e      	beq.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007268:	4b2f      	ldr	r3, [pc, #188]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800726a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800726e:	0e1b      	lsrs	r3, r3, #24
 8007270:	f003 030f 	and.w	r3, r3, #15
 8007274:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	019a      	lsls	r2, r3, #6
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	061b      	lsls	r3, r3, #24
 8007280:	431a      	orrs	r2, r3
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	699b      	ldr	r3, [r3, #24]
 8007286:	071b      	lsls	r3, r3, #28
 8007288:	4927      	ldr	r1, [pc, #156]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800728a:	4313      	orrs	r3, r2
 800728c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007290:	4b25      	ldr	r3, [pc, #148]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007292:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007296:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800729e:	4922      	ldr	r1, [pc, #136]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072a0:	4313      	orrs	r3, r2
 80072a2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80072a6:	4b21      	ldr	r3, [pc, #132]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80072a8:	2201      	movs	r2, #1
 80072aa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80072ac:	f7fd f824 	bl	80042f8 <HAL_GetTick>
 80072b0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80072b2:	e008      	b.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80072b4:	f7fd f820 	bl	80042f8 <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	2b02      	cmp	r3, #2
 80072c0:	d901      	bls.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80072c2:	2303      	movs	r3, #3
 80072c4:	e0a4      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80072c6:	4b18      	ldr	r3, [pc, #96]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80072ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072d2:	d1ef      	bne.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0320 	and.w	r3, r3, #32
 80072dc:	2b00      	cmp	r3, #0
 80072de:	f000 808b 	beq.w	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80072e2:	2300      	movs	r3, #0
 80072e4:	60fb      	str	r3, [r7, #12]
 80072e6:	4b10      	ldr	r3, [pc, #64]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ea:	4a0f      	ldr	r2, [pc, #60]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072f0:	6413      	str	r3, [r2, #64]	; 0x40
 80072f2:	4b0d      	ldr	r3, [pc, #52]	; (8007328 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072fa:	60fb      	str	r3, [r7, #12]
 80072fc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80072fe:	4b0c      	ldr	r3, [pc, #48]	; (8007330 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a0b      	ldr	r2, [pc, #44]	; (8007330 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007308:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800730a:	f7fc fff5 	bl	80042f8 <HAL_GetTick>
 800730e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007310:	e010      	b.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007312:	f7fc fff1 	bl	80042f8 <HAL_GetTick>
 8007316:	4602      	mov	r2, r0
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	2b02      	cmp	r3, #2
 800731e:	d909      	bls.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	e075      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007324:	42470068 	.word	0x42470068
 8007328:	40023800 	.word	0x40023800
 800732c:	42470070 	.word	0x42470070
 8007330:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007334:	4b38      	ldr	r3, [pc, #224]	; (8007418 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800733c:	2b00      	cmp	r3, #0
 800733e:	d0e8      	beq.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007340:	4b36      	ldr	r3, [pc, #216]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007344:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007348:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d02f      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007354:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007358:	693a      	ldr	r2, [r7, #16]
 800735a:	429a      	cmp	r2, r3
 800735c:	d028      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800735e:	4b2f      	ldr	r3, [pc, #188]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007360:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007366:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007368:	4b2d      	ldr	r3, [pc, #180]	; (8007420 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800736a:	2201      	movs	r2, #1
 800736c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800736e:	4b2c      	ldr	r3, [pc, #176]	; (8007420 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007370:	2200      	movs	r2, #0
 8007372:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007374:	4a29      	ldr	r2, [pc, #164]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800737a:	4b28      	ldr	r3, [pc, #160]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800737c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	2b01      	cmp	r3, #1
 8007384:	d114      	bne.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007386:	f7fc ffb7 	bl	80042f8 <HAL_GetTick>
 800738a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800738c:	e00a      	b.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800738e:	f7fc ffb3 	bl	80042f8 <HAL_GetTick>
 8007392:	4602      	mov	r2, r0
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	1ad3      	subs	r3, r2, r3
 8007398:	f241 3288 	movw	r2, #5000	; 0x1388
 800739c:	4293      	cmp	r3, r2
 800739e:	d901      	bls.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80073a0:	2303      	movs	r3, #3
 80073a2:	e035      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073a4:	4b1d      	ldr	r3, [pc, #116]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073a8:	f003 0302 	and.w	r3, r3, #2
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d0ee      	beq.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80073bc:	d10d      	bne.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x332>
 80073be:	4b17      	ldr	r3, [pc, #92]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ca:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80073ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073d2:	4912      	ldr	r1, [pc, #72]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073d4:	4313      	orrs	r3, r2
 80073d6:	608b      	str	r3, [r1, #8]
 80073d8:	e005      	b.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80073da:	4b10      	ldr	r3, [pc, #64]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	4a0f      	ldr	r2, [pc, #60]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073e0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80073e4:	6093      	str	r3, [r2, #8]
 80073e6:	4b0d      	ldr	r3, [pc, #52]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073f2:	490a      	ldr	r1, [pc, #40]	; (800741c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073f4:	4313      	orrs	r3, r2
 80073f6:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0310 	and.w	r3, r3, #16
 8007400:	2b00      	cmp	r3, #0
 8007402:	d004      	beq.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800740a:	4b06      	ldr	r3, [pc, #24]	; (8007424 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800740c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	4618      	mov	r0, r3
 8007412:	3718      	adds	r7, #24
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	40007000 	.word	0x40007000
 800741c:	40023800 	.word	0x40023800
 8007420:	42470e40 	.word	0x42470e40
 8007424:	424711e0 	.word	0x424711e0

08007428 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d101      	bne.n	800743c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	e025      	b.n	8007488 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b00      	cmp	r3, #0
 8007446:	d106      	bne.n	8007456 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f000 f81d 	bl	8007490 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2202      	movs	r2, #2
 800745a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	3304      	adds	r3, #4
 8007466:	4619      	mov	r1, r3
 8007468:	4610      	mov	r0, r2
 800746a:	f000 ff0f 	bl	800828c <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6818      	ldr	r0, [r3, #0]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	461a      	mov	r2, r3
 8007478:	6839      	ldr	r1, [r7, #0]
 800747a:	f000 ff7a 	bl	8008372 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8007490:	b480      	push	{r7}
 8007492:	b083      	sub	sp, #12
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8007498:	bf00      	nop
 800749a:	370c      	adds	r7, #12
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	d101      	bne.n	80074c0 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 80074bc:	2302      	movs	r3, #2
 80074be:	e018      	b.n	80074f2 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2202      	movs	r2, #2
 80074c4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	68b9      	ldr	r1, [r7, #8]
 80074d0:	4618      	mov	r0, r3
 80074d2:	f000 ffcd 	bl	8008470 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2b02      	cmp	r3, #2
 80074dc:	d104      	bne.n	80074e8 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2205      	movs	r2, #5
 80074e2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80074e6:	e003      	b.n	80074f0 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}

080074fa <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80074fa:	b580      	push	{r7, lr}
 80074fc:	b082      	sub	sp, #8
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
 8007502:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800750a:	b2db      	uxtb	r3, r3
 800750c:	2b02      	cmp	r3, #2
 800750e:	d101      	bne.n	8007514 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8007510:	2302      	movs	r3, #2
 8007512:	e00e      	b.n	8007532 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2202      	movs	r2, #2
 8007518:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	6839      	ldr	r1, [r7, #0]
 8007522:	4618      	mov	r0, r3
 8007524:	f000 ffe0 	bl	80084e8 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3708      	adds	r7, #8
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b082      	sub	sp, #8
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d101      	bne.n	800754c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	e05d      	b.n	8007608 <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007552:	b2db      	uxtb	r3, r3
 8007554:	2b00      	cmp	r3, #0
 8007556:	d106      	bne.n	8007566 <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 f87d 	bl	8007660 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2202      	movs	r2, #2
 800756a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800757c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685a      	ldr	r2, [r3, #4]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	431a      	orrs	r2, r3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	68db      	ldr	r3, [r3, #12]
 800758c:	431a      	orrs	r2, r3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	431a      	orrs	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	695b      	ldr	r3, [r3, #20]
 8007598:	431a      	orrs	r2, r3
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	699b      	ldr	r3, [r3, #24]
 800759e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075a2:	431a      	orrs	r2, r3
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	69db      	ldr	r3, [r3, #28]
 80075a8:	431a      	orrs	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	ea42 0103 	orr.w	r1, r2, r3
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	430a      	orrs	r2, r1
 80075bc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	699b      	ldr	r3, [r3, #24]
 80075c2:	0c1b      	lsrs	r3, r3, #16
 80075c4:	f003 0104 	and.w	r1, r3, #4
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	430a      	orrs	r2, r1
 80075d2:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075dc:	d104      	bne.n	80075e8 <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	687a      	ldr	r2, [r7, #4]
 80075e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80075e6:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	69da      	ldr	r2, [r3, #28]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2201      	movs	r2, #1
 8007602:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007606:	2300      	movs	r3, #0
}
 8007608:	4618      	mov	r0, r3
 800760a:	3708      	adds	r7, #8
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b082      	sub	sp, #8
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d101      	bne.n	8007622 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e01a      	b.n	8007658 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2202      	movs	r2, #2
 8007626:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007638:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 f81a 	bl	8007674 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2200      	movs	r2, #0
 8007652:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007656:	2300      	movs	r3, #0
}
 8007658:	4618      	mov	r0, r3
 800765a:	3708      	adds	r7, #8
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8007668:	bf00      	nop
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 800767c:	bf00      	nop
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b088      	sub	sp, #32
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	603b      	str	r3, [r7, #0]
 8007694:	4613      	mov	r3, r2
 8007696:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007698:	2300      	movs	r3, #0
 800769a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d101      	bne.n	80076aa <HAL_SPI_Transmit+0x22>
 80076a6:	2302      	movs	r3, #2
 80076a8:	e140      	b.n	800792c <HAL_SPI_Transmit+0x2a4>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2201      	movs	r2, #1
 80076ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80076b2:	f7fc fe21 	bl	80042f8 <HAL_GetTick>
 80076b6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80076b8:	88fb      	ldrh	r3, [r7, #6]
 80076ba:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d002      	beq.n	80076ce <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80076c8:	2302      	movs	r3, #2
 80076ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80076cc:	e125      	b.n	800791a <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d002      	beq.n	80076da <HAL_SPI_Transmit+0x52>
 80076d4:	88fb      	ldrh	r3, [r7, #6]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d102      	bne.n	80076e0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80076de:	e11c      	b.n	800791a <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2203      	movs	r2, #3
 80076e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	68ba      	ldr	r2, [r7, #8]
 80076f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	88fa      	ldrh	r2, [r7, #6]
 80076f8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	88fa      	ldrh	r2, [r7, #6]
 80076fe:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2200      	movs	r2, #0
 800770a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2200      	movs	r2, #0
 8007710:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2200      	movs	r2, #0
 8007716:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007726:	d107      	bne.n	8007738 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007736:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800773c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007740:	d10f      	bne.n	8007762 <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	681a      	ldr	r2, [r3, #0]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007750:	601a      	str	r2, [r3, #0]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007760:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800776c:	2b40      	cmp	r3, #64	; 0x40
 800776e:	d007      	beq.n	8007780 <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800777e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007788:	d14b      	bne.n	8007822 <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d002      	beq.n	8007798 <HAL_SPI_Transmit+0x110>
 8007792:	8afb      	ldrh	r3, [r7, #22]
 8007794:	2b01      	cmp	r3, #1
 8007796:	d13e      	bne.n	8007816 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800779c:	881a      	ldrh	r2, [r3, #0]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a8:	1c9a      	adds	r2, r3, #2
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	3b01      	subs	r3, #1
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80077bc:	e02b      	b.n	8007816 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f003 0302 	and.w	r3, r3, #2
 80077c8:	2b02      	cmp	r3, #2
 80077ca:	d112      	bne.n	80077f2 <HAL_SPI_Transmit+0x16a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d0:	881a      	ldrh	r2, [r3, #0]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077dc:	1c9a      	adds	r2, r3, #2
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	3b01      	subs	r3, #1
 80077ea:	b29a      	uxth	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	86da      	strh	r2, [r3, #54]	; 0x36
 80077f0:	e011      	b.n	8007816 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077f2:	f7fc fd81 	bl	80042f8 <HAL_GetTick>
 80077f6:	4602      	mov	r2, r0
 80077f8:	69bb      	ldr	r3, [r7, #24]
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	683a      	ldr	r2, [r7, #0]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d803      	bhi.n	800780a <HAL_SPI_Transmit+0x182>
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007808:	d102      	bne.n	8007810 <HAL_SPI_Transmit+0x188>
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d102      	bne.n	8007816 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8007810:	2303      	movs	r3, #3
 8007812:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007814:	e081      	b.n	800791a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800781a:	b29b      	uxth	r3, r3
 800781c:	2b00      	cmp	r3, #0
 800781e:	d1ce      	bne.n	80077be <HAL_SPI_Transmit+0x136>
 8007820:	e04c      	b.n	80078bc <HAL_SPI_Transmit+0x234>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d002      	beq.n	8007830 <HAL_SPI_Transmit+0x1a8>
 800782a:	8afb      	ldrh	r3, [r7, #22]
 800782c:	2b01      	cmp	r3, #1
 800782e:	d140      	bne.n	80078b2 <HAL_SPI_Transmit+0x22a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	330c      	adds	r3, #12
 800783a:	7812      	ldrb	r2, [r2, #0]
 800783c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007842:	1c5a      	adds	r2, r3, #1
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800784c:	b29b      	uxth	r3, r3
 800784e:	3b01      	subs	r3, #1
 8007850:	b29a      	uxth	r2, r3
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007856:	e02c      	b.n	80078b2 <HAL_SPI_Transmit+0x22a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	f003 0302 	and.w	r3, r3, #2
 8007862:	2b02      	cmp	r3, #2
 8007864:	d113      	bne.n	800788e <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	330c      	adds	r3, #12
 8007870:	7812      	ldrb	r2, [r2, #0]
 8007872:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007882:	b29b      	uxth	r3, r3
 8007884:	3b01      	subs	r3, #1
 8007886:	b29a      	uxth	r2, r3
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	86da      	strh	r2, [r3, #54]	; 0x36
 800788c:	e011      	b.n	80078b2 <HAL_SPI_Transmit+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800788e:	f7fc fd33 	bl	80042f8 <HAL_GetTick>
 8007892:	4602      	mov	r2, r0
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	1ad3      	subs	r3, r2, r3
 8007898:	683a      	ldr	r2, [r7, #0]
 800789a:	429a      	cmp	r2, r3
 800789c:	d803      	bhi.n	80078a6 <HAL_SPI_Transmit+0x21e>
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078a4:	d102      	bne.n	80078ac <HAL_SPI_Transmit+0x224>
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d102      	bne.n	80078b2 <HAL_SPI_Transmit+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 80078ac:	2303      	movs	r3, #3
 80078ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80078b0:	e033      	b.n	800791a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1cd      	bne.n	8007858 <HAL_SPI_Transmit+0x1d0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078c4:	d107      	bne.n	80078d6 <HAL_SPI_Transmit+0x24e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681a      	ldr	r2, [r3, #0]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80078d4:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078d6:	69ba      	ldr	r2, [r7, #24]
 80078d8:	6839      	ldr	r1, [r7, #0]
 80078da:	68f8      	ldr	r0, [r7, #12]
 80078dc:	f000 fc94 	bl	8008208 <SPI_EndRxTxTransaction>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d002      	beq.n	80078ec <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2220      	movs	r2, #32
 80078ea:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d10a      	bne.n	800790a <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078f4:	2300      	movs	r3, #0
 80078f6:	613b      	str	r3, [r7, #16]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68db      	ldr	r3, [r3, #12]
 80078fe:	613b      	str	r3, [r7, #16]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	613b      	str	r3, [r7, #16]
 8007908:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800790e:	2b00      	cmp	r3, #0
 8007910:	d002      	beq.n	8007918 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	77fb      	strb	r3, [r7, #31]
 8007916:	e000      	b.n	800791a <HAL_SPI_Transmit+0x292>
  }

error:
 8007918:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800792a:	7ffb      	ldrb	r3, [r7, #31]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3720      	adds	r7, #32
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b088      	sub	sp, #32
 8007938:	af02      	add	r7, sp, #8
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	603b      	str	r3, [r7, #0]
 8007940:	4613      	mov	r3, r2
 8007942:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007944:	2300      	movs	r3, #0
 8007946:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007950:	d112      	bne.n	8007978 <HAL_SPI_Receive+0x44>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d10e      	bne.n	8007978 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2204      	movs	r2, #4
 800795e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007962:	88fa      	ldrh	r2, [r7, #6]
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	4613      	mov	r3, r2
 800796a:	68ba      	ldr	r2, [r7, #8]
 800796c:	68b9      	ldr	r1, [r7, #8]
 800796e:	68f8      	ldr	r0, [r7, #12]
 8007970:	f000 f95f 	bl	8007c32 <HAL_SPI_TransmitReceive>
 8007974:	4603      	mov	r3, r0
 8007976:	e158      	b.n	8007c2a <HAL_SPI_Receive+0x2f6>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800797e:	2b01      	cmp	r3, #1
 8007980:	d101      	bne.n	8007986 <HAL_SPI_Receive+0x52>
 8007982:	2302      	movs	r3, #2
 8007984:	e151      	b.n	8007c2a <HAL_SPI_Receive+0x2f6>
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800798e:	f7fc fcb3 	bl	80042f8 <HAL_GetTick>
 8007992:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800799a:	b2db      	uxtb	r3, r3
 800799c:	2b01      	cmp	r3, #1
 800799e:	d002      	beq.n	80079a6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80079a0:	2302      	movs	r3, #2
 80079a2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80079a4:	e138      	b.n	8007c18 <HAL_SPI_Receive+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d002      	beq.n	80079b2 <HAL_SPI_Receive+0x7e>
 80079ac:	88fb      	ldrh	r3, [r7, #6]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d102      	bne.n	80079b8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80079b2:	2301      	movs	r3, #1
 80079b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80079b6:	e12f      	b.n	8007c18 <HAL_SPI_Receive+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2204      	movs	r2, #4
 80079bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2200      	movs	r2, #0
 80079c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	68ba      	ldr	r2, [r7, #8]
 80079ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	88fa      	ldrh	r2, [r7, #6]
 80079d0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	88fa      	ldrh	r2, [r7, #6]
 80079d6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2200      	movs	r2, #0
 80079dc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2200      	movs	r2, #0
 80079e2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2200      	movs	r2, #0
 80079ee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079fe:	d116      	bne.n	8007a2e <HAL_SPI_Receive+0xfa>
  {
    SPI_RESET_CRC(hspi);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a0e:	601a      	str	r2, [r3, #0]
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a1e:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	3b01      	subs	r3, #1
 8007a28:	b29a      	uxth	r2, r3
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a36:	d107      	bne.n	8007a48 <HAL_SPI_Receive+0x114>
  {
    SPI_1LINE_RX(hspi);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	681a      	ldr	r2, [r3, #0]
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007a46:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a52:	2b40      	cmp	r3, #64	; 0x40
 8007a54:	d007      	beq.n	8007a66 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a64:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d162      	bne.n	8007b34 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007a6e:	e02e      	b.n	8007ace <HAL_SPI_Receive+0x19a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	f003 0301 	and.w	r3, r3, #1
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d115      	bne.n	8007aaa <HAL_SPI_Receive+0x176>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f103 020c 	add.w	r2, r3, #12
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a8a:	7812      	ldrb	r2, [r2, #0]
 8007a8c:	b2d2      	uxtb	r2, r2
 8007a8e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a94:	1c5a      	adds	r2, r3, #1
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	3b01      	subs	r3, #1
 8007aa2:	b29a      	uxth	r2, r3
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007aa8:	e011      	b.n	8007ace <HAL_SPI_Receive+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007aaa:	f7fc fc25 	bl	80042f8 <HAL_GetTick>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	1ad3      	subs	r3, r2, r3
 8007ab4:	683a      	ldr	r2, [r7, #0]
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d803      	bhi.n	8007ac2 <HAL_SPI_Receive+0x18e>
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ac0:	d102      	bne.n	8007ac8 <HAL_SPI_Receive+0x194>
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d102      	bne.n	8007ace <HAL_SPI_Receive+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007acc:	e0a4      	b.n	8007c18 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d1cb      	bne.n	8007a70 <HAL_SPI_Receive+0x13c>
 8007ad8:	e031      	b.n	8007b3e <HAL_SPI_Receive+0x20a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	f003 0301 	and.w	r3, r3, #1
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d113      	bne.n	8007b10 <HAL_SPI_Receive+0x1dc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68da      	ldr	r2, [r3, #12]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af2:	b292      	uxth	r2, r2
 8007af4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afa:	1c9a      	adds	r2, r3, #2
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	3b01      	subs	r3, #1
 8007b08:	b29a      	uxth	r2, r3
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b0e:	e011      	b.n	8007b34 <HAL_SPI_Receive+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b10:	f7fc fbf2 	bl	80042f8 <HAL_GetTick>
 8007b14:	4602      	mov	r2, r0
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	1ad3      	subs	r3, r2, r3
 8007b1a:	683a      	ldr	r2, [r7, #0]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d803      	bhi.n	8007b28 <HAL_SPI_Receive+0x1f4>
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b26:	d102      	bne.n	8007b2e <HAL_SPI_Receive+0x1fa>
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d102      	bne.n	8007b34 <HAL_SPI_Receive+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007b2e:	2303      	movs	r3, #3
 8007b30:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007b32:	e071      	b.n	8007c18 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d1cd      	bne.n	8007ada <HAL_SPI_Receive+0x1a6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b46:	d142      	bne.n	8007bce <HAL_SPI_Receive+0x29a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b56:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	9300      	str	r3, [sp, #0]
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	2101      	movs	r1, #1
 8007b62:	68f8      	ldr	r0, [r7, #12]
 8007b64:	f000 fa81 	bl	800806a <SPI_WaitFlagStateUntilTimeout>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d002      	beq.n	8007b74 <HAL_SPI_Receive+0x240>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8007b6e:	2303      	movs	r3, #3
 8007b70:	75fb      	strb	r3, [r7, #23]
      goto error;
 8007b72:	e051      	b.n	8007c18 <HAL_SPI_Receive+0x2e4>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b7c:	d107      	bne.n	8007b8e <HAL_SPI_Receive+0x25a>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	68da      	ldr	r2, [r3, #12]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b88:	b292      	uxth	r2, r2
 8007b8a:	801a      	strh	r2, [r3, #0]
 8007b8c:	e008      	b.n	8007ba0 <HAL_SPI_Receive+0x26c>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f103 020c 	add.w	r2, r3, #12
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b9a:	7812      	ldrb	r2, [r2, #0]
 8007b9c:	b2d2      	uxtb	r2, r2
 8007b9e:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	9300      	str	r3, [sp, #0]
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	2101      	movs	r1, #1
 8007baa:	68f8      	ldr	r0, [r7, #12]
 8007bac:	f000 fa5d 	bl	800806a <SPI_WaitFlagStateUntilTimeout>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d008      	beq.n	8007bc8 <HAL_SPI_Receive+0x294>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bba:	f043 0202 	orr.w	r2, r3, #2
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007bc2:	2303      	movs	r3, #3
 8007bc4:	75fb      	strb	r3, [r7, #23]
      goto error;
 8007bc6:	e027      	b.n	8007c18 <HAL_SPI_Receive+0x2e4>
    }

    /* Read CRC to Flush DR and RXNE flag */
    READ_REG(hspi->Instance->DR);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68db      	ldr	r3, [r3, #12]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007bce:	693a      	ldr	r2, [r7, #16]
 8007bd0:	6839      	ldr	r1, [r7, #0]
 8007bd2:	68f8      	ldr	r0, [r7, #12]
 8007bd4:	f000 fab3 	bl	800813e <SPI_EndRxTransaction>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d002      	beq.n	8007be4 <HAL_SPI_Receive+0x2b0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2220      	movs	r2, #32
 8007be2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f003 0310 	and.w	r3, r3, #16
 8007bee:	2b10      	cmp	r3, #16
 8007bf0:	d10a      	bne.n	8007c08 <HAL_SPI_Receive+0x2d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bf6:	f043 0202 	orr.w	r2, r3, #2
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007c06:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d002      	beq.n	8007c16 <HAL_SPI_Receive+0x2e2>
  {
    errorcode = HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	75fb      	strb	r3, [r7, #23]
 8007c14:	e000      	b.n	8007c18 <HAL_SPI_Receive+0x2e4>
  }

error :
 8007c16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	3718      	adds	r7, #24
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}

08007c32 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c32:	b580      	push	{r7, lr}
 8007c34:	b08e      	sub	sp, #56	; 0x38
 8007c36:	af02      	add	r7, sp, #8
 8007c38:	60f8      	str	r0, [r7, #12]
 8007c3a:	60b9      	str	r1, [r7, #8]
 8007c3c:	607a      	str	r2, [r7, #4]
 8007c3e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c40:	2301      	movs	r3, #1
 8007c42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007c44:	2300      	movs	r3, #0
 8007c46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d101      	bne.n	8007c58 <HAL_SPI_TransmitReceive+0x26>
 8007c54:	2302      	movs	r3, #2
 8007c56:	e1f6      	b.n	8008046 <HAL_SPI_TransmitReceive+0x414>
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c60:	f7fc fb4a 	bl	80042f8 <HAL_GetTick>
 8007c64:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007c76:	887b      	ldrh	r3, [r7, #2]
 8007c78:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c7a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	d00f      	beq.n	8007ca2 <HAL_SPI_TransmitReceive+0x70>
 8007c82:	69fb      	ldr	r3, [r7, #28]
 8007c84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c88:	d107      	bne.n	8007c9a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d103      	bne.n	8007c9a <HAL_SPI_TransmitReceive+0x68>
 8007c92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c96:	2b04      	cmp	r3, #4
 8007c98:	d003      	beq.n	8007ca2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007ca0:	e1c7      	b.n	8008032 <HAL_SPI_TransmitReceive+0x400>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d005      	beq.n	8007cb4 <HAL_SPI_TransmitReceive+0x82>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d002      	beq.n	8007cb4 <HAL_SPI_TransmitReceive+0x82>
 8007cae:	887b      	ldrh	r3, [r7, #2]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d103      	bne.n	8007cbc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007cba:	e1ba      	b.n	8008032 <HAL_SPI_TransmitReceive+0x400>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	2b04      	cmp	r3, #4
 8007cc6:	d003      	beq.n	8007cd0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2205      	movs	r2, #5
 8007ccc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	687a      	ldr	r2, [r7, #4]
 8007cda:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	887a      	ldrh	r2, [r7, #2]
 8007ce0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	887a      	ldrh	r2, [r7, #2]
 8007ce6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	887a      	ldrh	r2, [r7, #2]
 8007cf2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	887a      	ldrh	r2, [r7, #2]
 8007cf8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2200      	movs	r2, #0
 8007d04:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d0e:	d10f      	bne.n	8007d30 <HAL_SPI_TransmitReceive+0xfe>
  {
    SPI_RESET_CRC(hspi);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d1e:	601a      	str	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d2e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d3a:	2b40      	cmp	r3, #64	; 0x40
 8007d3c:	d007      	beq.n	8007d4e <HAL_SPI_TransmitReceive+0x11c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d4c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d56:	f040 808b 	bne.w	8007e70 <HAL_SPI_TransmitReceive+0x23e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d002      	beq.n	8007d68 <HAL_SPI_TransmitReceive+0x136>
 8007d62:	8b7b      	ldrh	r3, [r7, #26]
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d178      	bne.n	8007e5a <HAL_SPI_TransmitReceive+0x228>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d6c:	881a      	ldrh	r2, [r3, #0]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d78:	1c9a      	adds	r2, r3, #2
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	3b01      	subs	r3, #1
 8007d86:	b29a      	uxth	r2, r3
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d8c:	e065      	b.n	8007e5a <HAL_SPI_TransmitReceive+0x228>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	f003 0302 	and.w	r3, r3, #2
 8007d98:	2b02      	cmp	r3, #2
 8007d9a:	d12d      	bne.n	8007df8 <HAL_SPI_TransmitReceive+0x1c6>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d028      	beq.n	8007df8 <HAL_SPI_TransmitReceive+0x1c6>
 8007da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d125      	bne.n	8007df8 <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007db0:	881a      	ldrh	r2, [r3, #0]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dbc:	1c9a      	adds	r2, r3, #2
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	3b01      	subs	r3, #1
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10c      	bne.n	8007df8 <HAL_SPI_TransmitReceive+0x1c6>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007de2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007de6:	d107      	bne.n	8007df8 <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007df6:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d119      	bne.n	8007e3a <HAL_SPI_TransmitReceive+0x208>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d014      	beq.n	8007e3a <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	68da      	ldr	r2, [r3, #12]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e1a:	b292      	uxth	r2, r2
 8007e1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e22:	1c9a      	adds	r2, r3, #2
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e2c:	b29b      	uxth	r3, r3
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	b29a      	uxth	r2, r3
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e36:	2301      	movs	r3, #1
 8007e38:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e3a:	f7fc fa5d 	bl	80042f8 <HAL_GetTick>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d807      	bhi.n	8007e5a <HAL_SPI_TransmitReceive+0x228>
 8007e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e50:	d003      	beq.n	8007e5a <HAL_SPI_TransmitReceive+0x228>
      {
        errorcode = HAL_TIMEOUT;
 8007e52:	2303      	movs	r3, #3
 8007e54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007e58:	e0eb      	b.n	8008032 <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d194      	bne.n	8007d8e <HAL_SPI_TransmitReceive+0x15c>
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d18f      	bne.n	8007d8e <HAL_SPI_TransmitReceive+0x15c>
 8007e6e:	e08e      	b.n	8007f8e <HAL_SPI_TransmitReceive+0x35c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d002      	beq.n	8007e7e <HAL_SPI_TransmitReceive+0x24c>
 8007e78:	8b7b      	ldrh	r3, [r7, #26]
 8007e7a:	2b01      	cmp	r3, #1
 8007e7c:	d17d      	bne.n	8007f7a <HAL_SPI_TransmitReceive+0x348>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	330c      	adds	r3, #12
 8007e88:	7812      	ldrb	r2, [r2, #0]
 8007e8a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e90:	1c5a      	adds	r2, r3, #1
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	b29a      	uxth	r2, r3
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ea4:	e069      	b.n	8007f7a <HAL_SPI_TransmitReceive+0x348>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f003 0302 	and.w	r3, r3, #2
 8007eb0:	2b02      	cmp	r3, #2
 8007eb2:	d12e      	bne.n	8007f12 <HAL_SPI_TransmitReceive+0x2e0>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d029      	beq.n	8007f12 <HAL_SPI_TransmitReceive+0x2e0>
 8007ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d126      	bne.n	8007f12 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	330c      	adds	r3, #12
 8007ece:	7812      	ldrb	r2, [r2, #0]
 8007ed0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ed6:	1c5a      	adds	r2, r3, #1
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	b29a      	uxth	r2, r3
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007eea:	2300      	movs	r3, #0
 8007eec:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d10c      	bne.n	8007f12 <HAL_SPI_TransmitReceive+0x2e0>
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007efc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f00:	d107      	bne.n	8007f12 <HAL_SPI_TransmitReceive+0x2e0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f10:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	f003 0301 	and.w	r3, r3, #1
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d119      	bne.n	8007f54 <HAL_SPI_TransmitReceive+0x322>
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d014      	beq.n	8007f54 <HAL_SPI_TransmitReceive+0x322>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68da      	ldr	r2, [r3, #12]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f34:	b2d2      	uxtb	r2, r2
 8007f36:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3c:	1c5a      	adds	r2, r3, #1
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	3b01      	subs	r3, #1
 8007f4a:	b29a      	uxth	r2, r3
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f50:	2301      	movs	r3, #1
 8007f52:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007f54:	f7fc f9d0 	bl	80042f8 <HAL_GetTick>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5c:	1ad3      	subs	r3, r2, r3
 8007f5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d803      	bhi.n	8007f6c <HAL_SPI_TransmitReceive+0x33a>
 8007f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f6a:	d102      	bne.n	8007f72 <HAL_SPI_TransmitReceive+0x340>
 8007f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d103      	bne.n	8007f7a <HAL_SPI_TransmitReceive+0x348>
      {
        errorcode = HAL_TIMEOUT;
 8007f72:	2303      	movs	r3, #3
 8007f74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007f78:	e05b      	b.n	8008032 <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d190      	bne.n	8007ea6 <HAL_SPI_TransmitReceive+0x274>
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d18b      	bne.n	8007ea6 <HAL_SPI_TransmitReceive+0x274>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f96:	d117      	bne.n	8007fc8 <HAL_SPI_TransmitReceive+0x396>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9a:	9300      	str	r3, [sp, #0]
 8007f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	2101      	movs	r1, #1
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f000 f861 	bl	800806a <SPI_WaitFlagStateUntilTimeout>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d009      	beq.n	8007fc2 <HAL_SPI_TransmitReceive+0x390>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fb2:	f043 0202 	orr.w	r2, r3, #2
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007fba:	2303      	movs	r3, #3
 8007fbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007fc0:	e037      	b.n	8008032 <HAL_SPI_TransmitReceive+0x400>
    }
    /* Read CRC */
    READ_REG(hspi->Instance->DR);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	68db      	ldr	r3, [r3, #12]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	689b      	ldr	r3, [r3, #8]
 8007fce:	f003 0310 	and.w	r3, r3, #16
 8007fd2:	2b10      	cmp	r3, #16
 8007fd4:	d10d      	bne.n	8007ff2 <HAL_SPI_TransmitReceive+0x3c0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fda:	f043 0202 	orr.w	r2, r3, #2
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007fea:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ff2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ff4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f000 f906 	bl	8008208 <SPI_EndRxTxTransaction>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d006      	beq.n	8008010 <HAL_SPI_TransmitReceive+0x3de>
  {
    errorcode = HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2220      	movs	r2, #32
 800800c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800800e:	e010      	b.n	8008032 <HAL_SPI_TransmitReceive+0x400>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d10b      	bne.n	8008030 <HAL_SPI_TransmitReceive+0x3fe>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008018:	2300      	movs	r3, #0
 800801a:	617b      	str	r3, [r7, #20]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	617b      	str	r3, [r7, #20]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	617b      	str	r3, [r7, #20]
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	e000      	b.n	8008032 <HAL_SPI_TransmitReceive+0x400>
  }

error :
 8008030:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2201      	movs	r2, #1
 8008036:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008042:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008046:	4618      	mov	r0, r3
 8008048:	3730      	adds	r7, #48	; 0x30
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800804e:	b480      	push	{r7}
 8008050:	b083      	sub	sp, #12
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800805c:	b2db      	uxtb	r3, r3
}
 800805e:	4618      	mov	r0, r3
 8008060:	370c      	adds	r7, #12
 8008062:	46bd      	mov	sp, r7
 8008064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008068:	4770      	bx	lr

0800806a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800806a:	b580      	push	{r7, lr}
 800806c:	b084      	sub	sp, #16
 800806e:	af00      	add	r7, sp, #0
 8008070:	60f8      	str	r0, [r7, #12]
 8008072:	60b9      	str	r1, [r7, #8]
 8008074:	603b      	str	r3, [r7, #0]
 8008076:	4613      	mov	r3, r2
 8008078:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800807a:	e04c      	b.n	8008116 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008082:	d048      	beq.n	8008116 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008084:	f7fc f938 	bl	80042f8 <HAL_GetTick>
 8008088:	4602      	mov	r2, r0
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	1ad3      	subs	r3, r2, r3
 800808e:	683a      	ldr	r2, [r7, #0]
 8008090:	429a      	cmp	r2, r3
 8008092:	d902      	bls.n	800809a <SPI_WaitFlagStateUntilTimeout+0x30>
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d13d      	bne.n	8008116 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685a      	ldr	r2, [r3, #4]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80080a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080b2:	d111      	bne.n	80080d8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080bc:	d004      	beq.n	80080c8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080c6:	d107      	bne.n	80080d8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080e0:	d10f      	bne.n	8008102 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80080f0:	601a      	str	r2, [r3, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008100:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2201      	movs	r2, #1
 8008106:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2200      	movs	r2, #0
 800810e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e00f      	b.n	8008136 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	689a      	ldr	r2, [r3, #8]
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	4013      	ands	r3, r2
 8008120:	68ba      	ldr	r2, [r7, #8]
 8008122:	429a      	cmp	r2, r3
 8008124:	bf0c      	ite	eq
 8008126:	2301      	moveq	r3, #1
 8008128:	2300      	movne	r3, #0
 800812a:	b2db      	uxtb	r3, r3
 800812c:	461a      	mov	r2, r3
 800812e:	79fb      	ldrb	r3, [r7, #7]
 8008130:	429a      	cmp	r2, r3
 8008132:	d1a3      	bne.n	800807c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3710      	adds	r7, #16
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b086      	sub	sp, #24
 8008142:	af02      	add	r7, sp, #8
 8008144:	60f8      	str	r0, [r7, #12]
 8008146:	60b9      	str	r1, [r7, #8]
 8008148:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008152:	d111      	bne.n	8008178 <SPI_EndRxTransaction+0x3a>
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800815c:	d004      	beq.n	8008168 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008166:	d107      	bne.n	8008178 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008176:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008180:	d12a      	bne.n	80081d8 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800818a:	d012      	beq.n	80081b2 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	9300      	str	r3, [sp, #0]
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	2200      	movs	r2, #0
 8008194:	2180      	movs	r1, #128	; 0x80
 8008196:	68f8      	ldr	r0, [r7, #12]
 8008198:	f7ff ff67 	bl	800806a <SPI_WaitFlagStateUntilTimeout>
 800819c:	4603      	mov	r3, r0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d02d      	beq.n	80081fe <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081a6:	f043 0220 	orr.w	r2, r3, #32
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80081ae:	2303      	movs	r3, #3
 80081b0:	e026      	b.n	8008200 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	9300      	str	r3, [sp, #0]
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	2200      	movs	r2, #0
 80081ba:	2101      	movs	r1, #1
 80081bc:	68f8      	ldr	r0, [r7, #12]
 80081be:	f7ff ff54 	bl	800806a <SPI_WaitFlagStateUntilTimeout>
 80081c2:	4603      	mov	r3, r0
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d01a      	beq.n	80081fe <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081cc:	f043 0220 	orr.w	r2, r3, #32
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80081d4:	2303      	movs	r3, #3
 80081d6:	e013      	b.n	8008200 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	9300      	str	r3, [sp, #0]
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	2200      	movs	r2, #0
 80081e0:	2101      	movs	r1, #1
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f7ff ff41 	bl	800806a <SPI_WaitFlagStateUntilTimeout>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d007      	beq.n	80081fe <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081f2:	f043 0220 	orr.w	r2, r3, #32
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80081fa:	2303      	movs	r3, #3
 80081fc:	e000      	b.n	8008200 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80081fe:	2300      	movs	r3, #0
}
 8008200:	4618      	mov	r0, r3
 8008202:	3710      	adds	r7, #16
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b088      	sub	sp, #32
 800820c:	af02      	add	r7, sp, #8
 800820e:	60f8      	str	r0, [r7, #12]
 8008210:	60b9      	str	r1, [r7, #8]
 8008212:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008214:	4b1b      	ldr	r3, [pc, #108]	; (8008284 <SPI_EndRxTxTransaction+0x7c>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a1b      	ldr	r2, [pc, #108]	; (8008288 <SPI_EndRxTxTransaction+0x80>)
 800821a:	fba2 2303 	umull	r2, r3, r2, r3
 800821e:	0d5b      	lsrs	r3, r3, #21
 8008220:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008224:	fb02 f303 	mul.w	r3, r2, r3
 8008228:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008232:	d112      	bne.n	800825a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	9300      	str	r3, [sp, #0]
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	2200      	movs	r2, #0
 800823c:	2180      	movs	r1, #128	; 0x80
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f7ff ff13 	bl	800806a <SPI_WaitFlagStateUntilTimeout>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d016      	beq.n	8008278 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800824e:	f043 0220 	orr.w	r2, r3, #32
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008256:	2303      	movs	r3, #3
 8008258:	e00f      	b.n	800827a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d00a      	beq.n	8008276 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	3b01      	subs	r3, #1
 8008264:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008270:	2b80      	cmp	r3, #128	; 0x80
 8008272:	d0f2      	beq.n	800825a <SPI_EndRxTxTransaction+0x52>
 8008274:	e000      	b.n	8008278 <SPI_EndRxTxTransaction+0x70>
        break;
 8008276:	bf00      	nop
  }

  return HAL_OK;
 8008278:	2300      	movs	r3, #0
}
 800827a:	4618      	mov	r0, r3
 800827c:	3718      	adds	r7, #24
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	20000034 	.word	0x20000034
 8008288:	165e9f81 	.word	0x165e9f81

0800828c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8008296:	2300      	movs	r3, #0
 8008298:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 800829a:	2300      	movs	r3, #0
 800829c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d029      	beq.n	80082fa <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80082b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80082b6:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082c0:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 80082c6:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 80082cc:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 80082d2:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 80082d8:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 80082de:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 80082e4:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 80082ea:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082ec:	68fa      	ldr	r2, [r7, #12]
 80082ee:	4313      	orrs	r3, r2
 80082f0:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	601a      	str	r2, [r3, #0]
 80082f8:	e034      	b.n	8008364 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008306:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008310:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8008316:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	4313      	orrs	r3, r2
 800831c:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800832a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800832e:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008338:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 800833e:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8008344:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 800834a:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8008350:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008352:	68ba      	ldr	r2, [r7, #8]
 8008354:	4313      	orrs	r3, r2
 8008356:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	68fa      	ldr	r2, [r7, #12]
 800835c:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	68ba      	ldr	r2, [r7, #8]
 8008362:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3714      	adds	r7, #20
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr

08008372 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008372:	b480      	push	{r7}
 8008374:	b087      	sub	sp, #28
 8008376:	af00      	add	r7, sp, #0
 8008378:	60f8      	str	r0, [r7, #12]
 800837a:	60b9      	str	r1, [r7, #8]
 800837c:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800837e:	2300      	movs	r3, #0
 8008380:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8008382:	2300      	movs	r3, #0
 8008384:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2b01      	cmp	r3, #1
 800838a:	d02e      	beq.n	80083ea <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008398:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80083a8:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	689b      	ldr	r3, [r3, #8]
 80083ae:	3b01      	subs	r3, #1
 80083b0:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 80083b2:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	68db      	ldr	r3, [r3, #12]
 80083b8:	3b01      	subs	r3, #1
 80083ba:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 80083bc:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	691b      	ldr	r3, [r3, #16]
 80083c2:	3b01      	subs	r3, #1
 80083c4:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 80083c6:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	695b      	ldr	r3, [r3, #20]
 80083cc:	3b01      	subs	r3, #1
 80083ce:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 80083d0:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	699b      	ldr	r3, [r3, #24]
 80083d6:	3b01      	subs	r3, #1
 80083d8:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80083da:	4313      	orrs	r3, r2
 80083dc:	697a      	ldr	r2, [r7, #20]
 80083de:	4313      	orrs	r3, r2
 80083e0:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	697a      	ldr	r2, [r7, #20]
 80083e6:	609a      	str	r2, [r3, #8]
 80083e8:	e03b      	b.n	8008462 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80083f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083fa:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	68db      	ldr	r3, [r3, #12]
 8008400:	3b01      	subs	r3, #1
 8008402:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	695b      	ldr	r3, [r3, #20]
 8008408:	3b01      	subs	r3, #1
 800840a:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800840c:	4313      	orrs	r3, r2
 800840e:	697a      	ldr	r2, [r7, #20]
 8008410:	4313      	orrs	r3, r2
 8008412:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008420:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	3b01      	subs	r3, #1
 800842e:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8008430:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	3b01      	subs	r3, #1
 8008438:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800843a:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	3b01      	subs	r3, #1
 8008442:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8008444:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	699b      	ldr	r3, [r3, #24]
 800844a:	3b01      	subs	r3, #1
 800844c:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800844e:	4313      	orrs	r3, r2
 8008450:	693a      	ldr	r2, [r7, #16]
 8008452:	4313      	orrs	r3, r2
 8008454:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	697a      	ldr	r2, [r7, #20]
 800845a:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	693a      	ldr	r2, [r7, #16]
 8008460:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8008462:	2300      	movs	r3, #0
}
 8008464:	4618      	mov	r0, r3
 8008466:	371c      	adds	r7, #28
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b086      	sub	sp, #24
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 800847c:	2300      	movs	r3, #0
 800847e:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8008480:	2300      	movs	r3, #0
 8008482:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800848c:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	3b01      	subs	r3, #1
 8008494:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8008496:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800849e:	4313      	orrs	r3, r2
 80084a0:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80084a8:	f7fb ff26 	bl	80042f8 <HAL_GetTick>
 80084ac:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80084ae:	e010      	b.n	80084d2 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80084b6:	d00c      	beq.n	80084d2 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d007      	beq.n	80084ce <FMC_SDRAM_SendCommand+0x5e>
 80084be:	f7fb ff1b 	bl	80042f8 <HAL_GetTick>
 80084c2:	4602      	mov	r2, r0
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	1ad3      	subs	r3, r2, r3
 80084c8:	687a      	ldr	r2, [r7, #4]
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d201      	bcs.n	80084d2 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 80084ce:	2303      	movs	r3, #3
 80084d0:	e006      	b.n	80084e0 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	f003 0320 	and.w	r3, r3, #32
 80084da:	2b20      	cmp	r3, #32
 80084dc:	d0e8      	beq.n	80084b0 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 80084de:	2300      	movs	r3, #0
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3718      	adds	r7, #24
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b083      	sub	sp, #12
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	695a      	ldr	r2, [r3, #20]
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	005b      	lsls	r3, r3, #1
 80084fa:	431a      	orrs	r2, r3
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8008500:	2300      	movs	r3, #0
}
 8008502:	4618      	mov	r0, r3
 8008504:	370c      	adds	r7, #12
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr
	...

08008510 <arm_cfft_radix8by2_f32>:
 8008510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008514:	ed2d 8b08 	vpush	{d8-d11}
 8008518:	4607      	mov	r7, r0
 800851a:	4608      	mov	r0, r1
 800851c:	f8b7 e000 	ldrh.w	lr, [r7]
 8008520:	687a      	ldr	r2, [r7, #4]
 8008522:	ea4f 015e 	mov.w	r1, lr, lsr #1
 8008526:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800852a:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800852e:	f000 80b0 	beq.w	8008692 <arm_cfft_radix8by2_f32+0x182>
 8008532:	008b      	lsls	r3, r1, #2
 8008534:	3310      	adds	r3, #16
 8008536:	18c6      	adds	r6, r0, r3
 8008538:	3210      	adds	r2, #16
 800853a:	4443      	add	r3, r8
 800853c:	f100 0510 	add.w	r5, r0, #16
 8008540:	f108 0410 	add.w	r4, r8, #16
 8008544:	ed54 1a04 	vldr	s3, [r4, #-16]
 8008548:	ed54 6a03 	vldr	s13, [r4, #-12]
 800854c:	ed13 4a04 	vldr	s8, [r3, #-16]
 8008550:	ed53 3a03 	vldr	s7, [r3, #-12]
 8008554:	ed53 5a02 	vldr	s11, [r3, #-8]
 8008558:	ed13 5a01 	vldr	s10, [r3, #-4]
 800855c:	ed14 0a02 	vldr	s0, [r4, #-8]
 8008560:	ed54 7a01 	vldr	s15, [r4, #-4]
 8008564:	ed16 2a04 	vldr	s4, [r6, #-16]
 8008568:	ed56 2a03 	vldr	s5, [r6, #-12]
 800856c:	ed15 6a03 	vldr	s12, [r5, #-12]
 8008570:	ed15 7a01 	vldr	s14, [r5, #-4]
 8008574:	ed15 3a04 	vldr	s6, [r5, #-16]
 8008578:	ed56 0a02 	vldr	s1, [r6, #-8]
 800857c:	ed16 1a01 	vldr	s2, [r6, #-4]
 8008580:	ed55 4a02 	vldr	s9, [r5, #-8]
 8008584:	ee73 ba21 	vadd.f32	s23, s6, s3
 8008588:	ee36 ba26 	vadd.f32	s22, s12, s13
 800858c:	ee37 aa27 	vadd.f32	s20, s14, s15
 8008590:	ee72 9a04 	vadd.f32	s19, s4, s8
 8008594:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8008598:	ee31 8a05 	vadd.f32	s16, s2, s10
 800859c:	ee74 aa80 	vadd.f32	s21, s9, s0
 80085a0:	ee70 8aa5 	vadd.f32	s17, s1, s11
 80085a4:	ed45 ba04 	vstr	s23, [r5, #-16]
 80085a8:	ed05 ba03 	vstr	s22, [r5, #-12]
 80085ac:	ed45 aa02 	vstr	s21, [r5, #-8]
 80085b0:	ed05 aa01 	vstr	s20, [r5, #-4]
 80085b4:	ed06 8a01 	vstr	s16, [r6, #-4]
 80085b8:	ed46 9a04 	vstr	s19, [r6, #-16]
 80085bc:	ed06 9a03 	vstr	s18, [r6, #-12]
 80085c0:	ed46 8a02 	vstr	s17, [r6, #-8]
 80085c4:	ee76 6a66 	vsub.f32	s13, s12, s13
 80085c8:	ee73 3ae2 	vsub.f32	s7, s7, s5
 80085cc:	ed12 6a03 	vldr	s12, [r2, #-12]
 80085d0:	ed52 2a04 	vldr	s5, [r2, #-16]
 80085d4:	ee33 3a61 	vsub.f32	s6, s6, s3
 80085d8:	ee34 4a42 	vsub.f32	s8, s8, s4
 80085dc:	ee26 8a86 	vmul.f32	s16, s13, s12
 80085e0:	ee24 2a06 	vmul.f32	s4, s8, s12
 80085e4:	ee63 1a22 	vmul.f32	s3, s6, s5
 80085e8:	ee24 4a22 	vmul.f32	s8, s8, s5
 80085ec:	ee23 3a06 	vmul.f32	s6, s6, s12
 80085f0:	ee66 6aa2 	vmul.f32	s13, s13, s5
 80085f4:	ee23 6a86 	vmul.f32	s12, s7, s12
 80085f8:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80085fc:	ee36 6a04 	vadd.f32	s12, s12, s8
 8008600:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8008604:	ee72 3a63 	vsub.f32	s7, s4, s7
 8008608:	ee71 2a88 	vadd.f32	s5, s3, s16
 800860c:	ed44 6a03 	vstr	s13, [r4, #-12]
 8008610:	ed44 2a04 	vstr	s5, [r4, #-16]
 8008614:	ed43 3a04 	vstr	s7, [r3, #-16]
 8008618:	ed03 6a03 	vstr	s12, [r3, #-12]
 800861c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008620:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8008624:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008628:	ed52 5a02 	vldr	s11, [r2, #-8]
 800862c:	ee35 6a41 	vsub.f32	s12, s10, s2
 8008630:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8008634:	ee67 3a87 	vmul.f32	s7, s15, s14
 8008638:	ee26 5a87 	vmul.f32	s10, s13, s14
 800863c:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8008640:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008644:	ee64 4a87 	vmul.f32	s9, s9, s14
 8008648:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800864c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8008650:	ee26 6a25 	vmul.f32	s12, s12, s11
 8008654:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8008658:	ee74 5a23 	vadd.f32	s11, s8, s7
 800865c:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008660:	ee37 7a26 	vadd.f32	s14, s14, s13
 8008664:	f1be 0e01 	subs.w	lr, lr, #1
 8008668:	ed44 5a02 	vstr	s11, [r4, #-8]
 800866c:	f105 0510 	add.w	r5, r5, #16
 8008670:	ed44 7a01 	vstr	s15, [r4, #-4]
 8008674:	f106 0610 	add.w	r6, r6, #16
 8008678:	ed03 6a02 	vstr	s12, [r3, #-8]
 800867c:	ed03 7a01 	vstr	s14, [r3, #-4]
 8008680:	f102 0210 	add.w	r2, r2, #16
 8008684:	f104 0410 	add.w	r4, r4, #16
 8008688:	f103 0310 	add.w	r3, r3, #16
 800868c:	f47f af5a 	bne.w	8008544 <arm_cfft_radix8by2_f32+0x34>
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	b28c      	uxth	r4, r1
 8008694:	4621      	mov	r1, r4
 8008696:	2302      	movs	r3, #2
 8008698:	f000 fbca 	bl	8008e30 <arm_radix8_butterfly_f32>
 800869c:	ecbd 8b08 	vpop	{d8-d11}
 80086a0:	4621      	mov	r1, r4
 80086a2:	687a      	ldr	r2, [r7, #4]
 80086a4:	4640      	mov	r0, r8
 80086a6:	2302      	movs	r3, #2
 80086a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086ac:	f000 bbc0 	b.w	8008e30 <arm_radix8_butterfly_f32>

080086b0 <arm_cfft_radix8by4_f32>:
 80086b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b4:	ed2d 8b0a 	vpush	{d8-d12}
 80086b8:	8802      	ldrh	r2, [r0, #0]
 80086ba:	ed91 6a00 	vldr	s12, [r1]
 80086be:	b08f      	sub	sp, #60	; 0x3c
 80086c0:	460f      	mov	r7, r1
 80086c2:	0852      	lsrs	r2, r2, #1
 80086c4:	6841      	ldr	r1, [r0, #4]
 80086c6:	900c      	str	r0, [sp, #48]	; 0x30
 80086c8:	0093      	lsls	r3, r2, #2
 80086ca:	4638      	mov	r0, r7
 80086cc:	4418      	add	r0, r3
 80086ce:	4606      	mov	r6, r0
 80086d0:	9009      	str	r0, [sp, #36]	; 0x24
 80086d2:	4418      	add	r0, r3
 80086d4:	edd0 6a00 	vldr	s13, [r0]
 80086d8:	ed96 4a00 	vldr	s8, [r6]
 80086dc:	edd6 2a01 	vldr	s5, [r6, #4]
 80086e0:	edd0 7a01 	vldr	s15, [r0, #4]
 80086e4:	900a      	str	r0, [sp, #40]	; 0x28
 80086e6:	ee76 5a26 	vadd.f32	s11, s12, s13
 80086ea:	4604      	mov	r4, r0
 80086ec:	4625      	mov	r5, r4
 80086ee:	441c      	add	r4, r3
 80086f0:	edd4 4a00 	vldr	s9, [r4]
 80086f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80086f8:	ed94 3a01 	vldr	s6, [r4, #4]
 80086fc:	9401      	str	r4, [sp, #4]
 80086fe:	ee35 5a84 	vadd.f32	s10, s11, s8
 8008702:	4630      	mov	r0, r6
 8008704:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008708:	463e      	mov	r6, r7
 800870a:	ee15 ea10 	vmov	lr, s10
 800870e:	ee76 6a66 	vsub.f32	s13, s12, s13
 8008712:	f846 eb08 	str.w	lr, [r6], #8
 8008716:	ee37 6a27 	vadd.f32	s12, s14, s15
 800871a:	ed90 5a01 	vldr	s10, [r0, #4]
 800871e:	9605      	str	r6, [sp, #20]
 8008720:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008724:	9e01      	ldr	r6, [sp, #4]
 8008726:	9707      	str	r7, [sp, #28]
 8008728:	ee76 3aa2 	vadd.f32	s7, s13, s5
 800872c:	ed96 2a01 	vldr	s4, [r6, #4]
 8008730:	ee36 7a05 	vadd.f32	s14, s12, s10
 8008734:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8008738:	ee37 5ac4 	vsub.f32	s10, s15, s8
 800873c:	ee77 7a84 	vadd.f32	s15, s15, s8
 8008740:	ee33 4ac3 	vsub.f32	s8, s7, s6
 8008744:	4604      	mov	r4, r0
 8008746:	46a3      	mov	fp, r4
 8008748:	ee37 7a02 	vadd.f32	s14, s14, s4
 800874c:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008750:	ee14 8a10 	vmov	r8, s8
 8008754:	46a4      	mov	ip, r4
 8008756:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800875a:	ed87 7a01 	vstr	s14, [r7, #4]
 800875e:	f84b 8b08 	str.w	r8, [fp], #8
 8008762:	f1ac 0704 	sub.w	r7, ip, #4
 8008766:	ed8c 5a01 	vstr	s10, [ip, #4]
 800876a:	f101 0c08 	add.w	ip, r1, #8
 800876e:	462c      	mov	r4, r5
 8008770:	f8cd c010 	str.w	ip, [sp, #16]
 8008774:	ee15 ca90 	vmov	ip, s11
 8008778:	ee36 6a62 	vsub.f32	s12, s12, s5
 800877c:	f844 cb08 	str.w	ip, [r4], #8
 8008780:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8008784:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008788:	9406      	str	r4, [sp, #24]
 800878a:	ee76 6a83 	vadd.f32	s13, s13, s6
 800878e:	f101 0410 	add.w	r4, r1, #16
 8008792:	0852      	lsrs	r2, r2, #1
 8008794:	9402      	str	r4, [sp, #8]
 8008796:	ed85 6a01 	vstr	s12, [r5, #4]
 800879a:	462c      	mov	r4, r5
 800879c:	f101 0518 	add.w	r5, r1, #24
 80087a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80087a2:	46b2      	mov	sl, r6
 80087a4:	9503      	str	r5, [sp, #12]
 80087a6:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80087aa:	3a02      	subs	r2, #2
 80087ac:	ee16 5a90 	vmov	r5, s13
 80087b0:	46b6      	mov	lr, r6
 80087b2:	4630      	mov	r0, r6
 80087b4:	0852      	lsrs	r2, r2, #1
 80087b6:	f84a 5b08 	str.w	r5, [sl], #8
 80087ba:	f1a0 0604 	sub.w	r6, r0, #4
 80087be:	edce 7a01 	vstr	s15, [lr, #4]
 80087c2:	9208      	str	r2, [sp, #32]
 80087c4:	f000 8130 	beq.w	8008a28 <arm_cfft_radix8by4_f32+0x378>
 80087c8:	4691      	mov	r9, r2
 80087ca:	9a07      	ldr	r2, [sp, #28]
 80087cc:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80087d0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80087d4:	3b08      	subs	r3, #8
 80087d6:	f102 0510 	add.w	r5, r2, #16
 80087da:	f101 0c20 	add.w	ip, r1, #32
 80087de:	f1a4 020c 	sub.w	r2, r4, #12
 80087e2:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 80087e6:	4433      	add	r3, r6
 80087e8:	3410      	adds	r4, #16
 80087ea:	4650      	mov	r0, sl
 80087ec:	4659      	mov	r1, fp
 80087ee:	ed55 3a02 	vldr	s7, [r5, #-8]
 80087f2:	ed14 5a02 	vldr	s10, [r4, #-8]
 80087f6:	ed91 7a00 	vldr	s14, [r1]
 80087fa:	edd0 7a00 	vldr	s15, [r0]
 80087fe:	ed54 5a01 	vldr	s11, [r4, #-4]
 8008802:	ed15 4a01 	vldr	s8, [r5, #-4]
 8008806:	edd0 6a01 	vldr	s13, [r0, #4]
 800880a:	ed91 6a01 	vldr	s12, [r1, #4]
 800880e:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008812:	ee34 0a25 	vadd.f32	s0, s8, s11
 8008816:	ee78 4a07 	vadd.f32	s9, s16, s14
 800881a:	ee74 5a65 	vsub.f32	s11, s8, s11
 800881e:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8008822:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8008826:	ed45 4a02 	vstr	s9, [r5, #-8]
 800882a:	edd1 4a01 	vldr	s9, [r1, #4]
 800882e:	ed90 4a01 	vldr	s8, [r0, #4]
 8008832:	ee70 4a24 	vadd.f32	s9, s0, s9
 8008836:	ee75 aa06 	vadd.f32	s21, s10, s12
 800883a:	ee74 4a84 	vadd.f32	s9, s9, s8
 800883e:	ee35 aac7 	vsub.f32	s20, s11, s14
 8008842:	ed45 4a01 	vstr	s9, [r5, #-4]
 8008846:	edd6 1a00 	vldr	s3, [r6]
 800884a:	edd7 0a00 	vldr	s1, [r7]
 800884e:	ed92 4a02 	vldr	s8, [r2, #8]
 8008852:	edd3 3a02 	vldr	s7, [r3, #8]
 8008856:	ed93 2a01 	vldr	s4, [r3, #4]
 800885a:	ed16 1a01 	vldr	s2, [r6, #-4]
 800885e:	edd2 2a01 	vldr	s5, [r2, #4]
 8008862:	ed57 9a01 	vldr	s19, [r7, #-4]
 8008866:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800886a:	ee39 3a81 	vadd.f32	s6, s19, s2
 800886e:	ee74 8a84 	vadd.f32	s17, s9, s8
 8008872:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8008876:	ee78 8aa3 	vadd.f32	s17, s17, s7
 800887a:	ee7a aae6 	vsub.f32	s21, s21, s13
 800887e:	ee18 aa90 	vmov	sl, s17
 8008882:	f847 a908 	str.w	sl, [r7], #-8
 8008886:	edd2 8a01 	vldr	s17, [r2, #4]
 800888a:	ed93 9a01 	vldr	s18, [r3, #4]
 800888e:	ee73 8a28 	vadd.f32	s17, s6, s17
 8008892:	ee3a aa27 	vadd.f32	s20, s20, s15
 8008896:	ee78 8a89 	vadd.f32	s17, s17, s18
 800889a:	ee74 0a63 	vsub.f32	s1, s8, s7
 800889e:	edc7 8a01 	vstr	s17, [r7, #4]
 80088a2:	ed18 ba02 	vldr	s22, [r8, #-8]
 80088a6:	ed58 8a01 	vldr	s17, [r8, #-4]
 80088aa:	ee39 1ac1 	vsub.f32	s2, s19, s2
 80088ae:	ee6a ba28 	vmul.f32	s23, s20, s17
 80088b2:	ee2a ca8b 	vmul.f32	s24, s21, s22
 80088b6:	ee71 9ae2 	vsub.f32	s19, s3, s5
 80088ba:	ee31 9a20 	vadd.f32	s18, s2, s1
 80088be:	ee79 9a82 	vadd.f32	s19, s19, s4
 80088c2:	ee3c ca2b 	vadd.f32	s24, s24, s23
 80088c6:	ee6a aaa8 	vmul.f32	s21, s21, s17
 80088ca:	ee69 baa8 	vmul.f32	s23, s19, s17
 80088ce:	ee2a aa0b 	vmul.f32	s20, s20, s22
 80088d2:	ee69 9a8b 	vmul.f32	s19, s19, s22
 80088d6:	ee69 8a28 	vmul.f32	s17, s18, s17
 80088da:	ee29 ba0b 	vmul.f32	s22, s18, s22
 80088de:	ee1c aa10 	vmov	sl, s24
 80088e2:	ee78 8aa9 	vadd.f32	s17, s17, s19
 80088e6:	f841 ab08 	str.w	sl, [r1], #8
 80088ea:	ee3a aa6a 	vsub.f32	s20, s20, s21
 80088ee:	ee3b bacb 	vsub.f32	s22, s23, s22
 80088f2:	ee34 4ac4 	vsub.f32	s8, s9, s8
 80088f6:	ee33 3a62 	vsub.f32	s6, s6, s5
 80088fa:	ed01 aa01 	vstr	s20, [r1, #-4]
 80088fe:	edc2 8a01 	vstr	s17, [r2, #4]
 8008902:	ed82 ba02 	vstr	s22, [r2, #8]
 8008906:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800890a:	ee74 3a63 	vsub.f32	s7, s8, s7
 800890e:	ee38 8a47 	vsub.f32	s16, s16, s14
 8008912:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8008916:	ee30 0a46 	vsub.f32	s0, s0, s12
 800891a:	ee33 3a42 	vsub.f32	s6, s6, s4
 800891e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008922:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008926:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800892a:	ee63 8a04 	vmul.f32	s17, s6, s8
 800892e:	ee28 aa24 	vmul.f32	s20, s16, s9
 8008932:	ee60 9a04 	vmul.f32	s19, s0, s8
 8008936:	ee28 8a04 	vmul.f32	s16, s16, s8
 800893a:	ee20 0a24 	vmul.f32	s0, s0, s9
 800893e:	ee63 3a84 	vmul.f32	s7, s7, s8
 8008942:	ee39 4a68 	vsub.f32	s8, s18, s17
 8008946:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800894a:	ee14 aa10 	vmov	sl, s8
 800894e:	ee30 0a48 	vsub.f32	s0, s0, s16
 8008952:	ee63 4a24 	vmul.f32	s9, s6, s9
 8008956:	ed44 9a02 	vstr	s19, [r4, #-8]
 800895a:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800895e:	ed04 0a01 	vstr	s0, [r4, #-4]
 8008962:	f846 a908 	str.w	sl, [r6], #-8
 8008966:	ee35 6a46 	vsub.f32	s12, s10, s12
 800896a:	ee35 7a87 	vadd.f32	s14, s11, s14
 800896e:	edc6 3a01 	vstr	s7, [r6, #4]
 8008972:	ee76 6a26 	vadd.f32	s13, s12, s13
 8008976:	ee77 7a67 	vsub.f32	s15, s14, s15
 800897a:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800897e:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 8008982:	ee67 5a86 	vmul.f32	s11, s15, s12
 8008986:	ee26 5a87 	vmul.f32	s10, s13, s14
 800898a:	ee72 2a62 	vsub.f32	s5, s4, s5
 800898e:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8008992:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8008996:	ee75 5a25 	vadd.f32	s11, s10, s11
 800899a:	ee62 0a86 	vmul.f32	s1, s5, s12
 800899e:	ee66 6a86 	vmul.f32	s13, s13, s12
 80089a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80089a6:	ee21 6a06 	vmul.f32	s12, s2, s12
 80089aa:	ee62 2a87 	vmul.f32	s5, s5, s14
 80089ae:	ee21 1a07 	vmul.f32	s2, s2, s14
 80089b2:	ee15 aa90 	vmov	sl, s11
 80089b6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80089ba:	f840 ab08 	str.w	sl, [r0], #8
 80089be:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80089c2:	ee76 2a22 	vadd.f32	s5, s12, s5
 80089c6:	f1b9 0901 	subs.w	r9, r9, #1
 80089ca:	ed40 7a01 	vstr	s15, [r0, #-4]
 80089ce:	f105 0508 	add.w	r5, r5, #8
 80089d2:	ed83 1a02 	vstr	s2, [r3, #8]
 80089d6:	edc3 2a01 	vstr	s5, [r3, #4]
 80089da:	f108 0808 	add.w	r8, r8, #8
 80089de:	f1a2 0208 	sub.w	r2, r2, #8
 80089e2:	f10c 0c10 	add.w	ip, ip, #16
 80089e6:	f104 0408 	add.w	r4, r4, #8
 80089ea:	f10e 0e18 	add.w	lr, lr, #24
 80089ee:	f1a3 0308 	sub.w	r3, r3, #8
 80089f2:	f47f aefc 	bne.w	80087ee <arm_cfft_radix8by4_f32+0x13e>
 80089f6:	9908      	ldr	r1, [sp, #32]
 80089f8:	9802      	ldr	r0, [sp, #8]
 80089fa:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 80089fe:	00cb      	lsls	r3, r1, #3
 8008a00:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8008a04:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8008a08:	9102      	str	r1, [sp, #8]
 8008a0a:	9905      	ldr	r1, [sp, #20]
 8008a0c:	4419      	add	r1, r3
 8008a0e:	9105      	str	r1, [sp, #20]
 8008a10:	9904      	ldr	r1, [sp, #16]
 8008a12:	4419      	add	r1, r3
 8008a14:	9104      	str	r1, [sp, #16]
 8008a16:	9906      	ldr	r1, [sp, #24]
 8008a18:	449b      	add	fp, r3
 8008a1a:	4419      	add	r1, r3
 8008a1c:	449a      	add	sl, r3
 8008a1e:	9b03      	ldr	r3, [sp, #12]
 8008a20:	9106      	str	r1, [sp, #24]
 8008a22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a26:	9303      	str	r3, [sp, #12]
 8008a28:	9a05      	ldr	r2, [sp, #20]
 8008a2a:	9806      	ldr	r0, [sp, #24]
 8008a2c:	ed92 4a00 	vldr	s8, [r2]
 8008a30:	ed90 7a00 	vldr	s14, [r0]
 8008a34:	ed9b 3a00 	vldr	s6, [fp]
 8008a38:	edda 3a00 	vldr	s7, [sl]
 8008a3c:	edd2 4a01 	vldr	s9, [r2, #4]
 8008a40:	edd0 6a01 	vldr	s13, [r0, #4]
 8008a44:	ed9a 2a01 	vldr	s4, [sl, #4]
 8008a48:	eddb 7a01 	vldr	s15, [fp, #4]
 8008a4c:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 8008a50:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008a52:	ee34 6a07 	vadd.f32	s12, s8, s14
 8008a56:	ee74 5aa6 	vadd.f32	s11, s9, s13
 8008a5a:	ee36 5a03 	vadd.f32	s10, s12, s6
 8008a5e:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8008a62:	ee35 5a23 	vadd.f32	s10, s10, s7
 8008a66:	ee34 7a47 	vsub.f32	s14, s8, s14
 8008a6a:	ed82 5a00 	vstr	s10, [r2]
 8008a6e:	ed9b 5a01 	vldr	s10, [fp, #4]
 8008a72:	edda 4a01 	vldr	s9, [sl, #4]
 8008a76:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008a7a:	ee37 4a27 	vadd.f32	s8, s14, s15
 8008a7e:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008a82:	ee76 4ac3 	vsub.f32	s9, s13, s6
 8008a86:	ed82 5a01 	vstr	s10, [r2, #4]
 8008a8a:	9a04      	ldr	r2, [sp, #16]
 8008a8c:	ee34 5aa3 	vadd.f32	s10, s9, s7
 8008a90:	edd2 1a00 	vldr	s3, [r2]
 8008a94:	edd2 2a01 	vldr	s5, [r2, #4]
 8008a98:	9a02      	ldr	r2, [sp, #8]
 8008a9a:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008a9e:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008aa2:	ee64 4a21 	vmul.f32	s9, s8, s3
 8008aa6:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008aaa:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008aae:	ee25 5a21 	vmul.f32	s10, s10, s3
 8008ab2:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8008ab6:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008aba:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8008abe:	edcb 2a00 	vstr	s5, [fp]
 8008ac2:	ed8b 5a01 	vstr	s10, [fp, #4]
 8008ac6:	ed92 4a01 	vldr	s8, [r2, #4]
 8008aca:	ed92 5a00 	vldr	s10, [r2]
 8008ace:	9a03      	ldr	r2, [sp, #12]
 8008ad0:	ee36 6a63 	vsub.f32	s12, s12, s7
 8008ad4:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8008ad8:	ee66 4a05 	vmul.f32	s9, s12, s10
 8008adc:	ee25 5a85 	vmul.f32	s10, s11, s10
 8008ae0:	ee26 6a04 	vmul.f32	s12, s12, s8
 8008ae4:	ee65 5a84 	vmul.f32	s11, s11, s8
 8008ae8:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008aec:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8008af0:	ee76 6a83 	vadd.f32	s13, s13, s6
 8008af4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008af8:	ed80 6a01 	vstr	s12, [r0, #4]
 8008afc:	edc0 5a00 	vstr	s11, [r0]
 8008b00:	edd2 5a01 	vldr	s11, [r2, #4]
 8008b04:	9807      	ldr	r0, [sp, #28]
 8008b06:	ee77 7a02 	vadd.f32	s15, s14, s4
 8008b0a:	ee36 7ae3 	vsub.f32	s14, s13, s7
 8008b0e:	edd2 6a00 	vldr	s13, [r2]
 8008b12:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8008b16:	ee67 6a26 	vmul.f32	s13, s14, s13
 8008b1a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008b1e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008b22:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008b26:	ee36 7a07 	vadd.f32	s14, s12, s14
 8008b2a:	edca 7a01 	vstr	s15, [sl, #4]
 8008b2e:	ed8a 7a00 	vstr	s14, [sl]
 8008b32:	6872      	ldr	r2, [r6, #4]
 8008b34:	4621      	mov	r1, r4
 8008b36:	2304      	movs	r3, #4
 8008b38:	f000 f97a 	bl	8008e30 <arm_radix8_butterfly_f32>
 8008b3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b3e:	6872      	ldr	r2, [r6, #4]
 8008b40:	4621      	mov	r1, r4
 8008b42:	2304      	movs	r3, #4
 8008b44:	f000 f974 	bl	8008e30 <arm_radix8_butterfly_f32>
 8008b48:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008b4a:	6872      	ldr	r2, [r6, #4]
 8008b4c:	4621      	mov	r1, r4
 8008b4e:	2304      	movs	r3, #4
 8008b50:	f000 f96e 	bl	8008e30 <arm_radix8_butterfly_f32>
 8008b54:	6872      	ldr	r2, [r6, #4]
 8008b56:	9801      	ldr	r0, [sp, #4]
 8008b58:	4621      	mov	r1, r4
 8008b5a:	2304      	movs	r3, #4
 8008b5c:	b00f      	add	sp, #60	; 0x3c
 8008b5e:	ecbd 8b0a 	vpop	{d8-d12}
 8008b62:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b66:	f000 b963 	b.w	8008e30 <arm_radix8_butterfly_f32>
 8008b6a:	bf00      	nop

08008b6c <arm_cfft_f32>:
 8008b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b70:	2a01      	cmp	r2, #1
 8008b72:	4606      	mov	r6, r0
 8008b74:	4617      	mov	r7, r2
 8008b76:	460c      	mov	r4, r1
 8008b78:	4698      	mov	r8, r3
 8008b7a:	8805      	ldrh	r5, [r0, #0]
 8008b7c:	d054      	beq.n	8008c28 <arm_cfft_f32+0xbc>
 8008b7e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008b82:	d04c      	beq.n	8008c1e <arm_cfft_f32+0xb2>
 8008b84:	d916      	bls.n	8008bb4 <arm_cfft_f32+0x48>
 8008b86:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8008b8a:	d01a      	beq.n	8008bc2 <arm_cfft_f32+0x56>
 8008b8c:	d95c      	bls.n	8008c48 <arm_cfft_f32+0xdc>
 8008b8e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8008b92:	d044      	beq.n	8008c1e <arm_cfft_f32+0xb2>
 8008b94:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8008b98:	d105      	bne.n	8008ba6 <arm_cfft_f32+0x3a>
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	6872      	ldr	r2, [r6, #4]
 8008b9e:	4629      	mov	r1, r5
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f000 f945 	bl	8008e30 <arm_radix8_butterfly_f32>
 8008ba6:	f1b8 0f00 	cmp.w	r8, #0
 8008baa:	d111      	bne.n	8008bd0 <arm_cfft_f32+0x64>
 8008bac:	2f01      	cmp	r7, #1
 8008bae:	d016      	beq.n	8008bde <arm_cfft_f32+0x72>
 8008bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bb4:	2d20      	cmp	r5, #32
 8008bb6:	d032      	beq.n	8008c1e <arm_cfft_f32+0xb2>
 8008bb8:	d94a      	bls.n	8008c50 <arm_cfft_f32+0xe4>
 8008bba:	2d40      	cmp	r5, #64	; 0x40
 8008bbc:	d0ed      	beq.n	8008b9a <arm_cfft_f32+0x2e>
 8008bbe:	2d80      	cmp	r5, #128	; 0x80
 8008bc0:	d1f1      	bne.n	8008ba6 <arm_cfft_f32+0x3a>
 8008bc2:	4621      	mov	r1, r4
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f7ff fca3 	bl	8008510 <arm_cfft_radix8by2_f32>
 8008bca:	f1b8 0f00 	cmp.w	r8, #0
 8008bce:	d0ed      	beq.n	8008bac <arm_cfft_f32+0x40>
 8008bd0:	68b2      	ldr	r2, [r6, #8]
 8008bd2:	89b1      	ldrh	r1, [r6, #12]
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	f7f7 fb0b 	bl	80001f0 <arm_bitreversal_32>
 8008bda:	2f01      	cmp	r7, #1
 8008bdc:	d1e8      	bne.n	8008bb0 <arm_cfft_f32+0x44>
 8008bde:	ee07 5a90 	vmov	s15, r5
 8008be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008be6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008bea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008bee:	2d00      	cmp	r5, #0
 8008bf0:	d0de      	beq.n	8008bb0 <arm_cfft_f32+0x44>
 8008bf2:	f104 0108 	add.w	r1, r4, #8
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	429d      	cmp	r5, r3
 8008bfc:	f101 0108 	add.w	r1, r1, #8
 8008c00:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008c04:	ed51 7a03 	vldr	s15, [r1, #-12]
 8008c08:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008c0c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008c10:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008c14:	ed41 7a03 	vstr	s15, [r1, #-12]
 8008c18:	d1ee      	bne.n	8008bf8 <arm_cfft_f32+0x8c>
 8008c1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c1e:	4621      	mov	r1, r4
 8008c20:	4630      	mov	r0, r6
 8008c22:	f7ff fd45 	bl	80086b0 <arm_cfft_radix8by4_f32>
 8008c26:	e7be      	b.n	8008ba6 <arm_cfft_f32+0x3a>
 8008c28:	b1ad      	cbz	r5, 8008c56 <arm_cfft_f32+0xea>
 8008c2a:	f101 030c 	add.w	r3, r1, #12
 8008c2e:	2200      	movs	r2, #0
 8008c30:	ed53 7a02 	vldr	s15, [r3, #-8]
 8008c34:	3201      	adds	r2, #1
 8008c36:	eef1 7a67 	vneg.f32	s15, s15
 8008c3a:	4295      	cmp	r5, r2
 8008c3c:	ed43 7a02 	vstr	s15, [r3, #-8]
 8008c40:	f103 0308 	add.w	r3, r3, #8
 8008c44:	d1f4      	bne.n	8008c30 <arm_cfft_f32+0xc4>
 8008c46:	e79a      	b.n	8008b7e <arm_cfft_f32+0x12>
 8008c48:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008c4c:	d0a5      	beq.n	8008b9a <arm_cfft_f32+0x2e>
 8008c4e:	e7aa      	b.n	8008ba6 <arm_cfft_f32+0x3a>
 8008c50:	2d10      	cmp	r5, #16
 8008c52:	d0b6      	beq.n	8008bc2 <arm_cfft_f32+0x56>
 8008c54:	e7a7      	b.n	8008ba6 <arm_cfft_f32+0x3a>
 8008c56:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008c5a:	d894      	bhi.n	8008b86 <arm_cfft_f32+0x1a>
 8008c5c:	e7aa      	b.n	8008bb4 <arm_cfft_f32+0x48>
 8008c5e:	bf00      	nop

08008c60 <arm_cmplx_mag_f32>:
 8008c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c64:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8008c68:	b084      	sub	sp, #16
 8008c6a:	d07f      	beq.n	8008d6c <arm_cmplx_mag_f32+0x10c>
 8008c6c:	2700      	movs	r7, #0
 8008c6e:	f100 0420 	add.w	r4, r0, #32
 8008c72:	f101 0510 	add.w	r5, r1, #16
 8008c76:	4646      	mov	r6, r8
 8008c78:	e05a      	b.n	8008d30 <arm_cmplx_mag_f32+0xd0>
 8008c7a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008c7e:	eeb4 0a40 	vcmp.f32	s0, s0
 8008c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c86:	f040 80a4 	bne.w	8008dd2 <arm_cmplx_mag_f32+0x172>
 8008c8a:	ed05 0a04 	vstr	s0, [r5, #-16]
 8008c8e:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8008c92:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8008c96:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008c9a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008c9e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008ca2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008caa:	f2c0 808f 	blt.w	8008dcc <arm_cmplx_mag_f32+0x16c>
 8008cae:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008cb2:	eeb4 0a40 	vcmp.f32	s0, s0
 8008cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cba:	f040 80af 	bne.w	8008e1c <arm_cmplx_mag_f32+0x1bc>
 8008cbe:	ed05 0a03 	vstr	s0, [r5, #-12]
 8008cc2:	ed54 7a04 	vldr	s15, [r4, #-16]
 8008cc6:	ed14 0a03 	vldr	s0, [r4, #-12]
 8008cca:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008cce:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008cd2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008cd6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cde:	db72      	blt.n	8008dc6 <arm_cmplx_mag_f32+0x166>
 8008ce0:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008ce4:	eeb4 0a40 	vcmp.f32	s0, s0
 8008ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cec:	f040 808c 	bne.w	8008e08 <arm_cmplx_mag_f32+0x1a8>
 8008cf0:	ed05 0a02 	vstr	s0, [r5, #-8]
 8008cf4:	ed54 7a02 	vldr	s15, [r4, #-8]
 8008cf8:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008cfc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d00:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008d04:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008d08:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d10:	db20      	blt.n	8008d54 <arm_cmplx_mag_f32+0xf4>
 8008d12:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008d16:	eeb4 0a40 	vcmp.f32	s0, s0
 8008d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d1e:	d169      	bne.n	8008df4 <arm_cmplx_mag_f32+0x194>
 8008d20:	3e01      	subs	r6, #1
 8008d22:	ed05 0a01 	vstr	s0, [r5, #-4]
 8008d26:	f104 0420 	add.w	r4, r4, #32
 8008d2a:	f105 0510 	add.w	r5, r5, #16
 8008d2e:	d019      	beq.n	8008d64 <arm_cmplx_mag_f32+0x104>
 8008d30:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8008d34:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8008d38:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d3c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008d40:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008d44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d4c:	da95      	bge.n	8008c7a <arm_cmplx_mag_f32+0x1a>
 8008d4e:	f845 7c10 	str.w	r7, [r5, #-16]
 8008d52:	e79c      	b.n	8008c8e <arm_cmplx_mag_f32+0x2e>
 8008d54:	3e01      	subs	r6, #1
 8008d56:	f845 7c04 	str.w	r7, [r5, #-4]
 8008d5a:	f104 0420 	add.w	r4, r4, #32
 8008d5e:	f105 0510 	add.w	r5, r5, #16
 8008d62:	d1e5      	bne.n	8008d30 <arm_cmplx_mag_f32+0xd0>
 8008d64:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8008d68:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8008d6c:	f012 0503 	ands.w	r5, r2, #3
 8008d70:	d026      	beq.n	8008dc0 <arm_cmplx_mag_f32+0x160>
 8008d72:	2600      	movs	r6, #0
 8008d74:	f100 0408 	add.w	r4, r0, #8
 8008d78:	e00c      	b.n	8008d94 <arm_cmplx_mag_f32+0x134>
 8008d7a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008d7e:	eeb4 0a40 	vcmp.f32	s0, s0
 8008d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d86:	d12e      	bne.n	8008de6 <arm_cmplx_mag_f32+0x186>
 8008d88:	3d01      	subs	r5, #1
 8008d8a:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008d8e:	f104 0408 	add.w	r4, r4, #8
 8008d92:	d015      	beq.n	8008dc0 <arm_cmplx_mag_f32+0x160>
 8008d94:	ed54 7a02 	vldr	s15, [r4, #-8]
 8008d98:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008d9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008da0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008da4:	3104      	adds	r1, #4
 8008da6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008daa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008db2:	dae2      	bge.n	8008d7a <arm_cmplx_mag_f32+0x11a>
 8008db4:	3d01      	subs	r5, #1
 8008db6:	f841 6c04 	str.w	r6, [r1, #-4]
 8008dba:	f104 0408 	add.w	r4, r4, #8
 8008dbe:	d1e9      	bne.n	8008d94 <arm_cmplx_mag_f32+0x134>
 8008dc0:	b004      	add	sp, #16
 8008dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dc6:	f845 7c08 	str.w	r7, [r5, #-8]
 8008dca:	e793      	b.n	8008cf4 <arm_cmplx_mag_f32+0x94>
 8008dcc:	f845 7c0c 	str.w	r7, [r5, #-12]
 8008dd0:	e777      	b.n	8008cc2 <arm_cmplx_mag_f32+0x62>
 8008dd2:	eeb0 0a67 	vmov.f32	s0, s15
 8008dd6:	9203      	str	r2, [sp, #12]
 8008dd8:	9102      	str	r1, [sp, #8]
 8008dda:	9001      	str	r0, [sp, #4]
 8008ddc:	f003 fa60 	bl	800c2a0 <sqrtf>
 8008de0:	a801      	add	r0, sp, #4
 8008de2:	c807      	ldmia	r0, {r0, r1, r2}
 8008de4:	e751      	b.n	8008c8a <arm_cmplx_mag_f32+0x2a>
 8008de6:	eeb0 0a67 	vmov.f32	s0, s15
 8008dea:	9101      	str	r1, [sp, #4]
 8008dec:	f003 fa58 	bl	800c2a0 <sqrtf>
 8008df0:	9901      	ldr	r1, [sp, #4]
 8008df2:	e7c9      	b.n	8008d88 <arm_cmplx_mag_f32+0x128>
 8008df4:	eeb0 0a67 	vmov.f32	s0, s15
 8008df8:	9203      	str	r2, [sp, #12]
 8008dfa:	9102      	str	r1, [sp, #8]
 8008dfc:	9001      	str	r0, [sp, #4]
 8008dfe:	f003 fa4f 	bl	800c2a0 <sqrtf>
 8008e02:	a801      	add	r0, sp, #4
 8008e04:	c807      	ldmia	r0, {r0, r1, r2}
 8008e06:	e78b      	b.n	8008d20 <arm_cmplx_mag_f32+0xc0>
 8008e08:	eeb0 0a67 	vmov.f32	s0, s15
 8008e0c:	9203      	str	r2, [sp, #12]
 8008e0e:	9102      	str	r1, [sp, #8]
 8008e10:	9001      	str	r0, [sp, #4]
 8008e12:	f003 fa45 	bl	800c2a0 <sqrtf>
 8008e16:	a801      	add	r0, sp, #4
 8008e18:	c807      	ldmia	r0, {r0, r1, r2}
 8008e1a:	e769      	b.n	8008cf0 <arm_cmplx_mag_f32+0x90>
 8008e1c:	eeb0 0a67 	vmov.f32	s0, s15
 8008e20:	9203      	str	r2, [sp, #12]
 8008e22:	9102      	str	r1, [sp, #8]
 8008e24:	9001      	str	r0, [sp, #4]
 8008e26:	f003 fa3b 	bl	800c2a0 <sqrtf>
 8008e2a:	a801      	add	r0, sp, #4
 8008e2c:	c807      	ldmia	r0, {r0, r1, r2}
 8008e2e:	e746      	b.n	8008cbe <arm_cmplx_mag_f32+0x5e>

08008e30 <arm_radix8_butterfly_f32>:
 8008e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e34:	ed2d 8b10 	vpush	{d8-d15}
 8008e38:	461c      	mov	r4, r3
 8008e3a:	b09d      	sub	sp, #116	; 0x74
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	3304      	adds	r3, #4
 8008e40:	ed9f bac4 	vldr	s22, [pc, #784]	; 8009154 <arm_radix8_butterfly_f32+0x324>
 8008e44:	9019      	str	r0, [sp, #100]	; 0x64
 8008e46:	921a      	str	r2, [sp, #104]	; 0x68
 8008e48:	468b      	mov	fp, r1
 8008e4a:	931b      	str	r3, [sp, #108]	; 0x6c
 8008e4c:	468a      	mov	sl, r1
 8008e4e:	46a1      	mov	r9, r4
 8008e50:	4607      	mov	r7, r0
 8008e52:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8008e56:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8008e5a:	eb03 0508 	add.w	r5, r3, r8
 8008e5e:	195c      	adds	r4, r3, r5
 8008e60:	00de      	lsls	r6, r3, #3
 8008e62:	191a      	adds	r2, r3, r4
 8008e64:	9600      	str	r6, [sp, #0]
 8008e66:	1898      	adds	r0, r3, r2
 8008e68:	4619      	mov	r1, r3
 8008e6a:	9e00      	ldr	r6, [sp, #0]
 8008e6c:	9311      	str	r3, [sp, #68]	; 0x44
 8008e6e:	4401      	add	r1, r0
 8008e70:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8008e74:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8008e78:	19be      	adds	r6, r7, r6
 8008e7a:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8008e7e:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8008e82:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8008e86:	9f00      	ldr	r7, [sp, #0]
 8008e88:	011b      	lsls	r3, r3, #4
 8008e8a:	eb06 0e07 	add.w	lr, r6, r7
 8008e8e:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008e90:	9302      	str	r3, [sp, #8]
 8008e92:	3204      	adds	r2, #4
 8008e94:	3104      	adds	r1, #4
 8008e96:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008e9a:	f04f 0c00 	mov.w	ip, #0
 8008e9e:	edde 7a00 	vldr	s15, [lr]
 8008ea2:	edd6 6a00 	vldr	s13, [r6]
 8008ea6:	ed95 2a00 	vldr	s4, [r5]
 8008eaa:	ed17 aa01 	vldr	s20, [r7, #-4]
 8008eae:	edd4 4a00 	vldr	s9, [r4]
 8008eb2:	ed90 5a00 	vldr	s10, [r0]
 8008eb6:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008eba:	ed51 0a01 	vldr	s1, [r1, #-4]
 8008ebe:	ee77 8a85 	vadd.f32	s17, s15, s10
 8008ec2:	ee76 3a87 	vadd.f32	s7, s13, s14
 8008ec6:	ee32 4a20 	vadd.f32	s8, s4, s1
 8008eca:	ee3a 3a24 	vadd.f32	s6, s20, s9
 8008ece:	ee33 6a84 	vadd.f32	s12, s7, s8
 8008ed2:	ee73 5a28 	vadd.f32	s11, s6, s17
 8008ed6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008eda:	ee75 6a86 	vadd.f32	s13, s11, s12
 8008ede:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8008ee2:	ed47 6a01 	vstr	s13, [r7, #-4]
 8008ee6:	edc4 5a00 	vstr	s11, [r4]
 8008eea:	ed92 9a00 	vldr	s18, [r2]
 8008eee:	ed95 1a01 	vldr	s2, [r5, #4]
 8008ef2:	edd6 5a01 	vldr	s11, [r6, #4]
 8008ef6:	ed91 6a00 	vldr	s12, [r1]
 8008efa:	edd7 2a00 	vldr	s5, [r7]
 8008efe:	edd4 1a01 	vldr	s3, [r4, #4]
 8008f02:	edde 6a01 	vldr	s13, [lr, #4]
 8008f06:	edd0 9a01 	vldr	s19, [r0, #4]
 8008f0a:	ee72 0a60 	vsub.f32	s1, s4, s1
 8008f0e:	ee71 aa46 	vsub.f32	s21, s2, s12
 8008f12:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8008f16:	ee37 0a60 	vsub.f32	s0, s14, s1
 8008f1a:	ee32 8a2a 	vadd.f32	s16, s4, s21
 8008f1e:	ee37 7a20 	vadd.f32	s14, s14, s1
 8008f22:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8008f26:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8008f2a:	ee75 5a89 	vadd.f32	s11, s11, s18
 8008f2e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8008f32:	ee7a 4a64 	vsub.f32	s9, s20, s9
 8008f36:	ee31 6a06 	vadd.f32	s12, s2, s12
 8008f3a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8008f3e:	ee32 1aa1 	vadd.f32	s2, s5, s3
 8008f42:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8008f46:	ee72 1ae1 	vsub.f32	s3, s5, s3
 8008f4a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8008f4e:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8008f52:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8008f56:	ee33 3a68 	vsub.f32	s6, s6, s17
 8008f5a:	ee36 0a88 	vadd.f32	s0, s13, s16
 8008f5e:	ee75 8a86 	vadd.f32	s17, s11, s12
 8008f62:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8008f66:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8008f6a:	ee74 6ae0 	vsub.f32	s13, s9, s1
 8008f6e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8008f72:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8008f76:	ee75 4a27 	vadd.f32	s9, s10, s15
 8008f7a:	ee71 5a49 	vsub.f32	s11, s2, s18
 8008f7e:	ee31 2a09 	vadd.f32	s4, s2, s18
 8008f82:	ee75 7a67 	vsub.f32	s15, s10, s15
 8008f86:	ee31 1aa2 	vadd.f32	s2, s3, s5
 8008f8a:	ee71 2ae2 	vsub.f32	s5, s3, s5
 8008f8e:	ee73 0a06 	vadd.f32	s1, s6, s12
 8008f92:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8008f96:	ee36 5a87 	vadd.f32	s10, s13, s14
 8008f9a:	ee32 8a28 	vadd.f32	s16, s4, s17
 8008f9e:	ee33 6a46 	vsub.f32	s12, s6, s12
 8008fa2:	ee34 4a25 	vadd.f32	s8, s8, s11
 8008fa6:	ee33 3a80 	vadd.f32	s6, s7, s0
 8008faa:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008fae:	ee71 5a64 	vsub.f32	s11, s2, s9
 8008fb2:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8008fb6:	ee32 2a68 	vsub.f32	s4, s4, s17
 8008fba:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8008fbe:	ee74 4a81 	vadd.f32	s9, s9, s2
 8008fc2:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8008fc6:	44dc      	add	ip, fp
 8008fc8:	45e2      	cmp	sl, ip
 8008fca:	ed87 8a00 	vstr	s16, [r7]
 8008fce:	ed84 2a01 	vstr	s4, [r4, #4]
 8008fd2:	441f      	add	r7, r3
 8008fd4:	edce 0a00 	vstr	s1, [lr]
 8008fd8:	441c      	add	r4, r3
 8008fda:	ed80 6a00 	vstr	s12, [r0]
 8008fde:	edce 1a01 	vstr	s3, [lr, #4]
 8008fe2:	ed80 4a01 	vstr	s8, [r0, #4]
 8008fe6:	449e      	add	lr, r3
 8008fe8:	ed86 3a00 	vstr	s6, [r6]
 8008fec:	4418      	add	r0, r3
 8008fee:	ed41 3a01 	vstr	s7, [r1, #-4]
 8008ff2:	ed02 5a01 	vstr	s10, [r2, #-4]
 8008ff6:	ed85 7a00 	vstr	s14, [r5]
 8008ffa:	edc6 5a01 	vstr	s11, [r6, #4]
 8008ffe:	edc1 4a00 	vstr	s9, [r1]
 8009002:	441e      	add	r6, r3
 8009004:	edc2 6a00 	vstr	s13, [r2]
 8009008:	4419      	add	r1, r3
 800900a:	edc5 7a01 	vstr	s15, [r5, #4]
 800900e:	441a      	add	r2, r3
 8009010:	441d      	add	r5, r3
 8009012:	f63f af44 	bhi.w	8008e9e <arm_radix8_butterfly_f32+0x6e>
 8009016:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009018:	2a07      	cmp	r2, #7
 800901a:	f240 81f5 	bls.w	8009408 <arm_radix8_butterfly_f32+0x5d8>
 800901e:	f108 0101 	add.w	r1, r8, #1
 8009022:	188f      	adds	r7, r1, r2
 8009024:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 8009028:	19d6      	adds	r6, r2, r7
 800902a:	eb08 0c09 	add.w	ip, r8, r9
 800902e:	1994      	adds	r4, r2, r6
 8009030:	eb0c 0e09 	add.w	lr, ip, r9
 8009034:	4610      	mov	r0, r2
 8009036:	9701      	str	r7, [sp, #4]
 8009038:	4420      	add	r0, r4
 800903a:	eb0e 0709 	add.w	r7, lr, r9
 800903e:	1815      	adds	r5, r2, r0
 8009040:	eb07 0209 	add.w	r2, r7, r9
 8009044:	9203      	str	r2, [sp, #12]
 8009046:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009048:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800904c:	9117      	str	r1, [sp, #92]	; 0x5c
 800904e:	440a      	add	r2, r1
 8009050:	9900      	ldr	r1, [sp, #0]
 8009052:	3108      	adds	r1, #8
 8009054:	9100      	str	r1, [sp, #0]
 8009056:	9902      	ldr	r1, [sp, #8]
 8009058:	3108      	adds	r1, #8
 800905a:	9102      	str	r1, [sp, #8]
 800905c:	9919      	ldr	r1, [sp, #100]	; 0x64
 800905e:	00ff      	lsls	r7, r7, #3
 8009060:	9715      	str	r7, [sp, #84]	; 0x54
 8009062:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8009066:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800906a:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800906e:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 8009070:	9903      	ldr	r1, [sp, #12]
 8009072:	19d7      	adds	r7, r2, r7
 8009074:	00c9      	lsls	r1, r1, #3
 8009076:	9114      	str	r1, [sp, #80]	; 0x50
 8009078:	9710      	str	r7, [sp, #64]	; 0x40
 800907a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800907c:	9f00      	ldr	r7, [sp, #0]
 800907e:	19cf      	adds	r7, r1, r7
 8009080:	970d      	str	r7, [sp, #52]	; 0x34
 8009082:	9f02      	ldr	r7, [sp, #8]
 8009084:	19cf      	adds	r7, r1, r7
 8009086:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800908a:	970c      	str	r7, [sp, #48]	; 0x30
 800908c:	9f01      	ldr	r7, [sp, #4]
 800908e:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 8009092:	3504      	adds	r5, #4
 8009094:	3004      	adds	r0, #4
 8009096:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 800909a:	9508      	str	r5, [sp, #32]
 800909c:	9009      	str	r0, [sp, #36]	; 0x24
 800909e:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80090a0:	981a      	ldr	r0, [sp, #104]	; 0x68
 80090a2:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 80090a6:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 80090aa:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 80090ae:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80090b0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 80090b4:	1945      	adds	r5, r0, r5
 80090b6:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80090ba:	460f      	mov	r7, r1
 80090bc:	3404      	adds	r4, #4
 80090be:	4641      	mov	r1, r8
 80090c0:	1841      	adds	r1, r0, r1
 80090c2:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 80090c6:	940a      	str	r4, [sp, #40]	; 0x28
 80090c8:	eb00 0c06 	add.w	ip, r0, r6
 80090cc:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80090d0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80090d2:	9506      	str	r5, [sp, #24]
 80090d4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80090d6:	9105      	str	r1, [sp, #20]
 80090d8:	4639      	mov	r1, r7
 80090da:	1905      	adds	r5, r0, r4
 80090dc:	3108      	adds	r1, #8
 80090de:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80090e0:	9507      	str	r5, [sp, #28]
 80090e2:	910f      	str	r1, [sp, #60]	; 0x3c
 80090e4:	ea4f 1509 	mov.w	r5, r9, lsl #4
 80090e8:	2101      	movs	r1, #1
 80090ea:	eb00 0e06 	add.w	lr, r0, r6
 80090ee:	9518      	str	r5, [sp, #96]	; 0x60
 80090f0:	9404      	str	r4, [sp, #16]
 80090f2:	9103      	str	r1, [sp, #12]
 80090f4:	4620      	mov	r0, r4
 80090f6:	4689      	mov	r9, r1
 80090f8:	9e06      	ldr	r6, [sp, #24]
 80090fa:	ed90 fa00 	vldr	s30, [r0]
 80090fe:	edd6 7a01 	vldr	s15, [r6, #4]
 8009102:	edd0 ba01 	vldr	s23, [r0, #4]
 8009106:	edcd 7a00 	vstr	s15, [sp]
 800910a:	a80d      	add	r0, sp, #52	; 0x34
 800910c:	edde 7a01 	vldr	s15, [lr, #4]
 8009110:	9c05      	ldr	r4, [sp, #20]
 8009112:	9d07      	ldr	r5, [sp, #28]
 8009114:	edd2 fa00 	vldr	s31, [r2]
 8009118:	ed92 ca01 	vldr	s24, [r2, #4]
 800911c:	edcd 7a01 	vstr	s15, [sp, #4]
 8009120:	c807      	ldmia	r0, {r0, r1, r2}
 8009122:	eddc 7a01 	vldr	s15, [ip, #4]
 8009126:	edd4 ea00 	vldr	s29, [r4]
 800912a:	ed95 ea00 	vldr	s28, [r5]
 800912e:	edd6 da00 	vldr	s27, [r6]
 8009132:	edd4 aa01 	vldr	s21, [r4, #4]
 8009136:	ed95 aa01 	vldr	s20, [r5, #4]
 800913a:	ed9e da00 	vldr	s26, [lr]
 800913e:	eddc ca00 	vldr	s25, [ip]
 8009142:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009146:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009148:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800914a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800914c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800914e:	edcd 7a02 	vstr	s15, [sp, #8]
 8009152:	e001      	b.n	8009158 <arm_radix8_butterfly_f32+0x328>
 8009154:	3f3504f3 	.word	0x3f3504f3
 8009158:	ed16 6a01 	vldr	s12, [r6, #-4]
 800915c:	ed91 5a00 	vldr	s10, [r1]
 8009160:	ed57 9a01 	vldr	s19, [r7, #-4]
 8009164:	edd5 7a00 	vldr	s15, [r5]
 8009168:	ed18 7a01 	vldr	s14, [r8, #-4]
 800916c:	edd2 3a00 	vldr	s7, [r2]
 8009170:	ed94 3a00 	vldr	s6, [r4]
 8009174:	ed90 2a00 	vldr	s4, [r0]
 8009178:	ed92 0a01 	vldr	s0, [r2, #4]
 800917c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8009180:	ee32 1a06 	vadd.f32	s2, s4, s12
 8009184:	ee33 4a29 	vadd.f32	s8, s6, s19
 8009188:	ee77 4a87 	vadd.f32	s9, s15, s14
 800918c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8009190:	ee71 6a24 	vadd.f32	s13, s2, s9
 8009194:	ee32 2a46 	vsub.f32	s4, s4, s12
 8009198:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800919c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80091a0:	ed82 6a00 	vstr	s12, [r2]
 80091a4:	edd5 8a01 	vldr	s17, [r5, #4]
 80091a8:	ed90 9a01 	vldr	s18, [r0, #4]
 80091ac:	edd6 2a00 	vldr	s5, [r6]
 80091b0:	ed98 7a00 	vldr	s14, [r8]
 80091b4:	edd4 0a01 	vldr	s1, [r4, #4]
 80091b8:	ed91 6a01 	vldr	s12, [r1, #4]
 80091bc:	edd7 5a00 	vldr	s11, [r7]
 80091c0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80091c4:	ee33 3a69 	vsub.f32	s6, s6, s19
 80091c8:	ee39 5a62 	vsub.f32	s10, s18, s5
 80091cc:	ee78 9ac7 	vsub.f32	s19, s17, s14
 80091d0:	ee38 4a44 	vsub.f32	s8, s16, s8
 80091d4:	ee38 7a87 	vadd.f32	s14, s17, s14
 80091d8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80091dc:	ee79 2a22 	vadd.f32	s5, s18, s5
 80091e0:	ee75 8a69 	vsub.f32	s17, s10, s19
 80091e4:	ee32 9a27 	vadd.f32	s18, s4, s15
 80091e8:	ee35 5a29 	vadd.f32	s10, s10, s19
 80091ec:	ee72 7a67 	vsub.f32	s15, s4, s15
 80091f0:	ee30 2a06 	vadd.f32	s4, s0, s12
 80091f4:	ee69 9a0b 	vmul.f32	s19, s18, s22
 80091f8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80091fc:	ee32 9a08 	vadd.f32	s18, s4, s16
 8009200:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8009204:	ee32 2a48 	vsub.f32	s4, s4, s16
 8009208:	ee71 4a64 	vsub.f32	s9, s2, s9
 800920c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8009210:	ee32 1a87 	vadd.f32	s2, s5, s14
 8009214:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8009218:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800921c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8009220:	ee73 0a29 	vadd.f32	s1, s6, s19
 8009224:	ee36 0a28 	vadd.f32	s0, s12, s17
 8009228:	ee33 3a69 	vsub.f32	s6, s6, s19
 800922c:	ee32 7a64 	vsub.f32	s14, s4, s9
 8009230:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8009234:	ee36 6a68 	vsub.f32	s12, s12, s17
 8009238:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800923c:	ee75 8a85 	vadd.f32	s17, s11, s10
 8009240:	ee74 3a22 	vadd.f32	s7, s8, s5
 8009244:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8009248:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800924c:	ee79 1a41 	vsub.f32	s3, s18, s2
 8009250:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8009254:	ee76 5a43 	vsub.f32	s11, s12, s6
 8009258:	ee74 2a62 	vsub.f32	s5, s8, s5
 800925c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8009260:	ee30 4a60 	vsub.f32	s8, s0, s1
 8009264:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8009268:	ee30 0a80 	vadd.f32	s0, s1, s0
 800926c:	ee77 9a85 	vadd.f32	s19, s15, s10
 8009270:	ee33 6a06 	vadd.f32	s12, s6, s12
 8009274:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009278:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800927c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8009280:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8009284:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8009288:	ee39 1a01 	vadd.f32	s2, s18, s2
 800928c:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8009290:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8009294:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8009298:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800929c:	ee6f 1a84 	vmul.f32	s3, s31, s8
 80092a0:	ee35 3a03 	vadd.f32	s6, s10, s6
 80092a4:	ee72 6a66 	vsub.f32	s13, s4, s13
 80092a8:	ee2c 5a04 	vmul.f32	s10, s24, s8
 80092ac:	ee2f 2a88 	vmul.f32	s4, s31, s16
 80092b0:	ed9d 4a02 	vldr	s8, [sp, #8]
 80092b4:	ed82 1a01 	vstr	s2, [r2, #4]
 80092b8:	ee77 3a63 	vsub.f32	s7, s14, s7
 80092bc:	ee2c 8a08 	vmul.f32	s16, s24, s16
 80092c0:	ed9d 7a01 	vldr	s14, [sp, #4]
 80092c4:	ed81 3a00 	vstr	s6, [r1]
 80092c8:	ee30 9a89 	vadd.f32	s18, s1, s18
 80092cc:	ee32 2a05 	vadd.f32	s4, s4, s10
 80092d0:	ee6d 0a22 	vmul.f32	s1, s26, s5
 80092d4:	ee31 8ac8 	vsub.f32	s16, s3, s16
 80092d8:	ee67 2a22 	vmul.f32	s5, s14, s5
 80092dc:	ee64 1a00 	vmul.f32	s3, s8, s0
 80092e0:	ee27 7a24 	vmul.f32	s14, s14, s9
 80092e4:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 80092e8:	ee6d 4a24 	vmul.f32	s9, s26, s9
 80092ec:	ee64 8a28 	vmul.f32	s17, s8, s17
 80092f0:	ed9d 4a00 	vldr	s8, [sp]
 80092f4:	edc1 6a01 	vstr	s13, [r1, #4]
 80092f8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80092fc:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8009300:	ee64 9a29 	vmul.f32	s19, s8, s19
 8009304:	ee24 4a25 	vmul.f32	s8, s8, s11
 8009308:	ee30 7a87 	vadd.f32	s14, s1, s14
 800930c:	ee74 4a84 	vadd.f32	s9, s9, s8
 8009310:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8009314:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8009318:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800931c:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8009320:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8009324:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8009328:	ee75 1a21 	vadd.f32	s3, s10, s3
 800932c:	ee30 0a68 	vsub.f32	s0, s0, s17
 8009330:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8009334:	ee70 0a84 	vadd.f32	s1, s1, s8
 8009338:	ee36 6a67 	vsub.f32	s12, s12, s15
 800933c:	44d9      	add	r9, fp
 800933e:	45ca      	cmp	sl, r9
 8009340:	ed84 9a00 	vstr	s18, [r4]
 8009344:	edc4 3a01 	vstr	s7, [r4, #4]
 8009348:	441a      	add	r2, r3
 800934a:	ed07 7a01 	vstr	s14, [r7, #-4]
 800934e:	edc7 2a00 	vstr	s5, [r7]
 8009352:	4419      	add	r1, r3
 8009354:	ed80 2a00 	vstr	s4, [r0]
 8009358:	ed80 8a01 	vstr	s16, [r0, #4]
 800935c:	441c      	add	r4, r3
 800935e:	ed48 1a01 	vstr	s3, [r8, #-4]
 8009362:	ed88 0a00 	vstr	s0, [r8]
 8009366:	441f      	add	r7, r3
 8009368:	ed46 4a01 	vstr	s9, [r6, #-4]
 800936c:	4418      	add	r0, r3
 800936e:	edc6 9a00 	vstr	s19, [r6]
 8009372:	4498      	add	r8, r3
 8009374:	edc5 0a00 	vstr	s1, [r5]
 8009378:	ed85 6a01 	vstr	s12, [r5, #4]
 800937c:	441e      	add	r6, r3
 800937e:	441d      	add	r5, r3
 8009380:	f63f aeea 	bhi.w	8009158 <arm_radix8_butterfly_f32+0x328>
 8009384:	9a03      	ldr	r2, [sp, #12]
 8009386:	9818      	ldr	r0, [sp, #96]	; 0x60
 8009388:	3201      	adds	r2, #1
 800938a:	4611      	mov	r1, r2
 800938c:	9203      	str	r2, [sp, #12]
 800938e:	9a04      	ldr	r2, [sp, #16]
 8009390:	4402      	add	r2, r0
 8009392:	9204      	str	r2, [sp, #16]
 8009394:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009396:	9a05      	ldr	r2, [sp, #20]
 8009398:	4402      	add	r2, r0
 800939a:	9205      	str	r2, [sp, #20]
 800939c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800939e:	9a07      	ldr	r2, [sp, #28]
 80093a0:	4402      	add	r2, r0
 80093a2:	9207      	str	r2, [sp, #28]
 80093a4:	9816      	ldr	r0, [sp, #88]	; 0x58
 80093a6:	9a06      	ldr	r2, [sp, #24]
 80093a8:	4402      	add	r2, r0
 80093aa:	9206      	str	r2, [sp, #24]
 80093ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80093ae:	4496      	add	lr, r2
 80093b0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80093b2:	4494      	add	ip, r2
 80093b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093b6:	3208      	adds	r2, #8
 80093b8:	920f      	str	r2, [sp, #60]	; 0x3c
 80093ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80093bc:	3208      	adds	r2, #8
 80093be:	920e      	str	r2, [sp, #56]	; 0x38
 80093c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80093c2:	3208      	adds	r2, #8
 80093c4:	920d      	str	r2, [sp, #52]	; 0x34
 80093c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093c8:	3208      	adds	r2, #8
 80093ca:	920c      	str	r2, [sp, #48]	; 0x30
 80093cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80093ce:	3208      	adds	r2, #8
 80093d0:	920b      	str	r2, [sp, #44]	; 0x2c
 80093d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093d4:	3208      	adds	r2, #8
 80093d6:	920a      	str	r2, [sp, #40]	; 0x28
 80093d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093da:	3208      	adds	r2, #8
 80093dc:	9209      	str	r2, [sp, #36]	; 0x24
 80093de:	9a08      	ldr	r2, [sp, #32]
 80093e0:	3208      	adds	r2, #8
 80093e2:	9208      	str	r2, [sp, #32]
 80093e4:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80093e6:	9811      	ldr	r0, [sp, #68]	; 0x44
 80093e8:	4288      	cmp	r0, r1
 80093ea:	4622      	mov	r2, r4
 80093ec:	d007      	beq.n	80093fe <arm_radix8_butterfly_f32+0x5ce>
 80093ee:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80093f0:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80093f4:	4621      	mov	r1, r4
 80093f6:	4401      	add	r1, r0
 80093f8:	9110      	str	r1, [sp, #64]	; 0x40
 80093fa:	9804      	ldr	r0, [sp, #16]
 80093fc:	e67c      	b.n	80090f8 <arm_radix8_butterfly_f32+0x2c8>
 80093fe:	4683      	mov	fp, r0
 8009400:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 8009404:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8009406:	e524      	b.n	8008e52 <arm_radix8_butterfly_f32+0x22>
 8009408:	b01d      	add	sp, #116	; 0x74
 800940a:	ecbd 8b10 	vpop	{d8-d15}
 800940e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009412:	bf00      	nop

08009414 <__libc_init_array>:
 8009414:	b570      	push	{r4, r5, r6, lr}
 8009416:	4d0d      	ldr	r5, [pc, #52]	; (800944c <__libc_init_array+0x38>)
 8009418:	4c0d      	ldr	r4, [pc, #52]	; (8009450 <__libc_init_array+0x3c>)
 800941a:	1b64      	subs	r4, r4, r5
 800941c:	10a4      	asrs	r4, r4, #2
 800941e:	2600      	movs	r6, #0
 8009420:	42a6      	cmp	r6, r4
 8009422:	d109      	bne.n	8009438 <__libc_init_array+0x24>
 8009424:	4d0b      	ldr	r5, [pc, #44]	; (8009454 <__libc_init_array+0x40>)
 8009426:	4c0c      	ldr	r4, [pc, #48]	; (8009458 <__libc_init_array+0x44>)
 8009428:	f002 ffb2 	bl	800c390 <_init>
 800942c:	1b64      	subs	r4, r4, r5
 800942e:	10a4      	asrs	r4, r4, #2
 8009430:	2600      	movs	r6, #0
 8009432:	42a6      	cmp	r6, r4
 8009434:	d105      	bne.n	8009442 <__libc_init_array+0x2e>
 8009436:	bd70      	pop	{r4, r5, r6, pc}
 8009438:	f855 3b04 	ldr.w	r3, [r5], #4
 800943c:	4798      	blx	r3
 800943e:	3601      	adds	r6, #1
 8009440:	e7ee      	b.n	8009420 <__libc_init_array+0xc>
 8009442:	f855 3b04 	ldr.w	r3, [r5], #4
 8009446:	4798      	blx	r3
 8009448:	3601      	adds	r6, #1
 800944a:	e7f2      	b.n	8009432 <__libc_init_array+0x1e>
 800944c:	080247f4 	.word	0x080247f4
 8009450:	080247f4 	.word	0x080247f4
 8009454:	080247f4 	.word	0x080247f4
 8009458:	080247f8 	.word	0x080247f8

0800945c <memset>:
 800945c:	4402      	add	r2, r0
 800945e:	4603      	mov	r3, r0
 8009460:	4293      	cmp	r3, r2
 8009462:	d100      	bne.n	8009466 <memset+0xa>
 8009464:	4770      	bx	lr
 8009466:	f803 1b01 	strb.w	r1, [r3], #1
 800946a:	e7f9      	b.n	8009460 <memset+0x4>

0800946c <__cvt>:
 800946c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009470:	ec55 4b10 	vmov	r4, r5, d0
 8009474:	2d00      	cmp	r5, #0
 8009476:	460e      	mov	r6, r1
 8009478:	4619      	mov	r1, r3
 800947a:	462b      	mov	r3, r5
 800947c:	bfbb      	ittet	lt
 800947e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009482:	461d      	movlt	r5, r3
 8009484:	2300      	movge	r3, #0
 8009486:	232d      	movlt	r3, #45	; 0x2d
 8009488:	700b      	strb	r3, [r1, #0]
 800948a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800948c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009490:	4691      	mov	r9, r2
 8009492:	f023 0820 	bic.w	r8, r3, #32
 8009496:	bfbc      	itt	lt
 8009498:	4622      	movlt	r2, r4
 800949a:	4614      	movlt	r4, r2
 800949c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80094a0:	d005      	beq.n	80094ae <__cvt+0x42>
 80094a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80094a6:	d100      	bne.n	80094aa <__cvt+0x3e>
 80094a8:	3601      	adds	r6, #1
 80094aa:	2102      	movs	r1, #2
 80094ac:	e000      	b.n	80094b0 <__cvt+0x44>
 80094ae:	2103      	movs	r1, #3
 80094b0:	ab03      	add	r3, sp, #12
 80094b2:	9301      	str	r3, [sp, #4]
 80094b4:	ab02      	add	r3, sp, #8
 80094b6:	9300      	str	r3, [sp, #0]
 80094b8:	ec45 4b10 	vmov	d0, r4, r5
 80094bc:	4653      	mov	r3, sl
 80094be:	4632      	mov	r2, r6
 80094c0:	f000 fcfe 	bl	8009ec0 <_dtoa_r>
 80094c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80094c8:	4607      	mov	r7, r0
 80094ca:	d102      	bne.n	80094d2 <__cvt+0x66>
 80094cc:	f019 0f01 	tst.w	r9, #1
 80094d0:	d022      	beq.n	8009518 <__cvt+0xac>
 80094d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80094d6:	eb07 0906 	add.w	r9, r7, r6
 80094da:	d110      	bne.n	80094fe <__cvt+0x92>
 80094dc:	783b      	ldrb	r3, [r7, #0]
 80094de:	2b30      	cmp	r3, #48	; 0x30
 80094e0:	d10a      	bne.n	80094f8 <__cvt+0x8c>
 80094e2:	2200      	movs	r2, #0
 80094e4:	2300      	movs	r3, #0
 80094e6:	4620      	mov	r0, r4
 80094e8:	4629      	mov	r1, r5
 80094ea:	f7f7 fb5d 	bl	8000ba8 <__aeabi_dcmpeq>
 80094ee:	b918      	cbnz	r0, 80094f8 <__cvt+0x8c>
 80094f0:	f1c6 0601 	rsb	r6, r6, #1
 80094f4:	f8ca 6000 	str.w	r6, [sl]
 80094f8:	f8da 3000 	ldr.w	r3, [sl]
 80094fc:	4499      	add	r9, r3
 80094fe:	2200      	movs	r2, #0
 8009500:	2300      	movs	r3, #0
 8009502:	4620      	mov	r0, r4
 8009504:	4629      	mov	r1, r5
 8009506:	f7f7 fb4f 	bl	8000ba8 <__aeabi_dcmpeq>
 800950a:	b108      	cbz	r0, 8009510 <__cvt+0xa4>
 800950c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009510:	2230      	movs	r2, #48	; 0x30
 8009512:	9b03      	ldr	r3, [sp, #12]
 8009514:	454b      	cmp	r3, r9
 8009516:	d307      	bcc.n	8009528 <__cvt+0xbc>
 8009518:	9b03      	ldr	r3, [sp, #12]
 800951a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800951c:	1bdb      	subs	r3, r3, r7
 800951e:	4638      	mov	r0, r7
 8009520:	6013      	str	r3, [r2, #0]
 8009522:	b004      	add	sp, #16
 8009524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009528:	1c59      	adds	r1, r3, #1
 800952a:	9103      	str	r1, [sp, #12]
 800952c:	701a      	strb	r2, [r3, #0]
 800952e:	e7f0      	b.n	8009512 <__cvt+0xa6>

08009530 <__exponent>:
 8009530:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009532:	4603      	mov	r3, r0
 8009534:	2900      	cmp	r1, #0
 8009536:	bfb8      	it	lt
 8009538:	4249      	neglt	r1, r1
 800953a:	f803 2b02 	strb.w	r2, [r3], #2
 800953e:	bfb4      	ite	lt
 8009540:	222d      	movlt	r2, #45	; 0x2d
 8009542:	222b      	movge	r2, #43	; 0x2b
 8009544:	2909      	cmp	r1, #9
 8009546:	7042      	strb	r2, [r0, #1]
 8009548:	dd2a      	ble.n	80095a0 <__exponent+0x70>
 800954a:	f10d 0407 	add.w	r4, sp, #7
 800954e:	46a4      	mov	ip, r4
 8009550:	270a      	movs	r7, #10
 8009552:	46a6      	mov	lr, r4
 8009554:	460a      	mov	r2, r1
 8009556:	fb91 f6f7 	sdiv	r6, r1, r7
 800955a:	fb07 1516 	mls	r5, r7, r6, r1
 800955e:	3530      	adds	r5, #48	; 0x30
 8009560:	2a63      	cmp	r2, #99	; 0x63
 8009562:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8009566:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800956a:	4631      	mov	r1, r6
 800956c:	dcf1      	bgt.n	8009552 <__exponent+0x22>
 800956e:	3130      	adds	r1, #48	; 0x30
 8009570:	f1ae 0502 	sub.w	r5, lr, #2
 8009574:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009578:	1c44      	adds	r4, r0, #1
 800957a:	4629      	mov	r1, r5
 800957c:	4561      	cmp	r1, ip
 800957e:	d30a      	bcc.n	8009596 <__exponent+0x66>
 8009580:	f10d 0209 	add.w	r2, sp, #9
 8009584:	eba2 020e 	sub.w	r2, r2, lr
 8009588:	4565      	cmp	r5, ip
 800958a:	bf88      	it	hi
 800958c:	2200      	movhi	r2, #0
 800958e:	4413      	add	r3, r2
 8009590:	1a18      	subs	r0, r3, r0
 8009592:	b003      	add	sp, #12
 8009594:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009596:	f811 2b01 	ldrb.w	r2, [r1], #1
 800959a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800959e:	e7ed      	b.n	800957c <__exponent+0x4c>
 80095a0:	2330      	movs	r3, #48	; 0x30
 80095a2:	3130      	adds	r1, #48	; 0x30
 80095a4:	7083      	strb	r3, [r0, #2]
 80095a6:	70c1      	strb	r1, [r0, #3]
 80095a8:	1d03      	adds	r3, r0, #4
 80095aa:	e7f1      	b.n	8009590 <__exponent+0x60>

080095ac <_printf_float>:
 80095ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b0:	ed2d 8b02 	vpush	{d8}
 80095b4:	b08d      	sub	sp, #52	; 0x34
 80095b6:	460c      	mov	r4, r1
 80095b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80095bc:	4616      	mov	r6, r2
 80095be:	461f      	mov	r7, r3
 80095c0:	4605      	mov	r5, r0
 80095c2:	f001 fa6b 	bl	800aa9c <_localeconv_r>
 80095c6:	f8d0 a000 	ldr.w	sl, [r0]
 80095ca:	4650      	mov	r0, sl
 80095cc:	f7f6 fe70 	bl	80002b0 <strlen>
 80095d0:	2300      	movs	r3, #0
 80095d2:	930a      	str	r3, [sp, #40]	; 0x28
 80095d4:	6823      	ldr	r3, [r4, #0]
 80095d6:	9305      	str	r3, [sp, #20]
 80095d8:	f8d8 3000 	ldr.w	r3, [r8]
 80095dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80095e0:	3307      	adds	r3, #7
 80095e2:	f023 0307 	bic.w	r3, r3, #7
 80095e6:	f103 0208 	add.w	r2, r3, #8
 80095ea:	f8c8 2000 	str.w	r2, [r8]
 80095ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80095f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80095fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80095fe:	9307      	str	r3, [sp, #28]
 8009600:	f8cd 8018 	str.w	r8, [sp, #24]
 8009604:	ee08 0a10 	vmov	s16, r0
 8009608:	4b9f      	ldr	r3, [pc, #636]	; (8009888 <_printf_float+0x2dc>)
 800960a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800960e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009612:	f7f7 fafb 	bl	8000c0c <__aeabi_dcmpun>
 8009616:	bb88      	cbnz	r0, 800967c <_printf_float+0xd0>
 8009618:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800961c:	4b9a      	ldr	r3, [pc, #616]	; (8009888 <_printf_float+0x2dc>)
 800961e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009622:	f7f7 fad5 	bl	8000bd0 <__aeabi_dcmple>
 8009626:	bb48      	cbnz	r0, 800967c <_printf_float+0xd0>
 8009628:	2200      	movs	r2, #0
 800962a:	2300      	movs	r3, #0
 800962c:	4640      	mov	r0, r8
 800962e:	4649      	mov	r1, r9
 8009630:	f7f7 fac4 	bl	8000bbc <__aeabi_dcmplt>
 8009634:	b110      	cbz	r0, 800963c <_printf_float+0x90>
 8009636:	232d      	movs	r3, #45	; 0x2d
 8009638:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800963c:	4b93      	ldr	r3, [pc, #588]	; (800988c <_printf_float+0x2e0>)
 800963e:	4894      	ldr	r0, [pc, #592]	; (8009890 <_printf_float+0x2e4>)
 8009640:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009644:	bf94      	ite	ls
 8009646:	4698      	movls	r8, r3
 8009648:	4680      	movhi	r8, r0
 800964a:	2303      	movs	r3, #3
 800964c:	6123      	str	r3, [r4, #16]
 800964e:	9b05      	ldr	r3, [sp, #20]
 8009650:	f023 0204 	bic.w	r2, r3, #4
 8009654:	6022      	str	r2, [r4, #0]
 8009656:	f04f 0900 	mov.w	r9, #0
 800965a:	9700      	str	r7, [sp, #0]
 800965c:	4633      	mov	r3, r6
 800965e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009660:	4621      	mov	r1, r4
 8009662:	4628      	mov	r0, r5
 8009664:	f000 f9d8 	bl	8009a18 <_printf_common>
 8009668:	3001      	adds	r0, #1
 800966a:	f040 8090 	bne.w	800978e <_printf_float+0x1e2>
 800966e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009672:	b00d      	add	sp, #52	; 0x34
 8009674:	ecbd 8b02 	vpop	{d8}
 8009678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800967c:	4642      	mov	r2, r8
 800967e:	464b      	mov	r3, r9
 8009680:	4640      	mov	r0, r8
 8009682:	4649      	mov	r1, r9
 8009684:	f7f7 fac2 	bl	8000c0c <__aeabi_dcmpun>
 8009688:	b140      	cbz	r0, 800969c <_printf_float+0xf0>
 800968a:	464b      	mov	r3, r9
 800968c:	2b00      	cmp	r3, #0
 800968e:	bfbc      	itt	lt
 8009690:	232d      	movlt	r3, #45	; 0x2d
 8009692:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009696:	487f      	ldr	r0, [pc, #508]	; (8009894 <_printf_float+0x2e8>)
 8009698:	4b7f      	ldr	r3, [pc, #508]	; (8009898 <_printf_float+0x2ec>)
 800969a:	e7d1      	b.n	8009640 <_printf_float+0x94>
 800969c:	6863      	ldr	r3, [r4, #4]
 800969e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80096a2:	9206      	str	r2, [sp, #24]
 80096a4:	1c5a      	adds	r2, r3, #1
 80096a6:	d13f      	bne.n	8009728 <_printf_float+0x17c>
 80096a8:	2306      	movs	r3, #6
 80096aa:	6063      	str	r3, [r4, #4]
 80096ac:	9b05      	ldr	r3, [sp, #20]
 80096ae:	6861      	ldr	r1, [r4, #4]
 80096b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80096b4:	2300      	movs	r3, #0
 80096b6:	9303      	str	r3, [sp, #12]
 80096b8:	ab0a      	add	r3, sp, #40	; 0x28
 80096ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 80096be:	ab09      	add	r3, sp, #36	; 0x24
 80096c0:	ec49 8b10 	vmov	d0, r8, r9
 80096c4:	9300      	str	r3, [sp, #0]
 80096c6:	6022      	str	r2, [r4, #0]
 80096c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80096cc:	4628      	mov	r0, r5
 80096ce:	f7ff fecd 	bl	800946c <__cvt>
 80096d2:	9b06      	ldr	r3, [sp, #24]
 80096d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096d6:	2b47      	cmp	r3, #71	; 0x47
 80096d8:	4680      	mov	r8, r0
 80096da:	d108      	bne.n	80096ee <_printf_float+0x142>
 80096dc:	1cc8      	adds	r0, r1, #3
 80096de:	db02      	blt.n	80096e6 <_printf_float+0x13a>
 80096e0:	6863      	ldr	r3, [r4, #4]
 80096e2:	4299      	cmp	r1, r3
 80096e4:	dd41      	ble.n	800976a <_printf_float+0x1be>
 80096e6:	f1ab 0b02 	sub.w	fp, fp, #2
 80096ea:	fa5f fb8b 	uxtb.w	fp, fp
 80096ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80096f2:	d820      	bhi.n	8009736 <_printf_float+0x18a>
 80096f4:	3901      	subs	r1, #1
 80096f6:	465a      	mov	r2, fp
 80096f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80096fc:	9109      	str	r1, [sp, #36]	; 0x24
 80096fe:	f7ff ff17 	bl	8009530 <__exponent>
 8009702:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009704:	1813      	adds	r3, r2, r0
 8009706:	2a01      	cmp	r2, #1
 8009708:	4681      	mov	r9, r0
 800970a:	6123      	str	r3, [r4, #16]
 800970c:	dc02      	bgt.n	8009714 <_printf_float+0x168>
 800970e:	6822      	ldr	r2, [r4, #0]
 8009710:	07d2      	lsls	r2, r2, #31
 8009712:	d501      	bpl.n	8009718 <_printf_float+0x16c>
 8009714:	3301      	adds	r3, #1
 8009716:	6123      	str	r3, [r4, #16]
 8009718:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800971c:	2b00      	cmp	r3, #0
 800971e:	d09c      	beq.n	800965a <_printf_float+0xae>
 8009720:	232d      	movs	r3, #45	; 0x2d
 8009722:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009726:	e798      	b.n	800965a <_printf_float+0xae>
 8009728:	9a06      	ldr	r2, [sp, #24]
 800972a:	2a47      	cmp	r2, #71	; 0x47
 800972c:	d1be      	bne.n	80096ac <_printf_float+0x100>
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1bc      	bne.n	80096ac <_printf_float+0x100>
 8009732:	2301      	movs	r3, #1
 8009734:	e7b9      	b.n	80096aa <_printf_float+0xfe>
 8009736:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800973a:	d118      	bne.n	800976e <_printf_float+0x1c2>
 800973c:	2900      	cmp	r1, #0
 800973e:	6863      	ldr	r3, [r4, #4]
 8009740:	dd0b      	ble.n	800975a <_printf_float+0x1ae>
 8009742:	6121      	str	r1, [r4, #16]
 8009744:	b913      	cbnz	r3, 800974c <_printf_float+0x1a0>
 8009746:	6822      	ldr	r2, [r4, #0]
 8009748:	07d0      	lsls	r0, r2, #31
 800974a:	d502      	bpl.n	8009752 <_printf_float+0x1a6>
 800974c:	3301      	adds	r3, #1
 800974e:	440b      	add	r3, r1
 8009750:	6123      	str	r3, [r4, #16]
 8009752:	65a1      	str	r1, [r4, #88]	; 0x58
 8009754:	f04f 0900 	mov.w	r9, #0
 8009758:	e7de      	b.n	8009718 <_printf_float+0x16c>
 800975a:	b913      	cbnz	r3, 8009762 <_printf_float+0x1b6>
 800975c:	6822      	ldr	r2, [r4, #0]
 800975e:	07d2      	lsls	r2, r2, #31
 8009760:	d501      	bpl.n	8009766 <_printf_float+0x1ba>
 8009762:	3302      	adds	r3, #2
 8009764:	e7f4      	b.n	8009750 <_printf_float+0x1a4>
 8009766:	2301      	movs	r3, #1
 8009768:	e7f2      	b.n	8009750 <_printf_float+0x1a4>
 800976a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800976e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009770:	4299      	cmp	r1, r3
 8009772:	db05      	blt.n	8009780 <_printf_float+0x1d4>
 8009774:	6823      	ldr	r3, [r4, #0]
 8009776:	6121      	str	r1, [r4, #16]
 8009778:	07d8      	lsls	r0, r3, #31
 800977a:	d5ea      	bpl.n	8009752 <_printf_float+0x1a6>
 800977c:	1c4b      	adds	r3, r1, #1
 800977e:	e7e7      	b.n	8009750 <_printf_float+0x1a4>
 8009780:	2900      	cmp	r1, #0
 8009782:	bfd4      	ite	le
 8009784:	f1c1 0202 	rsble	r2, r1, #2
 8009788:	2201      	movgt	r2, #1
 800978a:	4413      	add	r3, r2
 800978c:	e7e0      	b.n	8009750 <_printf_float+0x1a4>
 800978e:	6823      	ldr	r3, [r4, #0]
 8009790:	055a      	lsls	r2, r3, #21
 8009792:	d407      	bmi.n	80097a4 <_printf_float+0x1f8>
 8009794:	6923      	ldr	r3, [r4, #16]
 8009796:	4642      	mov	r2, r8
 8009798:	4631      	mov	r1, r6
 800979a:	4628      	mov	r0, r5
 800979c:	47b8      	blx	r7
 800979e:	3001      	adds	r0, #1
 80097a0:	d12c      	bne.n	80097fc <_printf_float+0x250>
 80097a2:	e764      	b.n	800966e <_printf_float+0xc2>
 80097a4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80097a8:	f240 80e0 	bls.w	800996c <_printf_float+0x3c0>
 80097ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80097b0:	2200      	movs	r2, #0
 80097b2:	2300      	movs	r3, #0
 80097b4:	f7f7 f9f8 	bl	8000ba8 <__aeabi_dcmpeq>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	d034      	beq.n	8009826 <_printf_float+0x27a>
 80097bc:	4a37      	ldr	r2, [pc, #220]	; (800989c <_printf_float+0x2f0>)
 80097be:	2301      	movs	r3, #1
 80097c0:	4631      	mov	r1, r6
 80097c2:	4628      	mov	r0, r5
 80097c4:	47b8      	blx	r7
 80097c6:	3001      	adds	r0, #1
 80097c8:	f43f af51 	beq.w	800966e <_printf_float+0xc2>
 80097cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80097d0:	429a      	cmp	r2, r3
 80097d2:	db02      	blt.n	80097da <_printf_float+0x22e>
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	07d8      	lsls	r0, r3, #31
 80097d8:	d510      	bpl.n	80097fc <_printf_float+0x250>
 80097da:	ee18 3a10 	vmov	r3, s16
 80097de:	4652      	mov	r2, sl
 80097e0:	4631      	mov	r1, r6
 80097e2:	4628      	mov	r0, r5
 80097e4:	47b8      	blx	r7
 80097e6:	3001      	adds	r0, #1
 80097e8:	f43f af41 	beq.w	800966e <_printf_float+0xc2>
 80097ec:	f04f 0800 	mov.w	r8, #0
 80097f0:	f104 091a 	add.w	r9, r4, #26
 80097f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097f6:	3b01      	subs	r3, #1
 80097f8:	4543      	cmp	r3, r8
 80097fa:	dc09      	bgt.n	8009810 <_printf_float+0x264>
 80097fc:	6823      	ldr	r3, [r4, #0]
 80097fe:	079b      	lsls	r3, r3, #30
 8009800:	f100 8105 	bmi.w	8009a0e <_printf_float+0x462>
 8009804:	68e0      	ldr	r0, [r4, #12]
 8009806:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009808:	4298      	cmp	r0, r3
 800980a:	bfb8      	it	lt
 800980c:	4618      	movlt	r0, r3
 800980e:	e730      	b.n	8009672 <_printf_float+0xc6>
 8009810:	2301      	movs	r3, #1
 8009812:	464a      	mov	r2, r9
 8009814:	4631      	mov	r1, r6
 8009816:	4628      	mov	r0, r5
 8009818:	47b8      	blx	r7
 800981a:	3001      	adds	r0, #1
 800981c:	f43f af27 	beq.w	800966e <_printf_float+0xc2>
 8009820:	f108 0801 	add.w	r8, r8, #1
 8009824:	e7e6      	b.n	80097f4 <_printf_float+0x248>
 8009826:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009828:	2b00      	cmp	r3, #0
 800982a:	dc39      	bgt.n	80098a0 <_printf_float+0x2f4>
 800982c:	4a1b      	ldr	r2, [pc, #108]	; (800989c <_printf_float+0x2f0>)
 800982e:	2301      	movs	r3, #1
 8009830:	4631      	mov	r1, r6
 8009832:	4628      	mov	r0, r5
 8009834:	47b8      	blx	r7
 8009836:	3001      	adds	r0, #1
 8009838:	f43f af19 	beq.w	800966e <_printf_float+0xc2>
 800983c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009840:	4313      	orrs	r3, r2
 8009842:	d102      	bne.n	800984a <_printf_float+0x29e>
 8009844:	6823      	ldr	r3, [r4, #0]
 8009846:	07d9      	lsls	r1, r3, #31
 8009848:	d5d8      	bpl.n	80097fc <_printf_float+0x250>
 800984a:	ee18 3a10 	vmov	r3, s16
 800984e:	4652      	mov	r2, sl
 8009850:	4631      	mov	r1, r6
 8009852:	4628      	mov	r0, r5
 8009854:	47b8      	blx	r7
 8009856:	3001      	adds	r0, #1
 8009858:	f43f af09 	beq.w	800966e <_printf_float+0xc2>
 800985c:	f04f 0900 	mov.w	r9, #0
 8009860:	f104 0a1a 	add.w	sl, r4, #26
 8009864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009866:	425b      	negs	r3, r3
 8009868:	454b      	cmp	r3, r9
 800986a:	dc01      	bgt.n	8009870 <_printf_float+0x2c4>
 800986c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800986e:	e792      	b.n	8009796 <_printf_float+0x1ea>
 8009870:	2301      	movs	r3, #1
 8009872:	4652      	mov	r2, sl
 8009874:	4631      	mov	r1, r6
 8009876:	4628      	mov	r0, r5
 8009878:	47b8      	blx	r7
 800987a:	3001      	adds	r0, #1
 800987c:	f43f aef7 	beq.w	800966e <_printf_float+0xc2>
 8009880:	f109 0901 	add.w	r9, r9, #1
 8009884:	e7ee      	b.n	8009864 <_printf_float+0x2b8>
 8009886:	bf00      	nop
 8009888:	7fefffff 	.word	0x7fefffff
 800988c:	08024418 	.word	0x08024418
 8009890:	0802441c 	.word	0x0802441c
 8009894:	08024424 	.word	0x08024424
 8009898:	08024420 	.word	0x08024420
 800989c:	08024428 	.word	0x08024428
 80098a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80098a4:	429a      	cmp	r2, r3
 80098a6:	bfa8      	it	ge
 80098a8:	461a      	movge	r2, r3
 80098aa:	2a00      	cmp	r2, #0
 80098ac:	4691      	mov	r9, r2
 80098ae:	dc37      	bgt.n	8009920 <_printf_float+0x374>
 80098b0:	f04f 0b00 	mov.w	fp, #0
 80098b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098b8:	f104 021a 	add.w	r2, r4, #26
 80098bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80098be:	9305      	str	r3, [sp, #20]
 80098c0:	eba3 0309 	sub.w	r3, r3, r9
 80098c4:	455b      	cmp	r3, fp
 80098c6:	dc33      	bgt.n	8009930 <_printf_float+0x384>
 80098c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098cc:	429a      	cmp	r2, r3
 80098ce:	db3b      	blt.n	8009948 <_printf_float+0x39c>
 80098d0:	6823      	ldr	r3, [r4, #0]
 80098d2:	07da      	lsls	r2, r3, #31
 80098d4:	d438      	bmi.n	8009948 <_printf_float+0x39c>
 80098d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098d8:	9a05      	ldr	r2, [sp, #20]
 80098da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098dc:	1a9a      	subs	r2, r3, r2
 80098de:	eba3 0901 	sub.w	r9, r3, r1
 80098e2:	4591      	cmp	r9, r2
 80098e4:	bfa8      	it	ge
 80098e6:	4691      	movge	r9, r2
 80098e8:	f1b9 0f00 	cmp.w	r9, #0
 80098ec:	dc35      	bgt.n	800995a <_printf_float+0x3ae>
 80098ee:	f04f 0800 	mov.w	r8, #0
 80098f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098f6:	f104 0a1a 	add.w	sl, r4, #26
 80098fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098fe:	1a9b      	subs	r3, r3, r2
 8009900:	eba3 0309 	sub.w	r3, r3, r9
 8009904:	4543      	cmp	r3, r8
 8009906:	f77f af79 	ble.w	80097fc <_printf_float+0x250>
 800990a:	2301      	movs	r3, #1
 800990c:	4652      	mov	r2, sl
 800990e:	4631      	mov	r1, r6
 8009910:	4628      	mov	r0, r5
 8009912:	47b8      	blx	r7
 8009914:	3001      	adds	r0, #1
 8009916:	f43f aeaa 	beq.w	800966e <_printf_float+0xc2>
 800991a:	f108 0801 	add.w	r8, r8, #1
 800991e:	e7ec      	b.n	80098fa <_printf_float+0x34e>
 8009920:	4613      	mov	r3, r2
 8009922:	4631      	mov	r1, r6
 8009924:	4642      	mov	r2, r8
 8009926:	4628      	mov	r0, r5
 8009928:	47b8      	blx	r7
 800992a:	3001      	adds	r0, #1
 800992c:	d1c0      	bne.n	80098b0 <_printf_float+0x304>
 800992e:	e69e      	b.n	800966e <_printf_float+0xc2>
 8009930:	2301      	movs	r3, #1
 8009932:	4631      	mov	r1, r6
 8009934:	4628      	mov	r0, r5
 8009936:	9205      	str	r2, [sp, #20]
 8009938:	47b8      	blx	r7
 800993a:	3001      	adds	r0, #1
 800993c:	f43f ae97 	beq.w	800966e <_printf_float+0xc2>
 8009940:	9a05      	ldr	r2, [sp, #20]
 8009942:	f10b 0b01 	add.w	fp, fp, #1
 8009946:	e7b9      	b.n	80098bc <_printf_float+0x310>
 8009948:	ee18 3a10 	vmov	r3, s16
 800994c:	4652      	mov	r2, sl
 800994e:	4631      	mov	r1, r6
 8009950:	4628      	mov	r0, r5
 8009952:	47b8      	blx	r7
 8009954:	3001      	adds	r0, #1
 8009956:	d1be      	bne.n	80098d6 <_printf_float+0x32a>
 8009958:	e689      	b.n	800966e <_printf_float+0xc2>
 800995a:	9a05      	ldr	r2, [sp, #20]
 800995c:	464b      	mov	r3, r9
 800995e:	4442      	add	r2, r8
 8009960:	4631      	mov	r1, r6
 8009962:	4628      	mov	r0, r5
 8009964:	47b8      	blx	r7
 8009966:	3001      	adds	r0, #1
 8009968:	d1c1      	bne.n	80098ee <_printf_float+0x342>
 800996a:	e680      	b.n	800966e <_printf_float+0xc2>
 800996c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800996e:	2a01      	cmp	r2, #1
 8009970:	dc01      	bgt.n	8009976 <_printf_float+0x3ca>
 8009972:	07db      	lsls	r3, r3, #31
 8009974:	d538      	bpl.n	80099e8 <_printf_float+0x43c>
 8009976:	2301      	movs	r3, #1
 8009978:	4642      	mov	r2, r8
 800997a:	4631      	mov	r1, r6
 800997c:	4628      	mov	r0, r5
 800997e:	47b8      	blx	r7
 8009980:	3001      	adds	r0, #1
 8009982:	f43f ae74 	beq.w	800966e <_printf_float+0xc2>
 8009986:	ee18 3a10 	vmov	r3, s16
 800998a:	4652      	mov	r2, sl
 800998c:	4631      	mov	r1, r6
 800998e:	4628      	mov	r0, r5
 8009990:	47b8      	blx	r7
 8009992:	3001      	adds	r0, #1
 8009994:	f43f ae6b 	beq.w	800966e <_printf_float+0xc2>
 8009998:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800999c:	2200      	movs	r2, #0
 800999e:	2300      	movs	r3, #0
 80099a0:	f7f7 f902 	bl	8000ba8 <__aeabi_dcmpeq>
 80099a4:	b9d8      	cbnz	r0, 80099de <_printf_float+0x432>
 80099a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099a8:	f108 0201 	add.w	r2, r8, #1
 80099ac:	3b01      	subs	r3, #1
 80099ae:	4631      	mov	r1, r6
 80099b0:	4628      	mov	r0, r5
 80099b2:	47b8      	blx	r7
 80099b4:	3001      	adds	r0, #1
 80099b6:	d10e      	bne.n	80099d6 <_printf_float+0x42a>
 80099b8:	e659      	b.n	800966e <_printf_float+0xc2>
 80099ba:	2301      	movs	r3, #1
 80099bc:	4652      	mov	r2, sl
 80099be:	4631      	mov	r1, r6
 80099c0:	4628      	mov	r0, r5
 80099c2:	47b8      	blx	r7
 80099c4:	3001      	adds	r0, #1
 80099c6:	f43f ae52 	beq.w	800966e <_printf_float+0xc2>
 80099ca:	f108 0801 	add.w	r8, r8, #1
 80099ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099d0:	3b01      	subs	r3, #1
 80099d2:	4543      	cmp	r3, r8
 80099d4:	dcf1      	bgt.n	80099ba <_printf_float+0x40e>
 80099d6:	464b      	mov	r3, r9
 80099d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80099dc:	e6dc      	b.n	8009798 <_printf_float+0x1ec>
 80099de:	f04f 0800 	mov.w	r8, #0
 80099e2:	f104 0a1a 	add.w	sl, r4, #26
 80099e6:	e7f2      	b.n	80099ce <_printf_float+0x422>
 80099e8:	2301      	movs	r3, #1
 80099ea:	4642      	mov	r2, r8
 80099ec:	e7df      	b.n	80099ae <_printf_float+0x402>
 80099ee:	2301      	movs	r3, #1
 80099f0:	464a      	mov	r2, r9
 80099f2:	4631      	mov	r1, r6
 80099f4:	4628      	mov	r0, r5
 80099f6:	47b8      	blx	r7
 80099f8:	3001      	adds	r0, #1
 80099fa:	f43f ae38 	beq.w	800966e <_printf_float+0xc2>
 80099fe:	f108 0801 	add.w	r8, r8, #1
 8009a02:	68e3      	ldr	r3, [r4, #12]
 8009a04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a06:	1a5b      	subs	r3, r3, r1
 8009a08:	4543      	cmp	r3, r8
 8009a0a:	dcf0      	bgt.n	80099ee <_printf_float+0x442>
 8009a0c:	e6fa      	b.n	8009804 <_printf_float+0x258>
 8009a0e:	f04f 0800 	mov.w	r8, #0
 8009a12:	f104 0919 	add.w	r9, r4, #25
 8009a16:	e7f4      	b.n	8009a02 <_printf_float+0x456>

08009a18 <_printf_common>:
 8009a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a1c:	4616      	mov	r6, r2
 8009a1e:	4699      	mov	r9, r3
 8009a20:	688a      	ldr	r2, [r1, #8]
 8009a22:	690b      	ldr	r3, [r1, #16]
 8009a24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	bfb8      	it	lt
 8009a2c:	4613      	movlt	r3, r2
 8009a2e:	6033      	str	r3, [r6, #0]
 8009a30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a34:	4607      	mov	r7, r0
 8009a36:	460c      	mov	r4, r1
 8009a38:	b10a      	cbz	r2, 8009a3e <_printf_common+0x26>
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	6033      	str	r3, [r6, #0]
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	0699      	lsls	r1, r3, #26
 8009a42:	bf42      	ittt	mi
 8009a44:	6833      	ldrmi	r3, [r6, #0]
 8009a46:	3302      	addmi	r3, #2
 8009a48:	6033      	strmi	r3, [r6, #0]
 8009a4a:	6825      	ldr	r5, [r4, #0]
 8009a4c:	f015 0506 	ands.w	r5, r5, #6
 8009a50:	d106      	bne.n	8009a60 <_printf_common+0x48>
 8009a52:	f104 0a19 	add.w	sl, r4, #25
 8009a56:	68e3      	ldr	r3, [r4, #12]
 8009a58:	6832      	ldr	r2, [r6, #0]
 8009a5a:	1a9b      	subs	r3, r3, r2
 8009a5c:	42ab      	cmp	r3, r5
 8009a5e:	dc26      	bgt.n	8009aae <_printf_common+0x96>
 8009a60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a64:	1e13      	subs	r3, r2, #0
 8009a66:	6822      	ldr	r2, [r4, #0]
 8009a68:	bf18      	it	ne
 8009a6a:	2301      	movne	r3, #1
 8009a6c:	0692      	lsls	r2, r2, #26
 8009a6e:	d42b      	bmi.n	8009ac8 <_printf_common+0xb0>
 8009a70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a74:	4649      	mov	r1, r9
 8009a76:	4638      	mov	r0, r7
 8009a78:	47c0      	blx	r8
 8009a7a:	3001      	adds	r0, #1
 8009a7c:	d01e      	beq.n	8009abc <_printf_common+0xa4>
 8009a7e:	6823      	ldr	r3, [r4, #0]
 8009a80:	68e5      	ldr	r5, [r4, #12]
 8009a82:	6832      	ldr	r2, [r6, #0]
 8009a84:	f003 0306 	and.w	r3, r3, #6
 8009a88:	2b04      	cmp	r3, #4
 8009a8a:	bf08      	it	eq
 8009a8c:	1aad      	subeq	r5, r5, r2
 8009a8e:	68a3      	ldr	r3, [r4, #8]
 8009a90:	6922      	ldr	r2, [r4, #16]
 8009a92:	bf0c      	ite	eq
 8009a94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a98:	2500      	movne	r5, #0
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	bfc4      	itt	gt
 8009a9e:	1a9b      	subgt	r3, r3, r2
 8009aa0:	18ed      	addgt	r5, r5, r3
 8009aa2:	2600      	movs	r6, #0
 8009aa4:	341a      	adds	r4, #26
 8009aa6:	42b5      	cmp	r5, r6
 8009aa8:	d11a      	bne.n	8009ae0 <_printf_common+0xc8>
 8009aaa:	2000      	movs	r0, #0
 8009aac:	e008      	b.n	8009ac0 <_printf_common+0xa8>
 8009aae:	2301      	movs	r3, #1
 8009ab0:	4652      	mov	r2, sl
 8009ab2:	4649      	mov	r1, r9
 8009ab4:	4638      	mov	r0, r7
 8009ab6:	47c0      	blx	r8
 8009ab8:	3001      	adds	r0, #1
 8009aba:	d103      	bne.n	8009ac4 <_printf_common+0xac>
 8009abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ac4:	3501      	adds	r5, #1
 8009ac6:	e7c6      	b.n	8009a56 <_printf_common+0x3e>
 8009ac8:	18e1      	adds	r1, r4, r3
 8009aca:	1c5a      	adds	r2, r3, #1
 8009acc:	2030      	movs	r0, #48	; 0x30
 8009ace:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ad2:	4422      	add	r2, r4
 8009ad4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ad8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009adc:	3302      	adds	r3, #2
 8009ade:	e7c7      	b.n	8009a70 <_printf_common+0x58>
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	4622      	mov	r2, r4
 8009ae4:	4649      	mov	r1, r9
 8009ae6:	4638      	mov	r0, r7
 8009ae8:	47c0      	blx	r8
 8009aea:	3001      	adds	r0, #1
 8009aec:	d0e6      	beq.n	8009abc <_printf_common+0xa4>
 8009aee:	3601      	adds	r6, #1
 8009af0:	e7d9      	b.n	8009aa6 <_printf_common+0x8e>
	...

08009af4 <_printf_i>:
 8009af4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009af8:	7e0f      	ldrb	r7, [r1, #24]
 8009afa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009afc:	2f78      	cmp	r7, #120	; 0x78
 8009afe:	4691      	mov	r9, r2
 8009b00:	4680      	mov	r8, r0
 8009b02:	460c      	mov	r4, r1
 8009b04:	469a      	mov	sl, r3
 8009b06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b0a:	d807      	bhi.n	8009b1c <_printf_i+0x28>
 8009b0c:	2f62      	cmp	r7, #98	; 0x62
 8009b0e:	d80a      	bhi.n	8009b26 <_printf_i+0x32>
 8009b10:	2f00      	cmp	r7, #0
 8009b12:	f000 80d8 	beq.w	8009cc6 <_printf_i+0x1d2>
 8009b16:	2f58      	cmp	r7, #88	; 0x58
 8009b18:	f000 80a3 	beq.w	8009c62 <_printf_i+0x16e>
 8009b1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b24:	e03a      	b.n	8009b9c <_printf_i+0xa8>
 8009b26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b2a:	2b15      	cmp	r3, #21
 8009b2c:	d8f6      	bhi.n	8009b1c <_printf_i+0x28>
 8009b2e:	a101      	add	r1, pc, #4	; (adr r1, 8009b34 <_printf_i+0x40>)
 8009b30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b34:	08009b8d 	.word	0x08009b8d
 8009b38:	08009ba1 	.word	0x08009ba1
 8009b3c:	08009b1d 	.word	0x08009b1d
 8009b40:	08009b1d 	.word	0x08009b1d
 8009b44:	08009b1d 	.word	0x08009b1d
 8009b48:	08009b1d 	.word	0x08009b1d
 8009b4c:	08009ba1 	.word	0x08009ba1
 8009b50:	08009b1d 	.word	0x08009b1d
 8009b54:	08009b1d 	.word	0x08009b1d
 8009b58:	08009b1d 	.word	0x08009b1d
 8009b5c:	08009b1d 	.word	0x08009b1d
 8009b60:	08009cad 	.word	0x08009cad
 8009b64:	08009bd1 	.word	0x08009bd1
 8009b68:	08009c8f 	.word	0x08009c8f
 8009b6c:	08009b1d 	.word	0x08009b1d
 8009b70:	08009b1d 	.word	0x08009b1d
 8009b74:	08009ccf 	.word	0x08009ccf
 8009b78:	08009b1d 	.word	0x08009b1d
 8009b7c:	08009bd1 	.word	0x08009bd1
 8009b80:	08009b1d 	.word	0x08009b1d
 8009b84:	08009b1d 	.word	0x08009b1d
 8009b88:	08009c97 	.word	0x08009c97
 8009b8c:	682b      	ldr	r3, [r5, #0]
 8009b8e:	1d1a      	adds	r2, r3, #4
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	602a      	str	r2, [r5, #0]
 8009b94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	e0a3      	b.n	8009ce8 <_printf_i+0x1f4>
 8009ba0:	6820      	ldr	r0, [r4, #0]
 8009ba2:	6829      	ldr	r1, [r5, #0]
 8009ba4:	0606      	lsls	r6, r0, #24
 8009ba6:	f101 0304 	add.w	r3, r1, #4
 8009baa:	d50a      	bpl.n	8009bc2 <_printf_i+0xce>
 8009bac:	680e      	ldr	r6, [r1, #0]
 8009bae:	602b      	str	r3, [r5, #0]
 8009bb0:	2e00      	cmp	r6, #0
 8009bb2:	da03      	bge.n	8009bbc <_printf_i+0xc8>
 8009bb4:	232d      	movs	r3, #45	; 0x2d
 8009bb6:	4276      	negs	r6, r6
 8009bb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bbc:	485e      	ldr	r0, [pc, #376]	; (8009d38 <_printf_i+0x244>)
 8009bbe:	230a      	movs	r3, #10
 8009bc0:	e019      	b.n	8009bf6 <_printf_i+0x102>
 8009bc2:	680e      	ldr	r6, [r1, #0]
 8009bc4:	602b      	str	r3, [r5, #0]
 8009bc6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009bca:	bf18      	it	ne
 8009bcc:	b236      	sxthne	r6, r6
 8009bce:	e7ef      	b.n	8009bb0 <_printf_i+0xbc>
 8009bd0:	682b      	ldr	r3, [r5, #0]
 8009bd2:	6820      	ldr	r0, [r4, #0]
 8009bd4:	1d19      	adds	r1, r3, #4
 8009bd6:	6029      	str	r1, [r5, #0]
 8009bd8:	0601      	lsls	r1, r0, #24
 8009bda:	d501      	bpl.n	8009be0 <_printf_i+0xec>
 8009bdc:	681e      	ldr	r6, [r3, #0]
 8009bde:	e002      	b.n	8009be6 <_printf_i+0xf2>
 8009be0:	0646      	lsls	r6, r0, #25
 8009be2:	d5fb      	bpl.n	8009bdc <_printf_i+0xe8>
 8009be4:	881e      	ldrh	r6, [r3, #0]
 8009be6:	4854      	ldr	r0, [pc, #336]	; (8009d38 <_printf_i+0x244>)
 8009be8:	2f6f      	cmp	r7, #111	; 0x6f
 8009bea:	bf0c      	ite	eq
 8009bec:	2308      	moveq	r3, #8
 8009bee:	230a      	movne	r3, #10
 8009bf0:	2100      	movs	r1, #0
 8009bf2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009bf6:	6865      	ldr	r5, [r4, #4]
 8009bf8:	60a5      	str	r5, [r4, #8]
 8009bfa:	2d00      	cmp	r5, #0
 8009bfc:	bfa2      	ittt	ge
 8009bfe:	6821      	ldrge	r1, [r4, #0]
 8009c00:	f021 0104 	bicge.w	r1, r1, #4
 8009c04:	6021      	strge	r1, [r4, #0]
 8009c06:	b90e      	cbnz	r6, 8009c0c <_printf_i+0x118>
 8009c08:	2d00      	cmp	r5, #0
 8009c0a:	d04d      	beq.n	8009ca8 <_printf_i+0x1b4>
 8009c0c:	4615      	mov	r5, r2
 8009c0e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c12:	fb03 6711 	mls	r7, r3, r1, r6
 8009c16:	5dc7      	ldrb	r7, [r0, r7]
 8009c18:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009c1c:	4637      	mov	r7, r6
 8009c1e:	42bb      	cmp	r3, r7
 8009c20:	460e      	mov	r6, r1
 8009c22:	d9f4      	bls.n	8009c0e <_printf_i+0x11a>
 8009c24:	2b08      	cmp	r3, #8
 8009c26:	d10b      	bne.n	8009c40 <_printf_i+0x14c>
 8009c28:	6823      	ldr	r3, [r4, #0]
 8009c2a:	07de      	lsls	r6, r3, #31
 8009c2c:	d508      	bpl.n	8009c40 <_printf_i+0x14c>
 8009c2e:	6923      	ldr	r3, [r4, #16]
 8009c30:	6861      	ldr	r1, [r4, #4]
 8009c32:	4299      	cmp	r1, r3
 8009c34:	bfde      	ittt	le
 8009c36:	2330      	movle	r3, #48	; 0x30
 8009c38:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c3c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009c40:	1b52      	subs	r2, r2, r5
 8009c42:	6122      	str	r2, [r4, #16]
 8009c44:	f8cd a000 	str.w	sl, [sp]
 8009c48:	464b      	mov	r3, r9
 8009c4a:	aa03      	add	r2, sp, #12
 8009c4c:	4621      	mov	r1, r4
 8009c4e:	4640      	mov	r0, r8
 8009c50:	f7ff fee2 	bl	8009a18 <_printf_common>
 8009c54:	3001      	adds	r0, #1
 8009c56:	d14c      	bne.n	8009cf2 <_printf_i+0x1fe>
 8009c58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c5c:	b004      	add	sp, #16
 8009c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c62:	4835      	ldr	r0, [pc, #212]	; (8009d38 <_printf_i+0x244>)
 8009c64:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009c68:	6829      	ldr	r1, [r5, #0]
 8009c6a:	6823      	ldr	r3, [r4, #0]
 8009c6c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009c70:	6029      	str	r1, [r5, #0]
 8009c72:	061d      	lsls	r5, r3, #24
 8009c74:	d514      	bpl.n	8009ca0 <_printf_i+0x1ac>
 8009c76:	07df      	lsls	r7, r3, #31
 8009c78:	bf44      	itt	mi
 8009c7a:	f043 0320 	orrmi.w	r3, r3, #32
 8009c7e:	6023      	strmi	r3, [r4, #0]
 8009c80:	b91e      	cbnz	r6, 8009c8a <_printf_i+0x196>
 8009c82:	6823      	ldr	r3, [r4, #0]
 8009c84:	f023 0320 	bic.w	r3, r3, #32
 8009c88:	6023      	str	r3, [r4, #0]
 8009c8a:	2310      	movs	r3, #16
 8009c8c:	e7b0      	b.n	8009bf0 <_printf_i+0xfc>
 8009c8e:	6823      	ldr	r3, [r4, #0]
 8009c90:	f043 0320 	orr.w	r3, r3, #32
 8009c94:	6023      	str	r3, [r4, #0]
 8009c96:	2378      	movs	r3, #120	; 0x78
 8009c98:	4828      	ldr	r0, [pc, #160]	; (8009d3c <_printf_i+0x248>)
 8009c9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c9e:	e7e3      	b.n	8009c68 <_printf_i+0x174>
 8009ca0:	0659      	lsls	r1, r3, #25
 8009ca2:	bf48      	it	mi
 8009ca4:	b2b6      	uxthmi	r6, r6
 8009ca6:	e7e6      	b.n	8009c76 <_printf_i+0x182>
 8009ca8:	4615      	mov	r5, r2
 8009caa:	e7bb      	b.n	8009c24 <_printf_i+0x130>
 8009cac:	682b      	ldr	r3, [r5, #0]
 8009cae:	6826      	ldr	r6, [r4, #0]
 8009cb0:	6961      	ldr	r1, [r4, #20]
 8009cb2:	1d18      	adds	r0, r3, #4
 8009cb4:	6028      	str	r0, [r5, #0]
 8009cb6:	0635      	lsls	r5, r6, #24
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	d501      	bpl.n	8009cc0 <_printf_i+0x1cc>
 8009cbc:	6019      	str	r1, [r3, #0]
 8009cbe:	e002      	b.n	8009cc6 <_printf_i+0x1d2>
 8009cc0:	0670      	lsls	r0, r6, #25
 8009cc2:	d5fb      	bpl.n	8009cbc <_printf_i+0x1c8>
 8009cc4:	8019      	strh	r1, [r3, #0]
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	6123      	str	r3, [r4, #16]
 8009cca:	4615      	mov	r5, r2
 8009ccc:	e7ba      	b.n	8009c44 <_printf_i+0x150>
 8009cce:	682b      	ldr	r3, [r5, #0]
 8009cd0:	1d1a      	adds	r2, r3, #4
 8009cd2:	602a      	str	r2, [r5, #0]
 8009cd4:	681d      	ldr	r5, [r3, #0]
 8009cd6:	6862      	ldr	r2, [r4, #4]
 8009cd8:	2100      	movs	r1, #0
 8009cda:	4628      	mov	r0, r5
 8009cdc:	f7f6 faf0 	bl	80002c0 <memchr>
 8009ce0:	b108      	cbz	r0, 8009ce6 <_printf_i+0x1f2>
 8009ce2:	1b40      	subs	r0, r0, r5
 8009ce4:	6060      	str	r0, [r4, #4]
 8009ce6:	6863      	ldr	r3, [r4, #4]
 8009ce8:	6123      	str	r3, [r4, #16]
 8009cea:	2300      	movs	r3, #0
 8009cec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cf0:	e7a8      	b.n	8009c44 <_printf_i+0x150>
 8009cf2:	6923      	ldr	r3, [r4, #16]
 8009cf4:	462a      	mov	r2, r5
 8009cf6:	4649      	mov	r1, r9
 8009cf8:	4640      	mov	r0, r8
 8009cfa:	47d0      	blx	sl
 8009cfc:	3001      	adds	r0, #1
 8009cfe:	d0ab      	beq.n	8009c58 <_printf_i+0x164>
 8009d00:	6823      	ldr	r3, [r4, #0]
 8009d02:	079b      	lsls	r3, r3, #30
 8009d04:	d413      	bmi.n	8009d2e <_printf_i+0x23a>
 8009d06:	68e0      	ldr	r0, [r4, #12]
 8009d08:	9b03      	ldr	r3, [sp, #12]
 8009d0a:	4298      	cmp	r0, r3
 8009d0c:	bfb8      	it	lt
 8009d0e:	4618      	movlt	r0, r3
 8009d10:	e7a4      	b.n	8009c5c <_printf_i+0x168>
 8009d12:	2301      	movs	r3, #1
 8009d14:	4632      	mov	r2, r6
 8009d16:	4649      	mov	r1, r9
 8009d18:	4640      	mov	r0, r8
 8009d1a:	47d0      	blx	sl
 8009d1c:	3001      	adds	r0, #1
 8009d1e:	d09b      	beq.n	8009c58 <_printf_i+0x164>
 8009d20:	3501      	adds	r5, #1
 8009d22:	68e3      	ldr	r3, [r4, #12]
 8009d24:	9903      	ldr	r1, [sp, #12]
 8009d26:	1a5b      	subs	r3, r3, r1
 8009d28:	42ab      	cmp	r3, r5
 8009d2a:	dcf2      	bgt.n	8009d12 <_printf_i+0x21e>
 8009d2c:	e7eb      	b.n	8009d06 <_printf_i+0x212>
 8009d2e:	2500      	movs	r5, #0
 8009d30:	f104 0619 	add.w	r6, r4, #25
 8009d34:	e7f5      	b.n	8009d22 <_printf_i+0x22e>
 8009d36:	bf00      	nop
 8009d38:	0802442a 	.word	0x0802442a
 8009d3c:	0802443b 	.word	0x0802443b

08009d40 <sniprintf>:
 8009d40:	b40c      	push	{r2, r3}
 8009d42:	b530      	push	{r4, r5, lr}
 8009d44:	4b17      	ldr	r3, [pc, #92]	; (8009da4 <sniprintf+0x64>)
 8009d46:	1e0c      	subs	r4, r1, #0
 8009d48:	681d      	ldr	r5, [r3, #0]
 8009d4a:	b09d      	sub	sp, #116	; 0x74
 8009d4c:	da08      	bge.n	8009d60 <sniprintf+0x20>
 8009d4e:	238b      	movs	r3, #139	; 0x8b
 8009d50:	602b      	str	r3, [r5, #0]
 8009d52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d56:	b01d      	add	sp, #116	; 0x74
 8009d58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009d5c:	b002      	add	sp, #8
 8009d5e:	4770      	bx	lr
 8009d60:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009d64:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009d68:	bf14      	ite	ne
 8009d6a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8009d6e:	4623      	moveq	r3, r4
 8009d70:	9304      	str	r3, [sp, #16]
 8009d72:	9307      	str	r3, [sp, #28]
 8009d74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009d78:	9002      	str	r0, [sp, #8]
 8009d7a:	9006      	str	r0, [sp, #24]
 8009d7c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009d80:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009d82:	ab21      	add	r3, sp, #132	; 0x84
 8009d84:	a902      	add	r1, sp, #8
 8009d86:	4628      	mov	r0, r5
 8009d88:	9301      	str	r3, [sp, #4]
 8009d8a:	f001 fb77 	bl	800b47c <_svfiprintf_r>
 8009d8e:	1c43      	adds	r3, r0, #1
 8009d90:	bfbc      	itt	lt
 8009d92:	238b      	movlt	r3, #139	; 0x8b
 8009d94:	602b      	strlt	r3, [r5, #0]
 8009d96:	2c00      	cmp	r4, #0
 8009d98:	d0dd      	beq.n	8009d56 <sniprintf+0x16>
 8009d9a:	9b02      	ldr	r3, [sp, #8]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	701a      	strb	r2, [r3, #0]
 8009da0:	e7d9      	b.n	8009d56 <sniprintf+0x16>
 8009da2:	bf00      	nop
 8009da4:	200000cc 	.word	0x200000cc

08009da8 <quorem>:
 8009da8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dac:	6903      	ldr	r3, [r0, #16]
 8009dae:	690c      	ldr	r4, [r1, #16]
 8009db0:	42a3      	cmp	r3, r4
 8009db2:	4607      	mov	r7, r0
 8009db4:	f2c0 8081 	blt.w	8009eba <quorem+0x112>
 8009db8:	3c01      	subs	r4, #1
 8009dba:	f101 0814 	add.w	r8, r1, #20
 8009dbe:	f100 0514 	add.w	r5, r0, #20
 8009dc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dc6:	9301      	str	r3, [sp, #4]
 8009dc8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009dcc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009dd0:	3301      	adds	r3, #1
 8009dd2:	429a      	cmp	r2, r3
 8009dd4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009dd8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009ddc:	fbb2 f6f3 	udiv	r6, r2, r3
 8009de0:	d331      	bcc.n	8009e46 <quorem+0x9e>
 8009de2:	f04f 0e00 	mov.w	lr, #0
 8009de6:	4640      	mov	r0, r8
 8009de8:	46ac      	mov	ip, r5
 8009dea:	46f2      	mov	sl, lr
 8009dec:	f850 2b04 	ldr.w	r2, [r0], #4
 8009df0:	b293      	uxth	r3, r2
 8009df2:	fb06 e303 	mla	r3, r6, r3, lr
 8009df6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009dfa:	b29b      	uxth	r3, r3
 8009dfc:	ebaa 0303 	sub.w	r3, sl, r3
 8009e00:	f8dc a000 	ldr.w	sl, [ip]
 8009e04:	0c12      	lsrs	r2, r2, #16
 8009e06:	fa13 f38a 	uxtah	r3, r3, sl
 8009e0a:	fb06 e202 	mla	r2, r6, r2, lr
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	9b00      	ldr	r3, [sp, #0]
 8009e12:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009e16:	b292      	uxth	r2, r2
 8009e18:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009e1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009e20:	f8bd 3000 	ldrh.w	r3, [sp]
 8009e24:	4581      	cmp	r9, r0
 8009e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e2a:	f84c 3b04 	str.w	r3, [ip], #4
 8009e2e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009e32:	d2db      	bcs.n	8009dec <quorem+0x44>
 8009e34:	f855 300b 	ldr.w	r3, [r5, fp]
 8009e38:	b92b      	cbnz	r3, 8009e46 <quorem+0x9e>
 8009e3a:	9b01      	ldr	r3, [sp, #4]
 8009e3c:	3b04      	subs	r3, #4
 8009e3e:	429d      	cmp	r5, r3
 8009e40:	461a      	mov	r2, r3
 8009e42:	d32e      	bcc.n	8009ea2 <quorem+0xfa>
 8009e44:	613c      	str	r4, [r7, #16]
 8009e46:	4638      	mov	r0, r7
 8009e48:	f001 f8c4 	bl	800afd4 <__mcmp>
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	db24      	blt.n	8009e9a <quorem+0xf2>
 8009e50:	3601      	adds	r6, #1
 8009e52:	4628      	mov	r0, r5
 8009e54:	f04f 0c00 	mov.w	ip, #0
 8009e58:	f858 2b04 	ldr.w	r2, [r8], #4
 8009e5c:	f8d0 e000 	ldr.w	lr, [r0]
 8009e60:	b293      	uxth	r3, r2
 8009e62:	ebac 0303 	sub.w	r3, ip, r3
 8009e66:	0c12      	lsrs	r2, r2, #16
 8009e68:	fa13 f38e 	uxtah	r3, r3, lr
 8009e6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009e70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e7a:	45c1      	cmp	r9, r8
 8009e7c:	f840 3b04 	str.w	r3, [r0], #4
 8009e80:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009e84:	d2e8      	bcs.n	8009e58 <quorem+0xb0>
 8009e86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e8e:	b922      	cbnz	r2, 8009e9a <quorem+0xf2>
 8009e90:	3b04      	subs	r3, #4
 8009e92:	429d      	cmp	r5, r3
 8009e94:	461a      	mov	r2, r3
 8009e96:	d30a      	bcc.n	8009eae <quorem+0x106>
 8009e98:	613c      	str	r4, [r7, #16]
 8009e9a:	4630      	mov	r0, r6
 8009e9c:	b003      	add	sp, #12
 8009e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ea2:	6812      	ldr	r2, [r2, #0]
 8009ea4:	3b04      	subs	r3, #4
 8009ea6:	2a00      	cmp	r2, #0
 8009ea8:	d1cc      	bne.n	8009e44 <quorem+0x9c>
 8009eaa:	3c01      	subs	r4, #1
 8009eac:	e7c7      	b.n	8009e3e <quorem+0x96>
 8009eae:	6812      	ldr	r2, [r2, #0]
 8009eb0:	3b04      	subs	r3, #4
 8009eb2:	2a00      	cmp	r2, #0
 8009eb4:	d1f0      	bne.n	8009e98 <quorem+0xf0>
 8009eb6:	3c01      	subs	r4, #1
 8009eb8:	e7eb      	b.n	8009e92 <quorem+0xea>
 8009eba:	2000      	movs	r0, #0
 8009ebc:	e7ee      	b.n	8009e9c <quorem+0xf4>
	...

08009ec0 <_dtoa_r>:
 8009ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec4:	ed2d 8b04 	vpush	{d8-d9}
 8009ec8:	ec57 6b10 	vmov	r6, r7, d0
 8009ecc:	b093      	sub	sp, #76	; 0x4c
 8009ece:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009ed0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009ed4:	9106      	str	r1, [sp, #24]
 8009ed6:	ee10 aa10 	vmov	sl, s0
 8009eda:	4604      	mov	r4, r0
 8009edc:	9209      	str	r2, [sp, #36]	; 0x24
 8009ede:	930c      	str	r3, [sp, #48]	; 0x30
 8009ee0:	46bb      	mov	fp, r7
 8009ee2:	b975      	cbnz	r5, 8009f02 <_dtoa_r+0x42>
 8009ee4:	2010      	movs	r0, #16
 8009ee6:	f000 fddd 	bl	800aaa4 <malloc>
 8009eea:	4602      	mov	r2, r0
 8009eec:	6260      	str	r0, [r4, #36]	; 0x24
 8009eee:	b920      	cbnz	r0, 8009efa <_dtoa_r+0x3a>
 8009ef0:	4ba7      	ldr	r3, [pc, #668]	; (800a190 <_dtoa_r+0x2d0>)
 8009ef2:	21ea      	movs	r1, #234	; 0xea
 8009ef4:	48a7      	ldr	r0, [pc, #668]	; (800a194 <_dtoa_r+0x2d4>)
 8009ef6:	f001 fbd1 	bl	800b69c <__assert_func>
 8009efa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009efe:	6005      	str	r5, [r0, #0]
 8009f00:	60c5      	str	r5, [r0, #12]
 8009f02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f04:	6819      	ldr	r1, [r3, #0]
 8009f06:	b151      	cbz	r1, 8009f1e <_dtoa_r+0x5e>
 8009f08:	685a      	ldr	r2, [r3, #4]
 8009f0a:	604a      	str	r2, [r1, #4]
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	4093      	lsls	r3, r2
 8009f10:	608b      	str	r3, [r1, #8]
 8009f12:	4620      	mov	r0, r4
 8009f14:	f000 fe1c 	bl	800ab50 <_Bfree>
 8009f18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	601a      	str	r2, [r3, #0]
 8009f1e:	1e3b      	subs	r3, r7, #0
 8009f20:	bfaa      	itet	ge
 8009f22:	2300      	movge	r3, #0
 8009f24:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009f28:	f8c8 3000 	strge.w	r3, [r8]
 8009f2c:	4b9a      	ldr	r3, [pc, #616]	; (800a198 <_dtoa_r+0x2d8>)
 8009f2e:	bfbc      	itt	lt
 8009f30:	2201      	movlt	r2, #1
 8009f32:	f8c8 2000 	strlt.w	r2, [r8]
 8009f36:	ea33 030b 	bics.w	r3, r3, fp
 8009f3a:	d11b      	bne.n	8009f74 <_dtoa_r+0xb4>
 8009f3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f3e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009f42:	6013      	str	r3, [r2, #0]
 8009f44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f48:	4333      	orrs	r3, r6
 8009f4a:	f000 8592 	beq.w	800aa72 <_dtoa_r+0xbb2>
 8009f4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f50:	b963      	cbnz	r3, 8009f6c <_dtoa_r+0xac>
 8009f52:	4b92      	ldr	r3, [pc, #584]	; (800a19c <_dtoa_r+0x2dc>)
 8009f54:	e022      	b.n	8009f9c <_dtoa_r+0xdc>
 8009f56:	4b92      	ldr	r3, [pc, #584]	; (800a1a0 <_dtoa_r+0x2e0>)
 8009f58:	9301      	str	r3, [sp, #4]
 8009f5a:	3308      	adds	r3, #8
 8009f5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009f5e:	6013      	str	r3, [r2, #0]
 8009f60:	9801      	ldr	r0, [sp, #4]
 8009f62:	b013      	add	sp, #76	; 0x4c
 8009f64:	ecbd 8b04 	vpop	{d8-d9}
 8009f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f6c:	4b8b      	ldr	r3, [pc, #556]	; (800a19c <_dtoa_r+0x2dc>)
 8009f6e:	9301      	str	r3, [sp, #4]
 8009f70:	3303      	adds	r3, #3
 8009f72:	e7f3      	b.n	8009f5c <_dtoa_r+0x9c>
 8009f74:	2200      	movs	r2, #0
 8009f76:	2300      	movs	r3, #0
 8009f78:	4650      	mov	r0, sl
 8009f7a:	4659      	mov	r1, fp
 8009f7c:	f7f6 fe14 	bl	8000ba8 <__aeabi_dcmpeq>
 8009f80:	ec4b ab19 	vmov	d9, sl, fp
 8009f84:	4680      	mov	r8, r0
 8009f86:	b158      	cbz	r0, 8009fa0 <_dtoa_r+0xe0>
 8009f88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	6013      	str	r3, [r2, #0]
 8009f8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	f000 856b 	beq.w	800aa6c <_dtoa_r+0xbac>
 8009f96:	4883      	ldr	r0, [pc, #524]	; (800a1a4 <_dtoa_r+0x2e4>)
 8009f98:	6018      	str	r0, [r3, #0]
 8009f9a:	1e43      	subs	r3, r0, #1
 8009f9c:	9301      	str	r3, [sp, #4]
 8009f9e:	e7df      	b.n	8009f60 <_dtoa_r+0xa0>
 8009fa0:	ec4b ab10 	vmov	d0, sl, fp
 8009fa4:	aa10      	add	r2, sp, #64	; 0x40
 8009fa6:	a911      	add	r1, sp, #68	; 0x44
 8009fa8:	4620      	mov	r0, r4
 8009faa:	f001 f8b9 	bl	800b120 <__d2b>
 8009fae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009fb2:	ee08 0a10 	vmov	s16, r0
 8009fb6:	2d00      	cmp	r5, #0
 8009fb8:	f000 8084 	beq.w	800a0c4 <_dtoa_r+0x204>
 8009fbc:	ee19 3a90 	vmov	r3, s19
 8009fc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fc4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009fc8:	4656      	mov	r6, sl
 8009fca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009fce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009fd2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009fd6:	4b74      	ldr	r3, [pc, #464]	; (800a1a8 <_dtoa_r+0x2e8>)
 8009fd8:	2200      	movs	r2, #0
 8009fda:	4630      	mov	r0, r6
 8009fdc:	4639      	mov	r1, r7
 8009fde:	f7f6 f9c3 	bl	8000368 <__aeabi_dsub>
 8009fe2:	a365      	add	r3, pc, #404	; (adr r3, 800a178 <_dtoa_r+0x2b8>)
 8009fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe8:	f7f6 fb76 	bl	80006d8 <__aeabi_dmul>
 8009fec:	a364      	add	r3, pc, #400	; (adr r3, 800a180 <_dtoa_r+0x2c0>)
 8009fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff2:	f7f6 f9bb 	bl	800036c <__adddf3>
 8009ff6:	4606      	mov	r6, r0
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	460f      	mov	r7, r1
 8009ffc:	f7f6 fb02 	bl	8000604 <__aeabi_i2d>
 800a000:	a361      	add	r3, pc, #388	; (adr r3, 800a188 <_dtoa_r+0x2c8>)
 800a002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a006:	f7f6 fb67 	bl	80006d8 <__aeabi_dmul>
 800a00a:	4602      	mov	r2, r0
 800a00c:	460b      	mov	r3, r1
 800a00e:	4630      	mov	r0, r6
 800a010:	4639      	mov	r1, r7
 800a012:	f7f6 f9ab 	bl	800036c <__adddf3>
 800a016:	4606      	mov	r6, r0
 800a018:	460f      	mov	r7, r1
 800a01a:	f7f6 fe0d 	bl	8000c38 <__aeabi_d2iz>
 800a01e:	2200      	movs	r2, #0
 800a020:	9000      	str	r0, [sp, #0]
 800a022:	2300      	movs	r3, #0
 800a024:	4630      	mov	r0, r6
 800a026:	4639      	mov	r1, r7
 800a028:	f7f6 fdc8 	bl	8000bbc <__aeabi_dcmplt>
 800a02c:	b150      	cbz	r0, 800a044 <_dtoa_r+0x184>
 800a02e:	9800      	ldr	r0, [sp, #0]
 800a030:	f7f6 fae8 	bl	8000604 <__aeabi_i2d>
 800a034:	4632      	mov	r2, r6
 800a036:	463b      	mov	r3, r7
 800a038:	f7f6 fdb6 	bl	8000ba8 <__aeabi_dcmpeq>
 800a03c:	b910      	cbnz	r0, 800a044 <_dtoa_r+0x184>
 800a03e:	9b00      	ldr	r3, [sp, #0]
 800a040:	3b01      	subs	r3, #1
 800a042:	9300      	str	r3, [sp, #0]
 800a044:	9b00      	ldr	r3, [sp, #0]
 800a046:	2b16      	cmp	r3, #22
 800a048:	d85a      	bhi.n	800a100 <_dtoa_r+0x240>
 800a04a:	9a00      	ldr	r2, [sp, #0]
 800a04c:	4b57      	ldr	r3, [pc, #348]	; (800a1ac <_dtoa_r+0x2ec>)
 800a04e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a056:	ec51 0b19 	vmov	r0, r1, d9
 800a05a:	f7f6 fdaf 	bl	8000bbc <__aeabi_dcmplt>
 800a05e:	2800      	cmp	r0, #0
 800a060:	d050      	beq.n	800a104 <_dtoa_r+0x244>
 800a062:	9b00      	ldr	r3, [sp, #0]
 800a064:	3b01      	subs	r3, #1
 800a066:	9300      	str	r3, [sp, #0]
 800a068:	2300      	movs	r3, #0
 800a06a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a06c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a06e:	1b5d      	subs	r5, r3, r5
 800a070:	1e6b      	subs	r3, r5, #1
 800a072:	9305      	str	r3, [sp, #20]
 800a074:	bf45      	ittet	mi
 800a076:	f1c5 0301 	rsbmi	r3, r5, #1
 800a07a:	9304      	strmi	r3, [sp, #16]
 800a07c:	2300      	movpl	r3, #0
 800a07e:	2300      	movmi	r3, #0
 800a080:	bf4c      	ite	mi
 800a082:	9305      	strmi	r3, [sp, #20]
 800a084:	9304      	strpl	r3, [sp, #16]
 800a086:	9b00      	ldr	r3, [sp, #0]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	db3d      	blt.n	800a108 <_dtoa_r+0x248>
 800a08c:	9b05      	ldr	r3, [sp, #20]
 800a08e:	9a00      	ldr	r2, [sp, #0]
 800a090:	920a      	str	r2, [sp, #40]	; 0x28
 800a092:	4413      	add	r3, r2
 800a094:	9305      	str	r3, [sp, #20]
 800a096:	2300      	movs	r3, #0
 800a098:	9307      	str	r3, [sp, #28]
 800a09a:	9b06      	ldr	r3, [sp, #24]
 800a09c:	2b09      	cmp	r3, #9
 800a09e:	f200 8089 	bhi.w	800a1b4 <_dtoa_r+0x2f4>
 800a0a2:	2b05      	cmp	r3, #5
 800a0a4:	bfc4      	itt	gt
 800a0a6:	3b04      	subgt	r3, #4
 800a0a8:	9306      	strgt	r3, [sp, #24]
 800a0aa:	9b06      	ldr	r3, [sp, #24]
 800a0ac:	f1a3 0302 	sub.w	r3, r3, #2
 800a0b0:	bfcc      	ite	gt
 800a0b2:	2500      	movgt	r5, #0
 800a0b4:	2501      	movle	r5, #1
 800a0b6:	2b03      	cmp	r3, #3
 800a0b8:	f200 8087 	bhi.w	800a1ca <_dtoa_r+0x30a>
 800a0bc:	e8df f003 	tbb	[pc, r3]
 800a0c0:	59383a2d 	.word	0x59383a2d
 800a0c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a0c8:	441d      	add	r5, r3
 800a0ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a0ce:	2b20      	cmp	r3, #32
 800a0d0:	bfc1      	itttt	gt
 800a0d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a0d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a0da:	fa0b f303 	lslgt.w	r3, fp, r3
 800a0de:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a0e2:	bfda      	itte	le
 800a0e4:	f1c3 0320 	rsble	r3, r3, #32
 800a0e8:	fa06 f003 	lslle.w	r0, r6, r3
 800a0ec:	4318      	orrgt	r0, r3
 800a0ee:	f7f6 fa79 	bl	80005e4 <__aeabi_ui2d>
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	4606      	mov	r6, r0
 800a0f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a0fa:	3d01      	subs	r5, #1
 800a0fc:	930e      	str	r3, [sp, #56]	; 0x38
 800a0fe:	e76a      	b.n	8009fd6 <_dtoa_r+0x116>
 800a100:	2301      	movs	r3, #1
 800a102:	e7b2      	b.n	800a06a <_dtoa_r+0x1aa>
 800a104:	900b      	str	r0, [sp, #44]	; 0x2c
 800a106:	e7b1      	b.n	800a06c <_dtoa_r+0x1ac>
 800a108:	9b04      	ldr	r3, [sp, #16]
 800a10a:	9a00      	ldr	r2, [sp, #0]
 800a10c:	1a9b      	subs	r3, r3, r2
 800a10e:	9304      	str	r3, [sp, #16]
 800a110:	4253      	negs	r3, r2
 800a112:	9307      	str	r3, [sp, #28]
 800a114:	2300      	movs	r3, #0
 800a116:	930a      	str	r3, [sp, #40]	; 0x28
 800a118:	e7bf      	b.n	800a09a <_dtoa_r+0x1da>
 800a11a:	2300      	movs	r3, #0
 800a11c:	9308      	str	r3, [sp, #32]
 800a11e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a120:	2b00      	cmp	r3, #0
 800a122:	dc55      	bgt.n	800a1d0 <_dtoa_r+0x310>
 800a124:	2301      	movs	r3, #1
 800a126:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a12a:	461a      	mov	r2, r3
 800a12c:	9209      	str	r2, [sp, #36]	; 0x24
 800a12e:	e00c      	b.n	800a14a <_dtoa_r+0x28a>
 800a130:	2301      	movs	r3, #1
 800a132:	e7f3      	b.n	800a11c <_dtoa_r+0x25c>
 800a134:	2300      	movs	r3, #0
 800a136:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a138:	9308      	str	r3, [sp, #32]
 800a13a:	9b00      	ldr	r3, [sp, #0]
 800a13c:	4413      	add	r3, r2
 800a13e:	9302      	str	r3, [sp, #8]
 800a140:	3301      	adds	r3, #1
 800a142:	2b01      	cmp	r3, #1
 800a144:	9303      	str	r3, [sp, #12]
 800a146:	bfb8      	it	lt
 800a148:	2301      	movlt	r3, #1
 800a14a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a14c:	2200      	movs	r2, #0
 800a14e:	6042      	str	r2, [r0, #4]
 800a150:	2204      	movs	r2, #4
 800a152:	f102 0614 	add.w	r6, r2, #20
 800a156:	429e      	cmp	r6, r3
 800a158:	6841      	ldr	r1, [r0, #4]
 800a15a:	d93d      	bls.n	800a1d8 <_dtoa_r+0x318>
 800a15c:	4620      	mov	r0, r4
 800a15e:	f000 fcb7 	bl	800aad0 <_Balloc>
 800a162:	9001      	str	r0, [sp, #4]
 800a164:	2800      	cmp	r0, #0
 800a166:	d13b      	bne.n	800a1e0 <_dtoa_r+0x320>
 800a168:	4b11      	ldr	r3, [pc, #68]	; (800a1b0 <_dtoa_r+0x2f0>)
 800a16a:	4602      	mov	r2, r0
 800a16c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a170:	e6c0      	b.n	8009ef4 <_dtoa_r+0x34>
 800a172:	2301      	movs	r3, #1
 800a174:	e7df      	b.n	800a136 <_dtoa_r+0x276>
 800a176:	bf00      	nop
 800a178:	636f4361 	.word	0x636f4361
 800a17c:	3fd287a7 	.word	0x3fd287a7
 800a180:	8b60c8b3 	.word	0x8b60c8b3
 800a184:	3fc68a28 	.word	0x3fc68a28
 800a188:	509f79fb 	.word	0x509f79fb
 800a18c:	3fd34413 	.word	0x3fd34413
 800a190:	08024459 	.word	0x08024459
 800a194:	08024470 	.word	0x08024470
 800a198:	7ff00000 	.word	0x7ff00000
 800a19c:	08024455 	.word	0x08024455
 800a1a0:	0802444c 	.word	0x0802444c
 800a1a4:	08024429 	.word	0x08024429
 800a1a8:	3ff80000 	.word	0x3ff80000
 800a1ac:	08024560 	.word	0x08024560
 800a1b0:	080244cb 	.word	0x080244cb
 800a1b4:	2501      	movs	r5, #1
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	9306      	str	r3, [sp, #24]
 800a1ba:	9508      	str	r5, [sp, #32]
 800a1bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a1c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	2312      	movs	r3, #18
 800a1c8:	e7b0      	b.n	800a12c <_dtoa_r+0x26c>
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	9308      	str	r3, [sp, #32]
 800a1ce:	e7f5      	b.n	800a1bc <_dtoa_r+0x2fc>
 800a1d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a1d6:	e7b8      	b.n	800a14a <_dtoa_r+0x28a>
 800a1d8:	3101      	adds	r1, #1
 800a1da:	6041      	str	r1, [r0, #4]
 800a1dc:	0052      	lsls	r2, r2, #1
 800a1de:	e7b8      	b.n	800a152 <_dtoa_r+0x292>
 800a1e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1e2:	9a01      	ldr	r2, [sp, #4]
 800a1e4:	601a      	str	r2, [r3, #0]
 800a1e6:	9b03      	ldr	r3, [sp, #12]
 800a1e8:	2b0e      	cmp	r3, #14
 800a1ea:	f200 809d 	bhi.w	800a328 <_dtoa_r+0x468>
 800a1ee:	2d00      	cmp	r5, #0
 800a1f0:	f000 809a 	beq.w	800a328 <_dtoa_r+0x468>
 800a1f4:	9b00      	ldr	r3, [sp, #0]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	dd32      	ble.n	800a260 <_dtoa_r+0x3a0>
 800a1fa:	4ab7      	ldr	r2, [pc, #732]	; (800a4d8 <_dtoa_r+0x618>)
 800a1fc:	f003 030f 	and.w	r3, r3, #15
 800a200:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a204:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a208:	9b00      	ldr	r3, [sp, #0]
 800a20a:	05d8      	lsls	r0, r3, #23
 800a20c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a210:	d516      	bpl.n	800a240 <_dtoa_r+0x380>
 800a212:	4bb2      	ldr	r3, [pc, #712]	; (800a4dc <_dtoa_r+0x61c>)
 800a214:	ec51 0b19 	vmov	r0, r1, d9
 800a218:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a21c:	f7f6 fb86 	bl	800092c <__aeabi_ddiv>
 800a220:	f007 070f 	and.w	r7, r7, #15
 800a224:	4682      	mov	sl, r0
 800a226:	468b      	mov	fp, r1
 800a228:	2503      	movs	r5, #3
 800a22a:	4eac      	ldr	r6, [pc, #688]	; (800a4dc <_dtoa_r+0x61c>)
 800a22c:	b957      	cbnz	r7, 800a244 <_dtoa_r+0x384>
 800a22e:	4642      	mov	r2, r8
 800a230:	464b      	mov	r3, r9
 800a232:	4650      	mov	r0, sl
 800a234:	4659      	mov	r1, fp
 800a236:	f7f6 fb79 	bl	800092c <__aeabi_ddiv>
 800a23a:	4682      	mov	sl, r0
 800a23c:	468b      	mov	fp, r1
 800a23e:	e028      	b.n	800a292 <_dtoa_r+0x3d2>
 800a240:	2502      	movs	r5, #2
 800a242:	e7f2      	b.n	800a22a <_dtoa_r+0x36a>
 800a244:	07f9      	lsls	r1, r7, #31
 800a246:	d508      	bpl.n	800a25a <_dtoa_r+0x39a>
 800a248:	4640      	mov	r0, r8
 800a24a:	4649      	mov	r1, r9
 800a24c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a250:	f7f6 fa42 	bl	80006d8 <__aeabi_dmul>
 800a254:	3501      	adds	r5, #1
 800a256:	4680      	mov	r8, r0
 800a258:	4689      	mov	r9, r1
 800a25a:	107f      	asrs	r7, r7, #1
 800a25c:	3608      	adds	r6, #8
 800a25e:	e7e5      	b.n	800a22c <_dtoa_r+0x36c>
 800a260:	f000 809b 	beq.w	800a39a <_dtoa_r+0x4da>
 800a264:	9b00      	ldr	r3, [sp, #0]
 800a266:	4f9d      	ldr	r7, [pc, #628]	; (800a4dc <_dtoa_r+0x61c>)
 800a268:	425e      	negs	r6, r3
 800a26a:	4b9b      	ldr	r3, [pc, #620]	; (800a4d8 <_dtoa_r+0x618>)
 800a26c:	f006 020f 	and.w	r2, r6, #15
 800a270:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a278:	ec51 0b19 	vmov	r0, r1, d9
 800a27c:	f7f6 fa2c 	bl	80006d8 <__aeabi_dmul>
 800a280:	1136      	asrs	r6, r6, #4
 800a282:	4682      	mov	sl, r0
 800a284:	468b      	mov	fp, r1
 800a286:	2300      	movs	r3, #0
 800a288:	2502      	movs	r5, #2
 800a28a:	2e00      	cmp	r6, #0
 800a28c:	d17a      	bne.n	800a384 <_dtoa_r+0x4c4>
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d1d3      	bne.n	800a23a <_dtoa_r+0x37a>
 800a292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a294:	2b00      	cmp	r3, #0
 800a296:	f000 8082 	beq.w	800a39e <_dtoa_r+0x4de>
 800a29a:	4b91      	ldr	r3, [pc, #580]	; (800a4e0 <_dtoa_r+0x620>)
 800a29c:	2200      	movs	r2, #0
 800a29e:	4650      	mov	r0, sl
 800a2a0:	4659      	mov	r1, fp
 800a2a2:	f7f6 fc8b 	bl	8000bbc <__aeabi_dcmplt>
 800a2a6:	2800      	cmp	r0, #0
 800a2a8:	d079      	beq.n	800a39e <_dtoa_r+0x4de>
 800a2aa:	9b03      	ldr	r3, [sp, #12]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d076      	beq.n	800a39e <_dtoa_r+0x4de>
 800a2b0:	9b02      	ldr	r3, [sp, #8]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	dd36      	ble.n	800a324 <_dtoa_r+0x464>
 800a2b6:	9b00      	ldr	r3, [sp, #0]
 800a2b8:	4650      	mov	r0, sl
 800a2ba:	4659      	mov	r1, fp
 800a2bc:	1e5f      	subs	r7, r3, #1
 800a2be:	2200      	movs	r2, #0
 800a2c0:	4b88      	ldr	r3, [pc, #544]	; (800a4e4 <_dtoa_r+0x624>)
 800a2c2:	f7f6 fa09 	bl	80006d8 <__aeabi_dmul>
 800a2c6:	9e02      	ldr	r6, [sp, #8]
 800a2c8:	4682      	mov	sl, r0
 800a2ca:	468b      	mov	fp, r1
 800a2cc:	3501      	adds	r5, #1
 800a2ce:	4628      	mov	r0, r5
 800a2d0:	f7f6 f998 	bl	8000604 <__aeabi_i2d>
 800a2d4:	4652      	mov	r2, sl
 800a2d6:	465b      	mov	r3, fp
 800a2d8:	f7f6 f9fe 	bl	80006d8 <__aeabi_dmul>
 800a2dc:	4b82      	ldr	r3, [pc, #520]	; (800a4e8 <_dtoa_r+0x628>)
 800a2de:	2200      	movs	r2, #0
 800a2e0:	f7f6 f844 	bl	800036c <__adddf3>
 800a2e4:	46d0      	mov	r8, sl
 800a2e6:	46d9      	mov	r9, fp
 800a2e8:	4682      	mov	sl, r0
 800a2ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a2ee:	2e00      	cmp	r6, #0
 800a2f0:	d158      	bne.n	800a3a4 <_dtoa_r+0x4e4>
 800a2f2:	4b7e      	ldr	r3, [pc, #504]	; (800a4ec <_dtoa_r+0x62c>)
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	4640      	mov	r0, r8
 800a2f8:	4649      	mov	r1, r9
 800a2fa:	f7f6 f835 	bl	8000368 <__aeabi_dsub>
 800a2fe:	4652      	mov	r2, sl
 800a300:	465b      	mov	r3, fp
 800a302:	4680      	mov	r8, r0
 800a304:	4689      	mov	r9, r1
 800a306:	f7f6 fc77 	bl	8000bf8 <__aeabi_dcmpgt>
 800a30a:	2800      	cmp	r0, #0
 800a30c:	f040 8295 	bne.w	800a83a <_dtoa_r+0x97a>
 800a310:	4652      	mov	r2, sl
 800a312:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a316:	4640      	mov	r0, r8
 800a318:	4649      	mov	r1, r9
 800a31a:	f7f6 fc4f 	bl	8000bbc <__aeabi_dcmplt>
 800a31e:	2800      	cmp	r0, #0
 800a320:	f040 8289 	bne.w	800a836 <_dtoa_r+0x976>
 800a324:	ec5b ab19 	vmov	sl, fp, d9
 800a328:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	f2c0 8148 	blt.w	800a5c0 <_dtoa_r+0x700>
 800a330:	9a00      	ldr	r2, [sp, #0]
 800a332:	2a0e      	cmp	r2, #14
 800a334:	f300 8144 	bgt.w	800a5c0 <_dtoa_r+0x700>
 800a338:	4b67      	ldr	r3, [pc, #412]	; (800a4d8 <_dtoa_r+0x618>)
 800a33a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a33e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a344:	2b00      	cmp	r3, #0
 800a346:	f280 80d5 	bge.w	800a4f4 <_dtoa_r+0x634>
 800a34a:	9b03      	ldr	r3, [sp, #12]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	f300 80d1 	bgt.w	800a4f4 <_dtoa_r+0x634>
 800a352:	f040 826f 	bne.w	800a834 <_dtoa_r+0x974>
 800a356:	4b65      	ldr	r3, [pc, #404]	; (800a4ec <_dtoa_r+0x62c>)
 800a358:	2200      	movs	r2, #0
 800a35a:	4640      	mov	r0, r8
 800a35c:	4649      	mov	r1, r9
 800a35e:	f7f6 f9bb 	bl	80006d8 <__aeabi_dmul>
 800a362:	4652      	mov	r2, sl
 800a364:	465b      	mov	r3, fp
 800a366:	f7f6 fc3d 	bl	8000be4 <__aeabi_dcmpge>
 800a36a:	9e03      	ldr	r6, [sp, #12]
 800a36c:	4637      	mov	r7, r6
 800a36e:	2800      	cmp	r0, #0
 800a370:	f040 8245 	bne.w	800a7fe <_dtoa_r+0x93e>
 800a374:	9d01      	ldr	r5, [sp, #4]
 800a376:	2331      	movs	r3, #49	; 0x31
 800a378:	f805 3b01 	strb.w	r3, [r5], #1
 800a37c:	9b00      	ldr	r3, [sp, #0]
 800a37e:	3301      	adds	r3, #1
 800a380:	9300      	str	r3, [sp, #0]
 800a382:	e240      	b.n	800a806 <_dtoa_r+0x946>
 800a384:	07f2      	lsls	r2, r6, #31
 800a386:	d505      	bpl.n	800a394 <_dtoa_r+0x4d4>
 800a388:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a38c:	f7f6 f9a4 	bl	80006d8 <__aeabi_dmul>
 800a390:	3501      	adds	r5, #1
 800a392:	2301      	movs	r3, #1
 800a394:	1076      	asrs	r6, r6, #1
 800a396:	3708      	adds	r7, #8
 800a398:	e777      	b.n	800a28a <_dtoa_r+0x3ca>
 800a39a:	2502      	movs	r5, #2
 800a39c:	e779      	b.n	800a292 <_dtoa_r+0x3d2>
 800a39e:	9f00      	ldr	r7, [sp, #0]
 800a3a0:	9e03      	ldr	r6, [sp, #12]
 800a3a2:	e794      	b.n	800a2ce <_dtoa_r+0x40e>
 800a3a4:	9901      	ldr	r1, [sp, #4]
 800a3a6:	4b4c      	ldr	r3, [pc, #304]	; (800a4d8 <_dtoa_r+0x618>)
 800a3a8:	4431      	add	r1, r6
 800a3aa:	910d      	str	r1, [sp, #52]	; 0x34
 800a3ac:	9908      	ldr	r1, [sp, #32]
 800a3ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a3b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a3b6:	2900      	cmp	r1, #0
 800a3b8:	d043      	beq.n	800a442 <_dtoa_r+0x582>
 800a3ba:	494d      	ldr	r1, [pc, #308]	; (800a4f0 <_dtoa_r+0x630>)
 800a3bc:	2000      	movs	r0, #0
 800a3be:	f7f6 fab5 	bl	800092c <__aeabi_ddiv>
 800a3c2:	4652      	mov	r2, sl
 800a3c4:	465b      	mov	r3, fp
 800a3c6:	f7f5 ffcf 	bl	8000368 <__aeabi_dsub>
 800a3ca:	9d01      	ldr	r5, [sp, #4]
 800a3cc:	4682      	mov	sl, r0
 800a3ce:	468b      	mov	fp, r1
 800a3d0:	4649      	mov	r1, r9
 800a3d2:	4640      	mov	r0, r8
 800a3d4:	f7f6 fc30 	bl	8000c38 <__aeabi_d2iz>
 800a3d8:	4606      	mov	r6, r0
 800a3da:	f7f6 f913 	bl	8000604 <__aeabi_i2d>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	460b      	mov	r3, r1
 800a3e2:	4640      	mov	r0, r8
 800a3e4:	4649      	mov	r1, r9
 800a3e6:	f7f5 ffbf 	bl	8000368 <__aeabi_dsub>
 800a3ea:	3630      	adds	r6, #48	; 0x30
 800a3ec:	f805 6b01 	strb.w	r6, [r5], #1
 800a3f0:	4652      	mov	r2, sl
 800a3f2:	465b      	mov	r3, fp
 800a3f4:	4680      	mov	r8, r0
 800a3f6:	4689      	mov	r9, r1
 800a3f8:	f7f6 fbe0 	bl	8000bbc <__aeabi_dcmplt>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	d163      	bne.n	800a4c8 <_dtoa_r+0x608>
 800a400:	4642      	mov	r2, r8
 800a402:	464b      	mov	r3, r9
 800a404:	4936      	ldr	r1, [pc, #216]	; (800a4e0 <_dtoa_r+0x620>)
 800a406:	2000      	movs	r0, #0
 800a408:	f7f5 ffae 	bl	8000368 <__aeabi_dsub>
 800a40c:	4652      	mov	r2, sl
 800a40e:	465b      	mov	r3, fp
 800a410:	f7f6 fbd4 	bl	8000bbc <__aeabi_dcmplt>
 800a414:	2800      	cmp	r0, #0
 800a416:	f040 80b5 	bne.w	800a584 <_dtoa_r+0x6c4>
 800a41a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a41c:	429d      	cmp	r5, r3
 800a41e:	d081      	beq.n	800a324 <_dtoa_r+0x464>
 800a420:	4b30      	ldr	r3, [pc, #192]	; (800a4e4 <_dtoa_r+0x624>)
 800a422:	2200      	movs	r2, #0
 800a424:	4650      	mov	r0, sl
 800a426:	4659      	mov	r1, fp
 800a428:	f7f6 f956 	bl	80006d8 <__aeabi_dmul>
 800a42c:	4b2d      	ldr	r3, [pc, #180]	; (800a4e4 <_dtoa_r+0x624>)
 800a42e:	4682      	mov	sl, r0
 800a430:	468b      	mov	fp, r1
 800a432:	4640      	mov	r0, r8
 800a434:	4649      	mov	r1, r9
 800a436:	2200      	movs	r2, #0
 800a438:	f7f6 f94e 	bl	80006d8 <__aeabi_dmul>
 800a43c:	4680      	mov	r8, r0
 800a43e:	4689      	mov	r9, r1
 800a440:	e7c6      	b.n	800a3d0 <_dtoa_r+0x510>
 800a442:	4650      	mov	r0, sl
 800a444:	4659      	mov	r1, fp
 800a446:	f7f6 f947 	bl	80006d8 <__aeabi_dmul>
 800a44a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a44c:	9d01      	ldr	r5, [sp, #4]
 800a44e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a450:	4682      	mov	sl, r0
 800a452:	468b      	mov	fp, r1
 800a454:	4649      	mov	r1, r9
 800a456:	4640      	mov	r0, r8
 800a458:	f7f6 fbee 	bl	8000c38 <__aeabi_d2iz>
 800a45c:	4606      	mov	r6, r0
 800a45e:	f7f6 f8d1 	bl	8000604 <__aeabi_i2d>
 800a462:	3630      	adds	r6, #48	; 0x30
 800a464:	4602      	mov	r2, r0
 800a466:	460b      	mov	r3, r1
 800a468:	4640      	mov	r0, r8
 800a46a:	4649      	mov	r1, r9
 800a46c:	f7f5 ff7c 	bl	8000368 <__aeabi_dsub>
 800a470:	f805 6b01 	strb.w	r6, [r5], #1
 800a474:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a476:	429d      	cmp	r5, r3
 800a478:	4680      	mov	r8, r0
 800a47a:	4689      	mov	r9, r1
 800a47c:	f04f 0200 	mov.w	r2, #0
 800a480:	d124      	bne.n	800a4cc <_dtoa_r+0x60c>
 800a482:	4b1b      	ldr	r3, [pc, #108]	; (800a4f0 <_dtoa_r+0x630>)
 800a484:	4650      	mov	r0, sl
 800a486:	4659      	mov	r1, fp
 800a488:	f7f5 ff70 	bl	800036c <__adddf3>
 800a48c:	4602      	mov	r2, r0
 800a48e:	460b      	mov	r3, r1
 800a490:	4640      	mov	r0, r8
 800a492:	4649      	mov	r1, r9
 800a494:	f7f6 fbb0 	bl	8000bf8 <__aeabi_dcmpgt>
 800a498:	2800      	cmp	r0, #0
 800a49a:	d173      	bne.n	800a584 <_dtoa_r+0x6c4>
 800a49c:	4652      	mov	r2, sl
 800a49e:	465b      	mov	r3, fp
 800a4a0:	4913      	ldr	r1, [pc, #76]	; (800a4f0 <_dtoa_r+0x630>)
 800a4a2:	2000      	movs	r0, #0
 800a4a4:	f7f5 ff60 	bl	8000368 <__aeabi_dsub>
 800a4a8:	4602      	mov	r2, r0
 800a4aa:	460b      	mov	r3, r1
 800a4ac:	4640      	mov	r0, r8
 800a4ae:	4649      	mov	r1, r9
 800a4b0:	f7f6 fb84 	bl	8000bbc <__aeabi_dcmplt>
 800a4b4:	2800      	cmp	r0, #0
 800a4b6:	f43f af35 	beq.w	800a324 <_dtoa_r+0x464>
 800a4ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a4bc:	1e6b      	subs	r3, r5, #1
 800a4be:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a4c4:	2b30      	cmp	r3, #48	; 0x30
 800a4c6:	d0f8      	beq.n	800a4ba <_dtoa_r+0x5fa>
 800a4c8:	9700      	str	r7, [sp, #0]
 800a4ca:	e049      	b.n	800a560 <_dtoa_r+0x6a0>
 800a4cc:	4b05      	ldr	r3, [pc, #20]	; (800a4e4 <_dtoa_r+0x624>)
 800a4ce:	f7f6 f903 	bl	80006d8 <__aeabi_dmul>
 800a4d2:	4680      	mov	r8, r0
 800a4d4:	4689      	mov	r9, r1
 800a4d6:	e7bd      	b.n	800a454 <_dtoa_r+0x594>
 800a4d8:	08024560 	.word	0x08024560
 800a4dc:	08024538 	.word	0x08024538
 800a4e0:	3ff00000 	.word	0x3ff00000
 800a4e4:	40240000 	.word	0x40240000
 800a4e8:	401c0000 	.word	0x401c0000
 800a4ec:	40140000 	.word	0x40140000
 800a4f0:	3fe00000 	.word	0x3fe00000
 800a4f4:	9d01      	ldr	r5, [sp, #4]
 800a4f6:	4656      	mov	r6, sl
 800a4f8:	465f      	mov	r7, fp
 800a4fa:	4642      	mov	r2, r8
 800a4fc:	464b      	mov	r3, r9
 800a4fe:	4630      	mov	r0, r6
 800a500:	4639      	mov	r1, r7
 800a502:	f7f6 fa13 	bl	800092c <__aeabi_ddiv>
 800a506:	f7f6 fb97 	bl	8000c38 <__aeabi_d2iz>
 800a50a:	4682      	mov	sl, r0
 800a50c:	f7f6 f87a 	bl	8000604 <__aeabi_i2d>
 800a510:	4642      	mov	r2, r8
 800a512:	464b      	mov	r3, r9
 800a514:	f7f6 f8e0 	bl	80006d8 <__aeabi_dmul>
 800a518:	4602      	mov	r2, r0
 800a51a:	460b      	mov	r3, r1
 800a51c:	4630      	mov	r0, r6
 800a51e:	4639      	mov	r1, r7
 800a520:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a524:	f7f5 ff20 	bl	8000368 <__aeabi_dsub>
 800a528:	f805 6b01 	strb.w	r6, [r5], #1
 800a52c:	9e01      	ldr	r6, [sp, #4]
 800a52e:	9f03      	ldr	r7, [sp, #12]
 800a530:	1bae      	subs	r6, r5, r6
 800a532:	42b7      	cmp	r7, r6
 800a534:	4602      	mov	r2, r0
 800a536:	460b      	mov	r3, r1
 800a538:	d135      	bne.n	800a5a6 <_dtoa_r+0x6e6>
 800a53a:	f7f5 ff17 	bl	800036c <__adddf3>
 800a53e:	4642      	mov	r2, r8
 800a540:	464b      	mov	r3, r9
 800a542:	4606      	mov	r6, r0
 800a544:	460f      	mov	r7, r1
 800a546:	f7f6 fb57 	bl	8000bf8 <__aeabi_dcmpgt>
 800a54a:	b9d0      	cbnz	r0, 800a582 <_dtoa_r+0x6c2>
 800a54c:	4642      	mov	r2, r8
 800a54e:	464b      	mov	r3, r9
 800a550:	4630      	mov	r0, r6
 800a552:	4639      	mov	r1, r7
 800a554:	f7f6 fb28 	bl	8000ba8 <__aeabi_dcmpeq>
 800a558:	b110      	cbz	r0, 800a560 <_dtoa_r+0x6a0>
 800a55a:	f01a 0f01 	tst.w	sl, #1
 800a55e:	d110      	bne.n	800a582 <_dtoa_r+0x6c2>
 800a560:	4620      	mov	r0, r4
 800a562:	ee18 1a10 	vmov	r1, s16
 800a566:	f000 faf3 	bl	800ab50 <_Bfree>
 800a56a:	2300      	movs	r3, #0
 800a56c:	9800      	ldr	r0, [sp, #0]
 800a56e:	702b      	strb	r3, [r5, #0]
 800a570:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a572:	3001      	adds	r0, #1
 800a574:	6018      	str	r0, [r3, #0]
 800a576:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a578:	2b00      	cmp	r3, #0
 800a57a:	f43f acf1 	beq.w	8009f60 <_dtoa_r+0xa0>
 800a57e:	601d      	str	r5, [r3, #0]
 800a580:	e4ee      	b.n	8009f60 <_dtoa_r+0xa0>
 800a582:	9f00      	ldr	r7, [sp, #0]
 800a584:	462b      	mov	r3, r5
 800a586:	461d      	mov	r5, r3
 800a588:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a58c:	2a39      	cmp	r2, #57	; 0x39
 800a58e:	d106      	bne.n	800a59e <_dtoa_r+0x6de>
 800a590:	9a01      	ldr	r2, [sp, #4]
 800a592:	429a      	cmp	r2, r3
 800a594:	d1f7      	bne.n	800a586 <_dtoa_r+0x6c6>
 800a596:	9901      	ldr	r1, [sp, #4]
 800a598:	2230      	movs	r2, #48	; 0x30
 800a59a:	3701      	adds	r7, #1
 800a59c:	700a      	strb	r2, [r1, #0]
 800a59e:	781a      	ldrb	r2, [r3, #0]
 800a5a0:	3201      	adds	r2, #1
 800a5a2:	701a      	strb	r2, [r3, #0]
 800a5a4:	e790      	b.n	800a4c8 <_dtoa_r+0x608>
 800a5a6:	4ba6      	ldr	r3, [pc, #664]	; (800a840 <_dtoa_r+0x980>)
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	f7f6 f895 	bl	80006d8 <__aeabi_dmul>
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	4606      	mov	r6, r0
 800a5b4:	460f      	mov	r7, r1
 800a5b6:	f7f6 faf7 	bl	8000ba8 <__aeabi_dcmpeq>
 800a5ba:	2800      	cmp	r0, #0
 800a5bc:	d09d      	beq.n	800a4fa <_dtoa_r+0x63a>
 800a5be:	e7cf      	b.n	800a560 <_dtoa_r+0x6a0>
 800a5c0:	9a08      	ldr	r2, [sp, #32]
 800a5c2:	2a00      	cmp	r2, #0
 800a5c4:	f000 80d7 	beq.w	800a776 <_dtoa_r+0x8b6>
 800a5c8:	9a06      	ldr	r2, [sp, #24]
 800a5ca:	2a01      	cmp	r2, #1
 800a5cc:	f300 80ba 	bgt.w	800a744 <_dtoa_r+0x884>
 800a5d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5d2:	2a00      	cmp	r2, #0
 800a5d4:	f000 80b2 	beq.w	800a73c <_dtoa_r+0x87c>
 800a5d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a5dc:	9e07      	ldr	r6, [sp, #28]
 800a5de:	9d04      	ldr	r5, [sp, #16]
 800a5e0:	9a04      	ldr	r2, [sp, #16]
 800a5e2:	441a      	add	r2, r3
 800a5e4:	9204      	str	r2, [sp, #16]
 800a5e6:	9a05      	ldr	r2, [sp, #20]
 800a5e8:	2101      	movs	r1, #1
 800a5ea:	441a      	add	r2, r3
 800a5ec:	4620      	mov	r0, r4
 800a5ee:	9205      	str	r2, [sp, #20]
 800a5f0:	f000 fb66 	bl	800acc0 <__i2b>
 800a5f4:	4607      	mov	r7, r0
 800a5f6:	2d00      	cmp	r5, #0
 800a5f8:	dd0c      	ble.n	800a614 <_dtoa_r+0x754>
 800a5fa:	9b05      	ldr	r3, [sp, #20]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	dd09      	ble.n	800a614 <_dtoa_r+0x754>
 800a600:	42ab      	cmp	r3, r5
 800a602:	9a04      	ldr	r2, [sp, #16]
 800a604:	bfa8      	it	ge
 800a606:	462b      	movge	r3, r5
 800a608:	1ad2      	subs	r2, r2, r3
 800a60a:	9204      	str	r2, [sp, #16]
 800a60c:	9a05      	ldr	r2, [sp, #20]
 800a60e:	1aed      	subs	r5, r5, r3
 800a610:	1ad3      	subs	r3, r2, r3
 800a612:	9305      	str	r3, [sp, #20]
 800a614:	9b07      	ldr	r3, [sp, #28]
 800a616:	b31b      	cbz	r3, 800a660 <_dtoa_r+0x7a0>
 800a618:	9b08      	ldr	r3, [sp, #32]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	f000 80af 	beq.w	800a77e <_dtoa_r+0x8be>
 800a620:	2e00      	cmp	r6, #0
 800a622:	dd13      	ble.n	800a64c <_dtoa_r+0x78c>
 800a624:	4639      	mov	r1, r7
 800a626:	4632      	mov	r2, r6
 800a628:	4620      	mov	r0, r4
 800a62a:	f000 fc09 	bl	800ae40 <__pow5mult>
 800a62e:	ee18 2a10 	vmov	r2, s16
 800a632:	4601      	mov	r1, r0
 800a634:	4607      	mov	r7, r0
 800a636:	4620      	mov	r0, r4
 800a638:	f000 fb58 	bl	800acec <__multiply>
 800a63c:	ee18 1a10 	vmov	r1, s16
 800a640:	4680      	mov	r8, r0
 800a642:	4620      	mov	r0, r4
 800a644:	f000 fa84 	bl	800ab50 <_Bfree>
 800a648:	ee08 8a10 	vmov	s16, r8
 800a64c:	9b07      	ldr	r3, [sp, #28]
 800a64e:	1b9a      	subs	r2, r3, r6
 800a650:	d006      	beq.n	800a660 <_dtoa_r+0x7a0>
 800a652:	ee18 1a10 	vmov	r1, s16
 800a656:	4620      	mov	r0, r4
 800a658:	f000 fbf2 	bl	800ae40 <__pow5mult>
 800a65c:	ee08 0a10 	vmov	s16, r0
 800a660:	2101      	movs	r1, #1
 800a662:	4620      	mov	r0, r4
 800a664:	f000 fb2c 	bl	800acc0 <__i2b>
 800a668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	4606      	mov	r6, r0
 800a66e:	f340 8088 	ble.w	800a782 <_dtoa_r+0x8c2>
 800a672:	461a      	mov	r2, r3
 800a674:	4601      	mov	r1, r0
 800a676:	4620      	mov	r0, r4
 800a678:	f000 fbe2 	bl	800ae40 <__pow5mult>
 800a67c:	9b06      	ldr	r3, [sp, #24]
 800a67e:	2b01      	cmp	r3, #1
 800a680:	4606      	mov	r6, r0
 800a682:	f340 8081 	ble.w	800a788 <_dtoa_r+0x8c8>
 800a686:	f04f 0800 	mov.w	r8, #0
 800a68a:	6933      	ldr	r3, [r6, #16]
 800a68c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a690:	6918      	ldr	r0, [r3, #16]
 800a692:	f000 fac5 	bl	800ac20 <__hi0bits>
 800a696:	f1c0 0020 	rsb	r0, r0, #32
 800a69a:	9b05      	ldr	r3, [sp, #20]
 800a69c:	4418      	add	r0, r3
 800a69e:	f010 001f 	ands.w	r0, r0, #31
 800a6a2:	f000 8092 	beq.w	800a7ca <_dtoa_r+0x90a>
 800a6a6:	f1c0 0320 	rsb	r3, r0, #32
 800a6aa:	2b04      	cmp	r3, #4
 800a6ac:	f340 808a 	ble.w	800a7c4 <_dtoa_r+0x904>
 800a6b0:	f1c0 001c 	rsb	r0, r0, #28
 800a6b4:	9b04      	ldr	r3, [sp, #16]
 800a6b6:	4403      	add	r3, r0
 800a6b8:	9304      	str	r3, [sp, #16]
 800a6ba:	9b05      	ldr	r3, [sp, #20]
 800a6bc:	4403      	add	r3, r0
 800a6be:	4405      	add	r5, r0
 800a6c0:	9305      	str	r3, [sp, #20]
 800a6c2:	9b04      	ldr	r3, [sp, #16]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	dd07      	ble.n	800a6d8 <_dtoa_r+0x818>
 800a6c8:	ee18 1a10 	vmov	r1, s16
 800a6cc:	461a      	mov	r2, r3
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	f000 fc10 	bl	800aef4 <__lshift>
 800a6d4:	ee08 0a10 	vmov	s16, r0
 800a6d8:	9b05      	ldr	r3, [sp, #20]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	dd05      	ble.n	800a6ea <_dtoa_r+0x82a>
 800a6de:	4631      	mov	r1, r6
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	f000 fc06 	bl	800aef4 <__lshift>
 800a6e8:	4606      	mov	r6, r0
 800a6ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d06e      	beq.n	800a7ce <_dtoa_r+0x90e>
 800a6f0:	ee18 0a10 	vmov	r0, s16
 800a6f4:	4631      	mov	r1, r6
 800a6f6:	f000 fc6d 	bl	800afd4 <__mcmp>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	da67      	bge.n	800a7ce <_dtoa_r+0x90e>
 800a6fe:	9b00      	ldr	r3, [sp, #0]
 800a700:	3b01      	subs	r3, #1
 800a702:	ee18 1a10 	vmov	r1, s16
 800a706:	9300      	str	r3, [sp, #0]
 800a708:	220a      	movs	r2, #10
 800a70a:	2300      	movs	r3, #0
 800a70c:	4620      	mov	r0, r4
 800a70e:	f000 fa41 	bl	800ab94 <__multadd>
 800a712:	9b08      	ldr	r3, [sp, #32]
 800a714:	ee08 0a10 	vmov	s16, r0
 800a718:	2b00      	cmp	r3, #0
 800a71a:	f000 81b1 	beq.w	800aa80 <_dtoa_r+0xbc0>
 800a71e:	2300      	movs	r3, #0
 800a720:	4639      	mov	r1, r7
 800a722:	220a      	movs	r2, #10
 800a724:	4620      	mov	r0, r4
 800a726:	f000 fa35 	bl	800ab94 <__multadd>
 800a72a:	9b02      	ldr	r3, [sp, #8]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	4607      	mov	r7, r0
 800a730:	f300 808e 	bgt.w	800a850 <_dtoa_r+0x990>
 800a734:	9b06      	ldr	r3, [sp, #24]
 800a736:	2b02      	cmp	r3, #2
 800a738:	dc51      	bgt.n	800a7de <_dtoa_r+0x91e>
 800a73a:	e089      	b.n	800a850 <_dtoa_r+0x990>
 800a73c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a73e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a742:	e74b      	b.n	800a5dc <_dtoa_r+0x71c>
 800a744:	9b03      	ldr	r3, [sp, #12]
 800a746:	1e5e      	subs	r6, r3, #1
 800a748:	9b07      	ldr	r3, [sp, #28]
 800a74a:	42b3      	cmp	r3, r6
 800a74c:	bfbf      	itttt	lt
 800a74e:	9b07      	ldrlt	r3, [sp, #28]
 800a750:	9607      	strlt	r6, [sp, #28]
 800a752:	1af2      	sublt	r2, r6, r3
 800a754:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a756:	bfb6      	itet	lt
 800a758:	189b      	addlt	r3, r3, r2
 800a75a:	1b9e      	subge	r6, r3, r6
 800a75c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a75e:	9b03      	ldr	r3, [sp, #12]
 800a760:	bfb8      	it	lt
 800a762:	2600      	movlt	r6, #0
 800a764:	2b00      	cmp	r3, #0
 800a766:	bfb7      	itett	lt
 800a768:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a76c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a770:	1a9d      	sublt	r5, r3, r2
 800a772:	2300      	movlt	r3, #0
 800a774:	e734      	b.n	800a5e0 <_dtoa_r+0x720>
 800a776:	9e07      	ldr	r6, [sp, #28]
 800a778:	9d04      	ldr	r5, [sp, #16]
 800a77a:	9f08      	ldr	r7, [sp, #32]
 800a77c:	e73b      	b.n	800a5f6 <_dtoa_r+0x736>
 800a77e:	9a07      	ldr	r2, [sp, #28]
 800a780:	e767      	b.n	800a652 <_dtoa_r+0x792>
 800a782:	9b06      	ldr	r3, [sp, #24]
 800a784:	2b01      	cmp	r3, #1
 800a786:	dc18      	bgt.n	800a7ba <_dtoa_r+0x8fa>
 800a788:	f1ba 0f00 	cmp.w	sl, #0
 800a78c:	d115      	bne.n	800a7ba <_dtoa_r+0x8fa>
 800a78e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a792:	b993      	cbnz	r3, 800a7ba <_dtoa_r+0x8fa>
 800a794:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a798:	0d1b      	lsrs	r3, r3, #20
 800a79a:	051b      	lsls	r3, r3, #20
 800a79c:	b183      	cbz	r3, 800a7c0 <_dtoa_r+0x900>
 800a79e:	9b04      	ldr	r3, [sp, #16]
 800a7a0:	3301      	adds	r3, #1
 800a7a2:	9304      	str	r3, [sp, #16]
 800a7a4:	9b05      	ldr	r3, [sp, #20]
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	9305      	str	r3, [sp, #20]
 800a7aa:	f04f 0801 	mov.w	r8, #1
 800a7ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	f47f af6a 	bne.w	800a68a <_dtoa_r+0x7ca>
 800a7b6:	2001      	movs	r0, #1
 800a7b8:	e76f      	b.n	800a69a <_dtoa_r+0x7da>
 800a7ba:	f04f 0800 	mov.w	r8, #0
 800a7be:	e7f6      	b.n	800a7ae <_dtoa_r+0x8ee>
 800a7c0:	4698      	mov	r8, r3
 800a7c2:	e7f4      	b.n	800a7ae <_dtoa_r+0x8ee>
 800a7c4:	f43f af7d 	beq.w	800a6c2 <_dtoa_r+0x802>
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	301c      	adds	r0, #28
 800a7cc:	e772      	b.n	800a6b4 <_dtoa_r+0x7f4>
 800a7ce:	9b03      	ldr	r3, [sp, #12]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	dc37      	bgt.n	800a844 <_dtoa_r+0x984>
 800a7d4:	9b06      	ldr	r3, [sp, #24]
 800a7d6:	2b02      	cmp	r3, #2
 800a7d8:	dd34      	ble.n	800a844 <_dtoa_r+0x984>
 800a7da:	9b03      	ldr	r3, [sp, #12]
 800a7dc:	9302      	str	r3, [sp, #8]
 800a7de:	9b02      	ldr	r3, [sp, #8]
 800a7e0:	b96b      	cbnz	r3, 800a7fe <_dtoa_r+0x93e>
 800a7e2:	4631      	mov	r1, r6
 800a7e4:	2205      	movs	r2, #5
 800a7e6:	4620      	mov	r0, r4
 800a7e8:	f000 f9d4 	bl	800ab94 <__multadd>
 800a7ec:	4601      	mov	r1, r0
 800a7ee:	4606      	mov	r6, r0
 800a7f0:	ee18 0a10 	vmov	r0, s16
 800a7f4:	f000 fbee 	bl	800afd4 <__mcmp>
 800a7f8:	2800      	cmp	r0, #0
 800a7fa:	f73f adbb 	bgt.w	800a374 <_dtoa_r+0x4b4>
 800a7fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a800:	9d01      	ldr	r5, [sp, #4]
 800a802:	43db      	mvns	r3, r3
 800a804:	9300      	str	r3, [sp, #0]
 800a806:	f04f 0800 	mov.w	r8, #0
 800a80a:	4631      	mov	r1, r6
 800a80c:	4620      	mov	r0, r4
 800a80e:	f000 f99f 	bl	800ab50 <_Bfree>
 800a812:	2f00      	cmp	r7, #0
 800a814:	f43f aea4 	beq.w	800a560 <_dtoa_r+0x6a0>
 800a818:	f1b8 0f00 	cmp.w	r8, #0
 800a81c:	d005      	beq.n	800a82a <_dtoa_r+0x96a>
 800a81e:	45b8      	cmp	r8, r7
 800a820:	d003      	beq.n	800a82a <_dtoa_r+0x96a>
 800a822:	4641      	mov	r1, r8
 800a824:	4620      	mov	r0, r4
 800a826:	f000 f993 	bl	800ab50 <_Bfree>
 800a82a:	4639      	mov	r1, r7
 800a82c:	4620      	mov	r0, r4
 800a82e:	f000 f98f 	bl	800ab50 <_Bfree>
 800a832:	e695      	b.n	800a560 <_dtoa_r+0x6a0>
 800a834:	2600      	movs	r6, #0
 800a836:	4637      	mov	r7, r6
 800a838:	e7e1      	b.n	800a7fe <_dtoa_r+0x93e>
 800a83a:	9700      	str	r7, [sp, #0]
 800a83c:	4637      	mov	r7, r6
 800a83e:	e599      	b.n	800a374 <_dtoa_r+0x4b4>
 800a840:	40240000 	.word	0x40240000
 800a844:	9b08      	ldr	r3, [sp, #32]
 800a846:	2b00      	cmp	r3, #0
 800a848:	f000 80ca 	beq.w	800a9e0 <_dtoa_r+0xb20>
 800a84c:	9b03      	ldr	r3, [sp, #12]
 800a84e:	9302      	str	r3, [sp, #8]
 800a850:	2d00      	cmp	r5, #0
 800a852:	dd05      	ble.n	800a860 <_dtoa_r+0x9a0>
 800a854:	4639      	mov	r1, r7
 800a856:	462a      	mov	r2, r5
 800a858:	4620      	mov	r0, r4
 800a85a:	f000 fb4b 	bl	800aef4 <__lshift>
 800a85e:	4607      	mov	r7, r0
 800a860:	f1b8 0f00 	cmp.w	r8, #0
 800a864:	d05b      	beq.n	800a91e <_dtoa_r+0xa5e>
 800a866:	6879      	ldr	r1, [r7, #4]
 800a868:	4620      	mov	r0, r4
 800a86a:	f000 f931 	bl	800aad0 <_Balloc>
 800a86e:	4605      	mov	r5, r0
 800a870:	b928      	cbnz	r0, 800a87e <_dtoa_r+0x9be>
 800a872:	4b87      	ldr	r3, [pc, #540]	; (800aa90 <_dtoa_r+0xbd0>)
 800a874:	4602      	mov	r2, r0
 800a876:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a87a:	f7ff bb3b 	b.w	8009ef4 <_dtoa_r+0x34>
 800a87e:	693a      	ldr	r2, [r7, #16]
 800a880:	3202      	adds	r2, #2
 800a882:	0092      	lsls	r2, r2, #2
 800a884:	f107 010c 	add.w	r1, r7, #12
 800a888:	300c      	adds	r0, #12
 800a88a:	f000 f913 	bl	800aab4 <memcpy>
 800a88e:	2201      	movs	r2, #1
 800a890:	4629      	mov	r1, r5
 800a892:	4620      	mov	r0, r4
 800a894:	f000 fb2e 	bl	800aef4 <__lshift>
 800a898:	9b01      	ldr	r3, [sp, #4]
 800a89a:	f103 0901 	add.w	r9, r3, #1
 800a89e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a8a2:	4413      	add	r3, r2
 800a8a4:	9305      	str	r3, [sp, #20]
 800a8a6:	f00a 0301 	and.w	r3, sl, #1
 800a8aa:	46b8      	mov	r8, r7
 800a8ac:	9304      	str	r3, [sp, #16]
 800a8ae:	4607      	mov	r7, r0
 800a8b0:	4631      	mov	r1, r6
 800a8b2:	ee18 0a10 	vmov	r0, s16
 800a8b6:	f7ff fa77 	bl	8009da8 <quorem>
 800a8ba:	4641      	mov	r1, r8
 800a8bc:	9002      	str	r0, [sp, #8]
 800a8be:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a8c2:	ee18 0a10 	vmov	r0, s16
 800a8c6:	f000 fb85 	bl	800afd4 <__mcmp>
 800a8ca:	463a      	mov	r2, r7
 800a8cc:	9003      	str	r0, [sp, #12]
 800a8ce:	4631      	mov	r1, r6
 800a8d0:	4620      	mov	r0, r4
 800a8d2:	f000 fb9b 	bl	800b00c <__mdiff>
 800a8d6:	68c2      	ldr	r2, [r0, #12]
 800a8d8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800a8dc:	4605      	mov	r5, r0
 800a8de:	bb02      	cbnz	r2, 800a922 <_dtoa_r+0xa62>
 800a8e0:	4601      	mov	r1, r0
 800a8e2:	ee18 0a10 	vmov	r0, s16
 800a8e6:	f000 fb75 	bl	800afd4 <__mcmp>
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	4629      	mov	r1, r5
 800a8ee:	4620      	mov	r0, r4
 800a8f0:	9207      	str	r2, [sp, #28]
 800a8f2:	f000 f92d 	bl	800ab50 <_Bfree>
 800a8f6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a8fa:	ea43 0102 	orr.w	r1, r3, r2
 800a8fe:	9b04      	ldr	r3, [sp, #16]
 800a900:	430b      	orrs	r3, r1
 800a902:	464d      	mov	r5, r9
 800a904:	d10f      	bne.n	800a926 <_dtoa_r+0xa66>
 800a906:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a90a:	d02a      	beq.n	800a962 <_dtoa_r+0xaa2>
 800a90c:	9b03      	ldr	r3, [sp, #12]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	dd02      	ble.n	800a918 <_dtoa_r+0xa58>
 800a912:	9b02      	ldr	r3, [sp, #8]
 800a914:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a918:	f88b a000 	strb.w	sl, [fp]
 800a91c:	e775      	b.n	800a80a <_dtoa_r+0x94a>
 800a91e:	4638      	mov	r0, r7
 800a920:	e7ba      	b.n	800a898 <_dtoa_r+0x9d8>
 800a922:	2201      	movs	r2, #1
 800a924:	e7e2      	b.n	800a8ec <_dtoa_r+0xa2c>
 800a926:	9b03      	ldr	r3, [sp, #12]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	db04      	blt.n	800a936 <_dtoa_r+0xa76>
 800a92c:	9906      	ldr	r1, [sp, #24]
 800a92e:	430b      	orrs	r3, r1
 800a930:	9904      	ldr	r1, [sp, #16]
 800a932:	430b      	orrs	r3, r1
 800a934:	d122      	bne.n	800a97c <_dtoa_r+0xabc>
 800a936:	2a00      	cmp	r2, #0
 800a938:	ddee      	ble.n	800a918 <_dtoa_r+0xa58>
 800a93a:	ee18 1a10 	vmov	r1, s16
 800a93e:	2201      	movs	r2, #1
 800a940:	4620      	mov	r0, r4
 800a942:	f000 fad7 	bl	800aef4 <__lshift>
 800a946:	4631      	mov	r1, r6
 800a948:	ee08 0a10 	vmov	s16, r0
 800a94c:	f000 fb42 	bl	800afd4 <__mcmp>
 800a950:	2800      	cmp	r0, #0
 800a952:	dc03      	bgt.n	800a95c <_dtoa_r+0xa9c>
 800a954:	d1e0      	bne.n	800a918 <_dtoa_r+0xa58>
 800a956:	f01a 0f01 	tst.w	sl, #1
 800a95a:	d0dd      	beq.n	800a918 <_dtoa_r+0xa58>
 800a95c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a960:	d1d7      	bne.n	800a912 <_dtoa_r+0xa52>
 800a962:	2339      	movs	r3, #57	; 0x39
 800a964:	f88b 3000 	strb.w	r3, [fp]
 800a968:	462b      	mov	r3, r5
 800a96a:	461d      	mov	r5, r3
 800a96c:	3b01      	subs	r3, #1
 800a96e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a972:	2a39      	cmp	r2, #57	; 0x39
 800a974:	d071      	beq.n	800aa5a <_dtoa_r+0xb9a>
 800a976:	3201      	adds	r2, #1
 800a978:	701a      	strb	r2, [r3, #0]
 800a97a:	e746      	b.n	800a80a <_dtoa_r+0x94a>
 800a97c:	2a00      	cmp	r2, #0
 800a97e:	dd07      	ble.n	800a990 <_dtoa_r+0xad0>
 800a980:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a984:	d0ed      	beq.n	800a962 <_dtoa_r+0xaa2>
 800a986:	f10a 0301 	add.w	r3, sl, #1
 800a98a:	f88b 3000 	strb.w	r3, [fp]
 800a98e:	e73c      	b.n	800a80a <_dtoa_r+0x94a>
 800a990:	9b05      	ldr	r3, [sp, #20]
 800a992:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a996:	4599      	cmp	r9, r3
 800a998:	d047      	beq.n	800aa2a <_dtoa_r+0xb6a>
 800a99a:	ee18 1a10 	vmov	r1, s16
 800a99e:	2300      	movs	r3, #0
 800a9a0:	220a      	movs	r2, #10
 800a9a2:	4620      	mov	r0, r4
 800a9a4:	f000 f8f6 	bl	800ab94 <__multadd>
 800a9a8:	45b8      	cmp	r8, r7
 800a9aa:	ee08 0a10 	vmov	s16, r0
 800a9ae:	f04f 0300 	mov.w	r3, #0
 800a9b2:	f04f 020a 	mov.w	r2, #10
 800a9b6:	4641      	mov	r1, r8
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	d106      	bne.n	800a9ca <_dtoa_r+0xb0a>
 800a9bc:	f000 f8ea 	bl	800ab94 <__multadd>
 800a9c0:	4680      	mov	r8, r0
 800a9c2:	4607      	mov	r7, r0
 800a9c4:	f109 0901 	add.w	r9, r9, #1
 800a9c8:	e772      	b.n	800a8b0 <_dtoa_r+0x9f0>
 800a9ca:	f000 f8e3 	bl	800ab94 <__multadd>
 800a9ce:	4639      	mov	r1, r7
 800a9d0:	4680      	mov	r8, r0
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	220a      	movs	r2, #10
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	f000 f8dc 	bl	800ab94 <__multadd>
 800a9dc:	4607      	mov	r7, r0
 800a9de:	e7f1      	b.n	800a9c4 <_dtoa_r+0xb04>
 800a9e0:	9b03      	ldr	r3, [sp, #12]
 800a9e2:	9302      	str	r3, [sp, #8]
 800a9e4:	9d01      	ldr	r5, [sp, #4]
 800a9e6:	ee18 0a10 	vmov	r0, s16
 800a9ea:	4631      	mov	r1, r6
 800a9ec:	f7ff f9dc 	bl	8009da8 <quorem>
 800a9f0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a9f4:	9b01      	ldr	r3, [sp, #4]
 800a9f6:	f805 ab01 	strb.w	sl, [r5], #1
 800a9fa:	1aea      	subs	r2, r5, r3
 800a9fc:	9b02      	ldr	r3, [sp, #8]
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	dd09      	ble.n	800aa16 <_dtoa_r+0xb56>
 800aa02:	ee18 1a10 	vmov	r1, s16
 800aa06:	2300      	movs	r3, #0
 800aa08:	220a      	movs	r2, #10
 800aa0a:	4620      	mov	r0, r4
 800aa0c:	f000 f8c2 	bl	800ab94 <__multadd>
 800aa10:	ee08 0a10 	vmov	s16, r0
 800aa14:	e7e7      	b.n	800a9e6 <_dtoa_r+0xb26>
 800aa16:	9b02      	ldr	r3, [sp, #8]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	bfc8      	it	gt
 800aa1c:	461d      	movgt	r5, r3
 800aa1e:	9b01      	ldr	r3, [sp, #4]
 800aa20:	bfd8      	it	le
 800aa22:	2501      	movle	r5, #1
 800aa24:	441d      	add	r5, r3
 800aa26:	f04f 0800 	mov.w	r8, #0
 800aa2a:	ee18 1a10 	vmov	r1, s16
 800aa2e:	2201      	movs	r2, #1
 800aa30:	4620      	mov	r0, r4
 800aa32:	f000 fa5f 	bl	800aef4 <__lshift>
 800aa36:	4631      	mov	r1, r6
 800aa38:	ee08 0a10 	vmov	s16, r0
 800aa3c:	f000 faca 	bl	800afd4 <__mcmp>
 800aa40:	2800      	cmp	r0, #0
 800aa42:	dc91      	bgt.n	800a968 <_dtoa_r+0xaa8>
 800aa44:	d102      	bne.n	800aa4c <_dtoa_r+0xb8c>
 800aa46:	f01a 0f01 	tst.w	sl, #1
 800aa4a:	d18d      	bne.n	800a968 <_dtoa_r+0xaa8>
 800aa4c:	462b      	mov	r3, r5
 800aa4e:	461d      	mov	r5, r3
 800aa50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa54:	2a30      	cmp	r2, #48	; 0x30
 800aa56:	d0fa      	beq.n	800aa4e <_dtoa_r+0xb8e>
 800aa58:	e6d7      	b.n	800a80a <_dtoa_r+0x94a>
 800aa5a:	9a01      	ldr	r2, [sp, #4]
 800aa5c:	429a      	cmp	r2, r3
 800aa5e:	d184      	bne.n	800a96a <_dtoa_r+0xaaa>
 800aa60:	9b00      	ldr	r3, [sp, #0]
 800aa62:	3301      	adds	r3, #1
 800aa64:	9300      	str	r3, [sp, #0]
 800aa66:	2331      	movs	r3, #49	; 0x31
 800aa68:	7013      	strb	r3, [r2, #0]
 800aa6a:	e6ce      	b.n	800a80a <_dtoa_r+0x94a>
 800aa6c:	4b09      	ldr	r3, [pc, #36]	; (800aa94 <_dtoa_r+0xbd4>)
 800aa6e:	f7ff ba95 	b.w	8009f9c <_dtoa_r+0xdc>
 800aa72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	f47f aa6e 	bne.w	8009f56 <_dtoa_r+0x96>
 800aa7a:	4b07      	ldr	r3, [pc, #28]	; (800aa98 <_dtoa_r+0xbd8>)
 800aa7c:	f7ff ba8e 	b.w	8009f9c <_dtoa_r+0xdc>
 800aa80:	9b02      	ldr	r3, [sp, #8]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	dcae      	bgt.n	800a9e4 <_dtoa_r+0xb24>
 800aa86:	9b06      	ldr	r3, [sp, #24]
 800aa88:	2b02      	cmp	r3, #2
 800aa8a:	f73f aea8 	bgt.w	800a7de <_dtoa_r+0x91e>
 800aa8e:	e7a9      	b.n	800a9e4 <_dtoa_r+0xb24>
 800aa90:	080244cb 	.word	0x080244cb
 800aa94:	08024428 	.word	0x08024428
 800aa98:	0802444c 	.word	0x0802444c

0800aa9c <_localeconv_r>:
 800aa9c:	4800      	ldr	r0, [pc, #0]	; (800aaa0 <_localeconv_r+0x4>)
 800aa9e:	4770      	bx	lr
 800aaa0:	20000220 	.word	0x20000220

0800aaa4 <malloc>:
 800aaa4:	4b02      	ldr	r3, [pc, #8]	; (800aab0 <malloc+0xc>)
 800aaa6:	4601      	mov	r1, r0
 800aaa8:	6818      	ldr	r0, [r3, #0]
 800aaaa:	f000 bc17 	b.w	800b2dc <_malloc_r>
 800aaae:	bf00      	nop
 800aab0:	200000cc 	.word	0x200000cc

0800aab4 <memcpy>:
 800aab4:	440a      	add	r2, r1
 800aab6:	4291      	cmp	r1, r2
 800aab8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800aabc:	d100      	bne.n	800aac0 <memcpy+0xc>
 800aabe:	4770      	bx	lr
 800aac0:	b510      	push	{r4, lr}
 800aac2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aac6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aaca:	4291      	cmp	r1, r2
 800aacc:	d1f9      	bne.n	800aac2 <memcpy+0xe>
 800aace:	bd10      	pop	{r4, pc}

0800aad0 <_Balloc>:
 800aad0:	b570      	push	{r4, r5, r6, lr}
 800aad2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aad4:	4604      	mov	r4, r0
 800aad6:	460d      	mov	r5, r1
 800aad8:	b976      	cbnz	r6, 800aaf8 <_Balloc+0x28>
 800aada:	2010      	movs	r0, #16
 800aadc:	f7ff ffe2 	bl	800aaa4 <malloc>
 800aae0:	4602      	mov	r2, r0
 800aae2:	6260      	str	r0, [r4, #36]	; 0x24
 800aae4:	b920      	cbnz	r0, 800aaf0 <_Balloc+0x20>
 800aae6:	4b18      	ldr	r3, [pc, #96]	; (800ab48 <_Balloc+0x78>)
 800aae8:	4818      	ldr	r0, [pc, #96]	; (800ab4c <_Balloc+0x7c>)
 800aaea:	2166      	movs	r1, #102	; 0x66
 800aaec:	f000 fdd6 	bl	800b69c <__assert_func>
 800aaf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aaf4:	6006      	str	r6, [r0, #0]
 800aaf6:	60c6      	str	r6, [r0, #12]
 800aaf8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aafa:	68f3      	ldr	r3, [r6, #12]
 800aafc:	b183      	cbz	r3, 800ab20 <_Balloc+0x50>
 800aafe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab00:	68db      	ldr	r3, [r3, #12]
 800ab02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ab06:	b9b8      	cbnz	r0, 800ab38 <_Balloc+0x68>
 800ab08:	2101      	movs	r1, #1
 800ab0a:	fa01 f605 	lsl.w	r6, r1, r5
 800ab0e:	1d72      	adds	r2, r6, #5
 800ab10:	0092      	lsls	r2, r2, #2
 800ab12:	4620      	mov	r0, r4
 800ab14:	f000 fb60 	bl	800b1d8 <_calloc_r>
 800ab18:	b160      	cbz	r0, 800ab34 <_Balloc+0x64>
 800ab1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ab1e:	e00e      	b.n	800ab3e <_Balloc+0x6e>
 800ab20:	2221      	movs	r2, #33	; 0x21
 800ab22:	2104      	movs	r1, #4
 800ab24:	4620      	mov	r0, r4
 800ab26:	f000 fb57 	bl	800b1d8 <_calloc_r>
 800ab2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab2c:	60f0      	str	r0, [r6, #12]
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d1e4      	bne.n	800aafe <_Balloc+0x2e>
 800ab34:	2000      	movs	r0, #0
 800ab36:	bd70      	pop	{r4, r5, r6, pc}
 800ab38:	6802      	ldr	r2, [r0, #0]
 800ab3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ab3e:	2300      	movs	r3, #0
 800ab40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab44:	e7f7      	b.n	800ab36 <_Balloc+0x66>
 800ab46:	bf00      	nop
 800ab48:	08024459 	.word	0x08024459
 800ab4c:	080244dc 	.word	0x080244dc

0800ab50 <_Bfree>:
 800ab50:	b570      	push	{r4, r5, r6, lr}
 800ab52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ab54:	4605      	mov	r5, r0
 800ab56:	460c      	mov	r4, r1
 800ab58:	b976      	cbnz	r6, 800ab78 <_Bfree+0x28>
 800ab5a:	2010      	movs	r0, #16
 800ab5c:	f7ff ffa2 	bl	800aaa4 <malloc>
 800ab60:	4602      	mov	r2, r0
 800ab62:	6268      	str	r0, [r5, #36]	; 0x24
 800ab64:	b920      	cbnz	r0, 800ab70 <_Bfree+0x20>
 800ab66:	4b09      	ldr	r3, [pc, #36]	; (800ab8c <_Bfree+0x3c>)
 800ab68:	4809      	ldr	r0, [pc, #36]	; (800ab90 <_Bfree+0x40>)
 800ab6a:	218a      	movs	r1, #138	; 0x8a
 800ab6c:	f000 fd96 	bl	800b69c <__assert_func>
 800ab70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab74:	6006      	str	r6, [r0, #0]
 800ab76:	60c6      	str	r6, [r0, #12]
 800ab78:	b13c      	cbz	r4, 800ab8a <_Bfree+0x3a>
 800ab7a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ab7c:	6862      	ldr	r2, [r4, #4]
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab84:	6021      	str	r1, [r4, #0]
 800ab86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab8a:	bd70      	pop	{r4, r5, r6, pc}
 800ab8c:	08024459 	.word	0x08024459
 800ab90:	080244dc 	.word	0x080244dc

0800ab94 <__multadd>:
 800ab94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab98:	690d      	ldr	r5, [r1, #16]
 800ab9a:	4607      	mov	r7, r0
 800ab9c:	460c      	mov	r4, r1
 800ab9e:	461e      	mov	r6, r3
 800aba0:	f101 0c14 	add.w	ip, r1, #20
 800aba4:	2000      	movs	r0, #0
 800aba6:	f8dc 3000 	ldr.w	r3, [ip]
 800abaa:	b299      	uxth	r1, r3
 800abac:	fb02 6101 	mla	r1, r2, r1, r6
 800abb0:	0c1e      	lsrs	r6, r3, #16
 800abb2:	0c0b      	lsrs	r3, r1, #16
 800abb4:	fb02 3306 	mla	r3, r2, r6, r3
 800abb8:	b289      	uxth	r1, r1
 800abba:	3001      	adds	r0, #1
 800abbc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800abc0:	4285      	cmp	r5, r0
 800abc2:	f84c 1b04 	str.w	r1, [ip], #4
 800abc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800abca:	dcec      	bgt.n	800aba6 <__multadd+0x12>
 800abcc:	b30e      	cbz	r6, 800ac12 <__multadd+0x7e>
 800abce:	68a3      	ldr	r3, [r4, #8]
 800abd0:	42ab      	cmp	r3, r5
 800abd2:	dc19      	bgt.n	800ac08 <__multadd+0x74>
 800abd4:	6861      	ldr	r1, [r4, #4]
 800abd6:	4638      	mov	r0, r7
 800abd8:	3101      	adds	r1, #1
 800abda:	f7ff ff79 	bl	800aad0 <_Balloc>
 800abde:	4680      	mov	r8, r0
 800abe0:	b928      	cbnz	r0, 800abee <__multadd+0x5a>
 800abe2:	4602      	mov	r2, r0
 800abe4:	4b0c      	ldr	r3, [pc, #48]	; (800ac18 <__multadd+0x84>)
 800abe6:	480d      	ldr	r0, [pc, #52]	; (800ac1c <__multadd+0x88>)
 800abe8:	21b5      	movs	r1, #181	; 0xb5
 800abea:	f000 fd57 	bl	800b69c <__assert_func>
 800abee:	6922      	ldr	r2, [r4, #16]
 800abf0:	3202      	adds	r2, #2
 800abf2:	f104 010c 	add.w	r1, r4, #12
 800abf6:	0092      	lsls	r2, r2, #2
 800abf8:	300c      	adds	r0, #12
 800abfa:	f7ff ff5b 	bl	800aab4 <memcpy>
 800abfe:	4621      	mov	r1, r4
 800ac00:	4638      	mov	r0, r7
 800ac02:	f7ff ffa5 	bl	800ab50 <_Bfree>
 800ac06:	4644      	mov	r4, r8
 800ac08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ac0c:	3501      	adds	r5, #1
 800ac0e:	615e      	str	r6, [r3, #20]
 800ac10:	6125      	str	r5, [r4, #16]
 800ac12:	4620      	mov	r0, r4
 800ac14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac18:	080244cb 	.word	0x080244cb
 800ac1c:	080244dc 	.word	0x080244dc

0800ac20 <__hi0bits>:
 800ac20:	0c03      	lsrs	r3, r0, #16
 800ac22:	041b      	lsls	r3, r3, #16
 800ac24:	b9d3      	cbnz	r3, 800ac5c <__hi0bits+0x3c>
 800ac26:	0400      	lsls	r0, r0, #16
 800ac28:	2310      	movs	r3, #16
 800ac2a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ac2e:	bf04      	itt	eq
 800ac30:	0200      	lsleq	r0, r0, #8
 800ac32:	3308      	addeq	r3, #8
 800ac34:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ac38:	bf04      	itt	eq
 800ac3a:	0100      	lsleq	r0, r0, #4
 800ac3c:	3304      	addeq	r3, #4
 800ac3e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ac42:	bf04      	itt	eq
 800ac44:	0080      	lsleq	r0, r0, #2
 800ac46:	3302      	addeq	r3, #2
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	db05      	blt.n	800ac58 <__hi0bits+0x38>
 800ac4c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ac50:	f103 0301 	add.w	r3, r3, #1
 800ac54:	bf08      	it	eq
 800ac56:	2320      	moveq	r3, #32
 800ac58:	4618      	mov	r0, r3
 800ac5a:	4770      	bx	lr
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	e7e4      	b.n	800ac2a <__hi0bits+0xa>

0800ac60 <__lo0bits>:
 800ac60:	6803      	ldr	r3, [r0, #0]
 800ac62:	f013 0207 	ands.w	r2, r3, #7
 800ac66:	4601      	mov	r1, r0
 800ac68:	d00b      	beq.n	800ac82 <__lo0bits+0x22>
 800ac6a:	07da      	lsls	r2, r3, #31
 800ac6c:	d423      	bmi.n	800acb6 <__lo0bits+0x56>
 800ac6e:	0798      	lsls	r0, r3, #30
 800ac70:	bf49      	itett	mi
 800ac72:	085b      	lsrmi	r3, r3, #1
 800ac74:	089b      	lsrpl	r3, r3, #2
 800ac76:	2001      	movmi	r0, #1
 800ac78:	600b      	strmi	r3, [r1, #0]
 800ac7a:	bf5c      	itt	pl
 800ac7c:	600b      	strpl	r3, [r1, #0]
 800ac7e:	2002      	movpl	r0, #2
 800ac80:	4770      	bx	lr
 800ac82:	b298      	uxth	r0, r3
 800ac84:	b9a8      	cbnz	r0, 800acb2 <__lo0bits+0x52>
 800ac86:	0c1b      	lsrs	r3, r3, #16
 800ac88:	2010      	movs	r0, #16
 800ac8a:	b2da      	uxtb	r2, r3
 800ac8c:	b90a      	cbnz	r2, 800ac92 <__lo0bits+0x32>
 800ac8e:	3008      	adds	r0, #8
 800ac90:	0a1b      	lsrs	r3, r3, #8
 800ac92:	071a      	lsls	r2, r3, #28
 800ac94:	bf04      	itt	eq
 800ac96:	091b      	lsreq	r3, r3, #4
 800ac98:	3004      	addeq	r0, #4
 800ac9a:	079a      	lsls	r2, r3, #30
 800ac9c:	bf04      	itt	eq
 800ac9e:	089b      	lsreq	r3, r3, #2
 800aca0:	3002      	addeq	r0, #2
 800aca2:	07da      	lsls	r2, r3, #31
 800aca4:	d403      	bmi.n	800acae <__lo0bits+0x4e>
 800aca6:	085b      	lsrs	r3, r3, #1
 800aca8:	f100 0001 	add.w	r0, r0, #1
 800acac:	d005      	beq.n	800acba <__lo0bits+0x5a>
 800acae:	600b      	str	r3, [r1, #0]
 800acb0:	4770      	bx	lr
 800acb2:	4610      	mov	r0, r2
 800acb4:	e7e9      	b.n	800ac8a <__lo0bits+0x2a>
 800acb6:	2000      	movs	r0, #0
 800acb8:	4770      	bx	lr
 800acba:	2020      	movs	r0, #32
 800acbc:	4770      	bx	lr
	...

0800acc0 <__i2b>:
 800acc0:	b510      	push	{r4, lr}
 800acc2:	460c      	mov	r4, r1
 800acc4:	2101      	movs	r1, #1
 800acc6:	f7ff ff03 	bl	800aad0 <_Balloc>
 800acca:	4602      	mov	r2, r0
 800accc:	b928      	cbnz	r0, 800acda <__i2b+0x1a>
 800acce:	4b05      	ldr	r3, [pc, #20]	; (800ace4 <__i2b+0x24>)
 800acd0:	4805      	ldr	r0, [pc, #20]	; (800ace8 <__i2b+0x28>)
 800acd2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800acd6:	f000 fce1 	bl	800b69c <__assert_func>
 800acda:	2301      	movs	r3, #1
 800acdc:	6144      	str	r4, [r0, #20]
 800acde:	6103      	str	r3, [r0, #16]
 800ace0:	bd10      	pop	{r4, pc}
 800ace2:	bf00      	nop
 800ace4:	080244cb 	.word	0x080244cb
 800ace8:	080244dc 	.word	0x080244dc

0800acec <__multiply>:
 800acec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acf0:	4691      	mov	r9, r2
 800acf2:	690a      	ldr	r2, [r1, #16]
 800acf4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800acf8:	429a      	cmp	r2, r3
 800acfa:	bfb8      	it	lt
 800acfc:	460b      	movlt	r3, r1
 800acfe:	460c      	mov	r4, r1
 800ad00:	bfbc      	itt	lt
 800ad02:	464c      	movlt	r4, r9
 800ad04:	4699      	movlt	r9, r3
 800ad06:	6927      	ldr	r7, [r4, #16]
 800ad08:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ad0c:	68a3      	ldr	r3, [r4, #8]
 800ad0e:	6861      	ldr	r1, [r4, #4]
 800ad10:	eb07 060a 	add.w	r6, r7, sl
 800ad14:	42b3      	cmp	r3, r6
 800ad16:	b085      	sub	sp, #20
 800ad18:	bfb8      	it	lt
 800ad1a:	3101      	addlt	r1, #1
 800ad1c:	f7ff fed8 	bl	800aad0 <_Balloc>
 800ad20:	b930      	cbnz	r0, 800ad30 <__multiply+0x44>
 800ad22:	4602      	mov	r2, r0
 800ad24:	4b44      	ldr	r3, [pc, #272]	; (800ae38 <__multiply+0x14c>)
 800ad26:	4845      	ldr	r0, [pc, #276]	; (800ae3c <__multiply+0x150>)
 800ad28:	f240 115d 	movw	r1, #349	; 0x15d
 800ad2c:	f000 fcb6 	bl	800b69c <__assert_func>
 800ad30:	f100 0514 	add.w	r5, r0, #20
 800ad34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad38:	462b      	mov	r3, r5
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	4543      	cmp	r3, r8
 800ad3e:	d321      	bcc.n	800ad84 <__multiply+0x98>
 800ad40:	f104 0314 	add.w	r3, r4, #20
 800ad44:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ad48:	f109 0314 	add.w	r3, r9, #20
 800ad4c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ad50:	9202      	str	r2, [sp, #8]
 800ad52:	1b3a      	subs	r2, r7, r4
 800ad54:	3a15      	subs	r2, #21
 800ad56:	f022 0203 	bic.w	r2, r2, #3
 800ad5a:	3204      	adds	r2, #4
 800ad5c:	f104 0115 	add.w	r1, r4, #21
 800ad60:	428f      	cmp	r7, r1
 800ad62:	bf38      	it	cc
 800ad64:	2204      	movcc	r2, #4
 800ad66:	9201      	str	r2, [sp, #4]
 800ad68:	9a02      	ldr	r2, [sp, #8]
 800ad6a:	9303      	str	r3, [sp, #12]
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d80c      	bhi.n	800ad8a <__multiply+0x9e>
 800ad70:	2e00      	cmp	r6, #0
 800ad72:	dd03      	ble.n	800ad7c <__multiply+0x90>
 800ad74:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d05a      	beq.n	800ae32 <__multiply+0x146>
 800ad7c:	6106      	str	r6, [r0, #16]
 800ad7e:	b005      	add	sp, #20
 800ad80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad84:	f843 2b04 	str.w	r2, [r3], #4
 800ad88:	e7d8      	b.n	800ad3c <__multiply+0x50>
 800ad8a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ad8e:	f1ba 0f00 	cmp.w	sl, #0
 800ad92:	d024      	beq.n	800adde <__multiply+0xf2>
 800ad94:	f104 0e14 	add.w	lr, r4, #20
 800ad98:	46a9      	mov	r9, r5
 800ad9a:	f04f 0c00 	mov.w	ip, #0
 800ad9e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ada2:	f8d9 1000 	ldr.w	r1, [r9]
 800ada6:	fa1f fb82 	uxth.w	fp, r2
 800adaa:	b289      	uxth	r1, r1
 800adac:	fb0a 110b 	mla	r1, sl, fp, r1
 800adb0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800adb4:	f8d9 2000 	ldr.w	r2, [r9]
 800adb8:	4461      	add	r1, ip
 800adba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800adbe:	fb0a c20b 	mla	r2, sl, fp, ip
 800adc2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800adc6:	b289      	uxth	r1, r1
 800adc8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800adcc:	4577      	cmp	r7, lr
 800adce:	f849 1b04 	str.w	r1, [r9], #4
 800add2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800add6:	d8e2      	bhi.n	800ad9e <__multiply+0xb2>
 800add8:	9a01      	ldr	r2, [sp, #4]
 800adda:	f845 c002 	str.w	ip, [r5, r2]
 800adde:	9a03      	ldr	r2, [sp, #12]
 800ade0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ade4:	3304      	adds	r3, #4
 800ade6:	f1b9 0f00 	cmp.w	r9, #0
 800adea:	d020      	beq.n	800ae2e <__multiply+0x142>
 800adec:	6829      	ldr	r1, [r5, #0]
 800adee:	f104 0c14 	add.w	ip, r4, #20
 800adf2:	46ae      	mov	lr, r5
 800adf4:	f04f 0a00 	mov.w	sl, #0
 800adf8:	f8bc b000 	ldrh.w	fp, [ip]
 800adfc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ae00:	fb09 220b 	mla	r2, r9, fp, r2
 800ae04:	4492      	add	sl, r2
 800ae06:	b289      	uxth	r1, r1
 800ae08:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ae0c:	f84e 1b04 	str.w	r1, [lr], #4
 800ae10:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ae14:	f8be 1000 	ldrh.w	r1, [lr]
 800ae18:	0c12      	lsrs	r2, r2, #16
 800ae1a:	fb09 1102 	mla	r1, r9, r2, r1
 800ae1e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ae22:	4567      	cmp	r7, ip
 800ae24:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae28:	d8e6      	bhi.n	800adf8 <__multiply+0x10c>
 800ae2a:	9a01      	ldr	r2, [sp, #4]
 800ae2c:	50a9      	str	r1, [r5, r2]
 800ae2e:	3504      	adds	r5, #4
 800ae30:	e79a      	b.n	800ad68 <__multiply+0x7c>
 800ae32:	3e01      	subs	r6, #1
 800ae34:	e79c      	b.n	800ad70 <__multiply+0x84>
 800ae36:	bf00      	nop
 800ae38:	080244cb 	.word	0x080244cb
 800ae3c:	080244dc 	.word	0x080244dc

0800ae40 <__pow5mult>:
 800ae40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae44:	4615      	mov	r5, r2
 800ae46:	f012 0203 	ands.w	r2, r2, #3
 800ae4a:	4606      	mov	r6, r0
 800ae4c:	460f      	mov	r7, r1
 800ae4e:	d007      	beq.n	800ae60 <__pow5mult+0x20>
 800ae50:	4c25      	ldr	r4, [pc, #148]	; (800aee8 <__pow5mult+0xa8>)
 800ae52:	3a01      	subs	r2, #1
 800ae54:	2300      	movs	r3, #0
 800ae56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae5a:	f7ff fe9b 	bl	800ab94 <__multadd>
 800ae5e:	4607      	mov	r7, r0
 800ae60:	10ad      	asrs	r5, r5, #2
 800ae62:	d03d      	beq.n	800aee0 <__pow5mult+0xa0>
 800ae64:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ae66:	b97c      	cbnz	r4, 800ae88 <__pow5mult+0x48>
 800ae68:	2010      	movs	r0, #16
 800ae6a:	f7ff fe1b 	bl	800aaa4 <malloc>
 800ae6e:	4602      	mov	r2, r0
 800ae70:	6270      	str	r0, [r6, #36]	; 0x24
 800ae72:	b928      	cbnz	r0, 800ae80 <__pow5mult+0x40>
 800ae74:	4b1d      	ldr	r3, [pc, #116]	; (800aeec <__pow5mult+0xac>)
 800ae76:	481e      	ldr	r0, [pc, #120]	; (800aef0 <__pow5mult+0xb0>)
 800ae78:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ae7c:	f000 fc0e 	bl	800b69c <__assert_func>
 800ae80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae84:	6004      	str	r4, [r0, #0]
 800ae86:	60c4      	str	r4, [r0, #12]
 800ae88:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ae8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae90:	b94c      	cbnz	r4, 800aea6 <__pow5mult+0x66>
 800ae92:	f240 2171 	movw	r1, #625	; 0x271
 800ae96:	4630      	mov	r0, r6
 800ae98:	f7ff ff12 	bl	800acc0 <__i2b>
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	f8c8 0008 	str.w	r0, [r8, #8]
 800aea2:	4604      	mov	r4, r0
 800aea4:	6003      	str	r3, [r0, #0]
 800aea6:	f04f 0900 	mov.w	r9, #0
 800aeaa:	07eb      	lsls	r3, r5, #31
 800aeac:	d50a      	bpl.n	800aec4 <__pow5mult+0x84>
 800aeae:	4639      	mov	r1, r7
 800aeb0:	4622      	mov	r2, r4
 800aeb2:	4630      	mov	r0, r6
 800aeb4:	f7ff ff1a 	bl	800acec <__multiply>
 800aeb8:	4639      	mov	r1, r7
 800aeba:	4680      	mov	r8, r0
 800aebc:	4630      	mov	r0, r6
 800aebe:	f7ff fe47 	bl	800ab50 <_Bfree>
 800aec2:	4647      	mov	r7, r8
 800aec4:	106d      	asrs	r5, r5, #1
 800aec6:	d00b      	beq.n	800aee0 <__pow5mult+0xa0>
 800aec8:	6820      	ldr	r0, [r4, #0]
 800aeca:	b938      	cbnz	r0, 800aedc <__pow5mult+0x9c>
 800aecc:	4622      	mov	r2, r4
 800aece:	4621      	mov	r1, r4
 800aed0:	4630      	mov	r0, r6
 800aed2:	f7ff ff0b 	bl	800acec <__multiply>
 800aed6:	6020      	str	r0, [r4, #0]
 800aed8:	f8c0 9000 	str.w	r9, [r0]
 800aedc:	4604      	mov	r4, r0
 800aede:	e7e4      	b.n	800aeaa <__pow5mult+0x6a>
 800aee0:	4638      	mov	r0, r7
 800aee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aee6:	bf00      	nop
 800aee8:	08024628 	.word	0x08024628
 800aeec:	08024459 	.word	0x08024459
 800aef0:	080244dc 	.word	0x080244dc

0800aef4 <__lshift>:
 800aef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aef8:	460c      	mov	r4, r1
 800aefa:	6849      	ldr	r1, [r1, #4]
 800aefc:	6923      	ldr	r3, [r4, #16]
 800aefe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af02:	68a3      	ldr	r3, [r4, #8]
 800af04:	4607      	mov	r7, r0
 800af06:	4691      	mov	r9, r2
 800af08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af0c:	f108 0601 	add.w	r6, r8, #1
 800af10:	42b3      	cmp	r3, r6
 800af12:	db0b      	blt.n	800af2c <__lshift+0x38>
 800af14:	4638      	mov	r0, r7
 800af16:	f7ff fddb 	bl	800aad0 <_Balloc>
 800af1a:	4605      	mov	r5, r0
 800af1c:	b948      	cbnz	r0, 800af32 <__lshift+0x3e>
 800af1e:	4602      	mov	r2, r0
 800af20:	4b2a      	ldr	r3, [pc, #168]	; (800afcc <__lshift+0xd8>)
 800af22:	482b      	ldr	r0, [pc, #172]	; (800afd0 <__lshift+0xdc>)
 800af24:	f240 11d9 	movw	r1, #473	; 0x1d9
 800af28:	f000 fbb8 	bl	800b69c <__assert_func>
 800af2c:	3101      	adds	r1, #1
 800af2e:	005b      	lsls	r3, r3, #1
 800af30:	e7ee      	b.n	800af10 <__lshift+0x1c>
 800af32:	2300      	movs	r3, #0
 800af34:	f100 0114 	add.w	r1, r0, #20
 800af38:	f100 0210 	add.w	r2, r0, #16
 800af3c:	4618      	mov	r0, r3
 800af3e:	4553      	cmp	r3, sl
 800af40:	db37      	blt.n	800afb2 <__lshift+0xbe>
 800af42:	6920      	ldr	r0, [r4, #16]
 800af44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af48:	f104 0314 	add.w	r3, r4, #20
 800af4c:	f019 091f 	ands.w	r9, r9, #31
 800af50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af54:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800af58:	d02f      	beq.n	800afba <__lshift+0xc6>
 800af5a:	f1c9 0e20 	rsb	lr, r9, #32
 800af5e:	468a      	mov	sl, r1
 800af60:	f04f 0c00 	mov.w	ip, #0
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	fa02 f209 	lsl.w	r2, r2, r9
 800af6a:	ea42 020c 	orr.w	r2, r2, ip
 800af6e:	f84a 2b04 	str.w	r2, [sl], #4
 800af72:	f853 2b04 	ldr.w	r2, [r3], #4
 800af76:	4298      	cmp	r0, r3
 800af78:	fa22 fc0e 	lsr.w	ip, r2, lr
 800af7c:	d8f2      	bhi.n	800af64 <__lshift+0x70>
 800af7e:	1b03      	subs	r3, r0, r4
 800af80:	3b15      	subs	r3, #21
 800af82:	f023 0303 	bic.w	r3, r3, #3
 800af86:	3304      	adds	r3, #4
 800af88:	f104 0215 	add.w	r2, r4, #21
 800af8c:	4290      	cmp	r0, r2
 800af8e:	bf38      	it	cc
 800af90:	2304      	movcc	r3, #4
 800af92:	f841 c003 	str.w	ip, [r1, r3]
 800af96:	f1bc 0f00 	cmp.w	ip, #0
 800af9a:	d001      	beq.n	800afa0 <__lshift+0xac>
 800af9c:	f108 0602 	add.w	r6, r8, #2
 800afa0:	3e01      	subs	r6, #1
 800afa2:	4638      	mov	r0, r7
 800afa4:	612e      	str	r6, [r5, #16]
 800afa6:	4621      	mov	r1, r4
 800afa8:	f7ff fdd2 	bl	800ab50 <_Bfree>
 800afac:	4628      	mov	r0, r5
 800afae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afb2:	f842 0f04 	str.w	r0, [r2, #4]!
 800afb6:	3301      	adds	r3, #1
 800afb8:	e7c1      	b.n	800af3e <__lshift+0x4a>
 800afba:	3904      	subs	r1, #4
 800afbc:	f853 2b04 	ldr.w	r2, [r3], #4
 800afc0:	f841 2f04 	str.w	r2, [r1, #4]!
 800afc4:	4298      	cmp	r0, r3
 800afc6:	d8f9      	bhi.n	800afbc <__lshift+0xc8>
 800afc8:	e7ea      	b.n	800afa0 <__lshift+0xac>
 800afca:	bf00      	nop
 800afcc:	080244cb 	.word	0x080244cb
 800afd0:	080244dc 	.word	0x080244dc

0800afd4 <__mcmp>:
 800afd4:	b530      	push	{r4, r5, lr}
 800afd6:	6902      	ldr	r2, [r0, #16]
 800afd8:	690c      	ldr	r4, [r1, #16]
 800afda:	1b12      	subs	r2, r2, r4
 800afdc:	d10e      	bne.n	800affc <__mcmp+0x28>
 800afde:	f100 0314 	add.w	r3, r0, #20
 800afe2:	3114      	adds	r1, #20
 800afe4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800afe8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800afec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aff0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800aff4:	42a5      	cmp	r5, r4
 800aff6:	d003      	beq.n	800b000 <__mcmp+0x2c>
 800aff8:	d305      	bcc.n	800b006 <__mcmp+0x32>
 800affa:	2201      	movs	r2, #1
 800affc:	4610      	mov	r0, r2
 800affe:	bd30      	pop	{r4, r5, pc}
 800b000:	4283      	cmp	r3, r0
 800b002:	d3f3      	bcc.n	800afec <__mcmp+0x18>
 800b004:	e7fa      	b.n	800affc <__mcmp+0x28>
 800b006:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b00a:	e7f7      	b.n	800affc <__mcmp+0x28>

0800b00c <__mdiff>:
 800b00c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b010:	460c      	mov	r4, r1
 800b012:	4606      	mov	r6, r0
 800b014:	4611      	mov	r1, r2
 800b016:	4620      	mov	r0, r4
 800b018:	4690      	mov	r8, r2
 800b01a:	f7ff ffdb 	bl	800afd4 <__mcmp>
 800b01e:	1e05      	subs	r5, r0, #0
 800b020:	d110      	bne.n	800b044 <__mdiff+0x38>
 800b022:	4629      	mov	r1, r5
 800b024:	4630      	mov	r0, r6
 800b026:	f7ff fd53 	bl	800aad0 <_Balloc>
 800b02a:	b930      	cbnz	r0, 800b03a <__mdiff+0x2e>
 800b02c:	4b3a      	ldr	r3, [pc, #232]	; (800b118 <__mdiff+0x10c>)
 800b02e:	4602      	mov	r2, r0
 800b030:	f240 2132 	movw	r1, #562	; 0x232
 800b034:	4839      	ldr	r0, [pc, #228]	; (800b11c <__mdiff+0x110>)
 800b036:	f000 fb31 	bl	800b69c <__assert_func>
 800b03a:	2301      	movs	r3, #1
 800b03c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b040:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b044:	bfa4      	itt	ge
 800b046:	4643      	movge	r3, r8
 800b048:	46a0      	movge	r8, r4
 800b04a:	4630      	mov	r0, r6
 800b04c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b050:	bfa6      	itte	ge
 800b052:	461c      	movge	r4, r3
 800b054:	2500      	movge	r5, #0
 800b056:	2501      	movlt	r5, #1
 800b058:	f7ff fd3a 	bl	800aad0 <_Balloc>
 800b05c:	b920      	cbnz	r0, 800b068 <__mdiff+0x5c>
 800b05e:	4b2e      	ldr	r3, [pc, #184]	; (800b118 <__mdiff+0x10c>)
 800b060:	4602      	mov	r2, r0
 800b062:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b066:	e7e5      	b.n	800b034 <__mdiff+0x28>
 800b068:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b06c:	6926      	ldr	r6, [r4, #16]
 800b06e:	60c5      	str	r5, [r0, #12]
 800b070:	f104 0914 	add.w	r9, r4, #20
 800b074:	f108 0514 	add.w	r5, r8, #20
 800b078:	f100 0e14 	add.w	lr, r0, #20
 800b07c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b080:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b084:	f108 0210 	add.w	r2, r8, #16
 800b088:	46f2      	mov	sl, lr
 800b08a:	2100      	movs	r1, #0
 800b08c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b090:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b094:	fa1f f883 	uxth.w	r8, r3
 800b098:	fa11 f18b 	uxtah	r1, r1, fp
 800b09c:	0c1b      	lsrs	r3, r3, #16
 800b09e:	eba1 0808 	sub.w	r8, r1, r8
 800b0a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b0a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b0aa:	fa1f f888 	uxth.w	r8, r8
 800b0ae:	1419      	asrs	r1, r3, #16
 800b0b0:	454e      	cmp	r6, r9
 800b0b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b0b6:	f84a 3b04 	str.w	r3, [sl], #4
 800b0ba:	d8e7      	bhi.n	800b08c <__mdiff+0x80>
 800b0bc:	1b33      	subs	r3, r6, r4
 800b0be:	3b15      	subs	r3, #21
 800b0c0:	f023 0303 	bic.w	r3, r3, #3
 800b0c4:	3304      	adds	r3, #4
 800b0c6:	3415      	adds	r4, #21
 800b0c8:	42a6      	cmp	r6, r4
 800b0ca:	bf38      	it	cc
 800b0cc:	2304      	movcc	r3, #4
 800b0ce:	441d      	add	r5, r3
 800b0d0:	4473      	add	r3, lr
 800b0d2:	469e      	mov	lr, r3
 800b0d4:	462e      	mov	r6, r5
 800b0d6:	4566      	cmp	r6, ip
 800b0d8:	d30e      	bcc.n	800b0f8 <__mdiff+0xec>
 800b0da:	f10c 0203 	add.w	r2, ip, #3
 800b0de:	1b52      	subs	r2, r2, r5
 800b0e0:	f022 0203 	bic.w	r2, r2, #3
 800b0e4:	3d03      	subs	r5, #3
 800b0e6:	45ac      	cmp	ip, r5
 800b0e8:	bf38      	it	cc
 800b0ea:	2200      	movcc	r2, #0
 800b0ec:	441a      	add	r2, r3
 800b0ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b0f2:	b17b      	cbz	r3, 800b114 <__mdiff+0x108>
 800b0f4:	6107      	str	r7, [r0, #16]
 800b0f6:	e7a3      	b.n	800b040 <__mdiff+0x34>
 800b0f8:	f856 8b04 	ldr.w	r8, [r6], #4
 800b0fc:	fa11 f288 	uxtah	r2, r1, r8
 800b100:	1414      	asrs	r4, r2, #16
 800b102:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b106:	b292      	uxth	r2, r2
 800b108:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b10c:	f84e 2b04 	str.w	r2, [lr], #4
 800b110:	1421      	asrs	r1, r4, #16
 800b112:	e7e0      	b.n	800b0d6 <__mdiff+0xca>
 800b114:	3f01      	subs	r7, #1
 800b116:	e7ea      	b.n	800b0ee <__mdiff+0xe2>
 800b118:	080244cb 	.word	0x080244cb
 800b11c:	080244dc 	.word	0x080244dc

0800b120 <__d2b>:
 800b120:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b124:	4689      	mov	r9, r1
 800b126:	2101      	movs	r1, #1
 800b128:	ec57 6b10 	vmov	r6, r7, d0
 800b12c:	4690      	mov	r8, r2
 800b12e:	f7ff fccf 	bl	800aad0 <_Balloc>
 800b132:	4604      	mov	r4, r0
 800b134:	b930      	cbnz	r0, 800b144 <__d2b+0x24>
 800b136:	4602      	mov	r2, r0
 800b138:	4b25      	ldr	r3, [pc, #148]	; (800b1d0 <__d2b+0xb0>)
 800b13a:	4826      	ldr	r0, [pc, #152]	; (800b1d4 <__d2b+0xb4>)
 800b13c:	f240 310a 	movw	r1, #778	; 0x30a
 800b140:	f000 faac 	bl	800b69c <__assert_func>
 800b144:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b148:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b14c:	bb35      	cbnz	r5, 800b19c <__d2b+0x7c>
 800b14e:	2e00      	cmp	r6, #0
 800b150:	9301      	str	r3, [sp, #4]
 800b152:	d028      	beq.n	800b1a6 <__d2b+0x86>
 800b154:	4668      	mov	r0, sp
 800b156:	9600      	str	r6, [sp, #0]
 800b158:	f7ff fd82 	bl	800ac60 <__lo0bits>
 800b15c:	9900      	ldr	r1, [sp, #0]
 800b15e:	b300      	cbz	r0, 800b1a2 <__d2b+0x82>
 800b160:	9a01      	ldr	r2, [sp, #4]
 800b162:	f1c0 0320 	rsb	r3, r0, #32
 800b166:	fa02 f303 	lsl.w	r3, r2, r3
 800b16a:	430b      	orrs	r3, r1
 800b16c:	40c2      	lsrs	r2, r0
 800b16e:	6163      	str	r3, [r4, #20]
 800b170:	9201      	str	r2, [sp, #4]
 800b172:	9b01      	ldr	r3, [sp, #4]
 800b174:	61a3      	str	r3, [r4, #24]
 800b176:	2b00      	cmp	r3, #0
 800b178:	bf14      	ite	ne
 800b17a:	2202      	movne	r2, #2
 800b17c:	2201      	moveq	r2, #1
 800b17e:	6122      	str	r2, [r4, #16]
 800b180:	b1d5      	cbz	r5, 800b1b8 <__d2b+0x98>
 800b182:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b186:	4405      	add	r5, r0
 800b188:	f8c9 5000 	str.w	r5, [r9]
 800b18c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b190:	f8c8 0000 	str.w	r0, [r8]
 800b194:	4620      	mov	r0, r4
 800b196:	b003      	add	sp, #12
 800b198:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b19c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b1a0:	e7d5      	b.n	800b14e <__d2b+0x2e>
 800b1a2:	6161      	str	r1, [r4, #20]
 800b1a4:	e7e5      	b.n	800b172 <__d2b+0x52>
 800b1a6:	a801      	add	r0, sp, #4
 800b1a8:	f7ff fd5a 	bl	800ac60 <__lo0bits>
 800b1ac:	9b01      	ldr	r3, [sp, #4]
 800b1ae:	6163      	str	r3, [r4, #20]
 800b1b0:	2201      	movs	r2, #1
 800b1b2:	6122      	str	r2, [r4, #16]
 800b1b4:	3020      	adds	r0, #32
 800b1b6:	e7e3      	b.n	800b180 <__d2b+0x60>
 800b1b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b1bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b1c0:	f8c9 0000 	str.w	r0, [r9]
 800b1c4:	6918      	ldr	r0, [r3, #16]
 800b1c6:	f7ff fd2b 	bl	800ac20 <__hi0bits>
 800b1ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b1ce:	e7df      	b.n	800b190 <__d2b+0x70>
 800b1d0:	080244cb 	.word	0x080244cb
 800b1d4:	080244dc 	.word	0x080244dc

0800b1d8 <_calloc_r>:
 800b1d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b1da:	fba1 2402 	umull	r2, r4, r1, r2
 800b1de:	b94c      	cbnz	r4, 800b1f4 <_calloc_r+0x1c>
 800b1e0:	4611      	mov	r1, r2
 800b1e2:	9201      	str	r2, [sp, #4]
 800b1e4:	f000 f87a 	bl	800b2dc <_malloc_r>
 800b1e8:	9a01      	ldr	r2, [sp, #4]
 800b1ea:	4605      	mov	r5, r0
 800b1ec:	b930      	cbnz	r0, 800b1fc <_calloc_r+0x24>
 800b1ee:	4628      	mov	r0, r5
 800b1f0:	b003      	add	sp, #12
 800b1f2:	bd30      	pop	{r4, r5, pc}
 800b1f4:	220c      	movs	r2, #12
 800b1f6:	6002      	str	r2, [r0, #0]
 800b1f8:	2500      	movs	r5, #0
 800b1fa:	e7f8      	b.n	800b1ee <_calloc_r+0x16>
 800b1fc:	4621      	mov	r1, r4
 800b1fe:	f7fe f92d 	bl	800945c <memset>
 800b202:	e7f4      	b.n	800b1ee <_calloc_r+0x16>

0800b204 <_free_r>:
 800b204:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b206:	2900      	cmp	r1, #0
 800b208:	d044      	beq.n	800b294 <_free_r+0x90>
 800b20a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b20e:	9001      	str	r0, [sp, #4]
 800b210:	2b00      	cmp	r3, #0
 800b212:	f1a1 0404 	sub.w	r4, r1, #4
 800b216:	bfb8      	it	lt
 800b218:	18e4      	addlt	r4, r4, r3
 800b21a:	f000 fa9b 	bl	800b754 <__malloc_lock>
 800b21e:	4a1e      	ldr	r2, [pc, #120]	; (800b298 <_free_r+0x94>)
 800b220:	9801      	ldr	r0, [sp, #4]
 800b222:	6813      	ldr	r3, [r2, #0]
 800b224:	b933      	cbnz	r3, 800b234 <_free_r+0x30>
 800b226:	6063      	str	r3, [r4, #4]
 800b228:	6014      	str	r4, [r2, #0]
 800b22a:	b003      	add	sp, #12
 800b22c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b230:	f000 ba96 	b.w	800b760 <__malloc_unlock>
 800b234:	42a3      	cmp	r3, r4
 800b236:	d908      	bls.n	800b24a <_free_r+0x46>
 800b238:	6825      	ldr	r5, [r4, #0]
 800b23a:	1961      	adds	r1, r4, r5
 800b23c:	428b      	cmp	r3, r1
 800b23e:	bf01      	itttt	eq
 800b240:	6819      	ldreq	r1, [r3, #0]
 800b242:	685b      	ldreq	r3, [r3, #4]
 800b244:	1949      	addeq	r1, r1, r5
 800b246:	6021      	streq	r1, [r4, #0]
 800b248:	e7ed      	b.n	800b226 <_free_r+0x22>
 800b24a:	461a      	mov	r2, r3
 800b24c:	685b      	ldr	r3, [r3, #4]
 800b24e:	b10b      	cbz	r3, 800b254 <_free_r+0x50>
 800b250:	42a3      	cmp	r3, r4
 800b252:	d9fa      	bls.n	800b24a <_free_r+0x46>
 800b254:	6811      	ldr	r1, [r2, #0]
 800b256:	1855      	adds	r5, r2, r1
 800b258:	42a5      	cmp	r5, r4
 800b25a:	d10b      	bne.n	800b274 <_free_r+0x70>
 800b25c:	6824      	ldr	r4, [r4, #0]
 800b25e:	4421      	add	r1, r4
 800b260:	1854      	adds	r4, r2, r1
 800b262:	42a3      	cmp	r3, r4
 800b264:	6011      	str	r1, [r2, #0]
 800b266:	d1e0      	bne.n	800b22a <_free_r+0x26>
 800b268:	681c      	ldr	r4, [r3, #0]
 800b26a:	685b      	ldr	r3, [r3, #4]
 800b26c:	6053      	str	r3, [r2, #4]
 800b26e:	4421      	add	r1, r4
 800b270:	6011      	str	r1, [r2, #0]
 800b272:	e7da      	b.n	800b22a <_free_r+0x26>
 800b274:	d902      	bls.n	800b27c <_free_r+0x78>
 800b276:	230c      	movs	r3, #12
 800b278:	6003      	str	r3, [r0, #0]
 800b27a:	e7d6      	b.n	800b22a <_free_r+0x26>
 800b27c:	6825      	ldr	r5, [r4, #0]
 800b27e:	1961      	adds	r1, r4, r5
 800b280:	428b      	cmp	r3, r1
 800b282:	bf04      	itt	eq
 800b284:	6819      	ldreq	r1, [r3, #0]
 800b286:	685b      	ldreq	r3, [r3, #4]
 800b288:	6063      	str	r3, [r4, #4]
 800b28a:	bf04      	itt	eq
 800b28c:	1949      	addeq	r1, r1, r5
 800b28e:	6021      	streq	r1, [r4, #0]
 800b290:	6054      	str	r4, [r2, #4]
 800b292:	e7ca      	b.n	800b22a <_free_r+0x26>
 800b294:	b003      	add	sp, #12
 800b296:	bd30      	pop	{r4, r5, pc}
 800b298:	20000aa8 	.word	0x20000aa8

0800b29c <sbrk_aligned>:
 800b29c:	b570      	push	{r4, r5, r6, lr}
 800b29e:	4e0e      	ldr	r6, [pc, #56]	; (800b2d8 <sbrk_aligned+0x3c>)
 800b2a0:	460c      	mov	r4, r1
 800b2a2:	6831      	ldr	r1, [r6, #0]
 800b2a4:	4605      	mov	r5, r0
 800b2a6:	b911      	cbnz	r1, 800b2ae <sbrk_aligned+0x12>
 800b2a8:	f000 f9e8 	bl	800b67c <_sbrk_r>
 800b2ac:	6030      	str	r0, [r6, #0]
 800b2ae:	4621      	mov	r1, r4
 800b2b0:	4628      	mov	r0, r5
 800b2b2:	f000 f9e3 	bl	800b67c <_sbrk_r>
 800b2b6:	1c43      	adds	r3, r0, #1
 800b2b8:	d00a      	beq.n	800b2d0 <sbrk_aligned+0x34>
 800b2ba:	1cc4      	adds	r4, r0, #3
 800b2bc:	f024 0403 	bic.w	r4, r4, #3
 800b2c0:	42a0      	cmp	r0, r4
 800b2c2:	d007      	beq.n	800b2d4 <sbrk_aligned+0x38>
 800b2c4:	1a21      	subs	r1, r4, r0
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	f000 f9d8 	bl	800b67c <_sbrk_r>
 800b2cc:	3001      	adds	r0, #1
 800b2ce:	d101      	bne.n	800b2d4 <sbrk_aligned+0x38>
 800b2d0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	bd70      	pop	{r4, r5, r6, pc}
 800b2d8:	20000aac 	.word	0x20000aac

0800b2dc <_malloc_r>:
 800b2dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2e0:	1ccd      	adds	r5, r1, #3
 800b2e2:	f025 0503 	bic.w	r5, r5, #3
 800b2e6:	3508      	adds	r5, #8
 800b2e8:	2d0c      	cmp	r5, #12
 800b2ea:	bf38      	it	cc
 800b2ec:	250c      	movcc	r5, #12
 800b2ee:	2d00      	cmp	r5, #0
 800b2f0:	4607      	mov	r7, r0
 800b2f2:	db01      	blt.n	800b2f8 <_malloc_r+0x1c>
 800b2f4:	42a9      	cmp	r1, r5
 800b2f6:	d905      	bls.n	800b304 <_malloc_r+0x28>
 800b2f8:	230c      	movs	r3, #12
 800b2fa:	603b      	str	r3, [r7, #0]
 800b2fc:	2600      	movs	r6, #0
 800b2fe:	4630      	mov	r0, r6
 800b300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b304:	4e2e      	ldr	r6, [pc, #184]	; (800b3c0 <_malloc_r+0xe4>)
 800b306:	f000 fa25 	bl	800b754 <__malloc_lock>
 800b30a:	6833      	ldr	r3, [r6, #0]
 800b30c:	461c      	mov	r4, r3
 800b30e:	bb34      	cbnz	r4, 800b35e <_malloc_r+0x82>
 800b310:	4629      	mov	r1, r5
 800b312:	4638      	mov	r0, r7
 800b314:	f7ff ffc2 	bl	800b29c <sbrk_aligned>
 800b318:	1c43      	adds	r3, r0, #1
 800b31a:	4604      	mov	r4, r0
 800b31c:	d14d      	bne.n	800b3ba <_malloc_r+0xde>
 800b31e:	6834      	ldr	r4, [r6, #0]
 800b320:	4626      	mov	r6, r4
 800b322:	2e00      	cmp	r6, #0
 800b324:	d140      	bne.n	800b3a8 <_malloc_r+0xcc>
 800b326:	6823      	ldr	r3, [r4, #0]
 800b328:	4631      	mov	r1, r6
 800b32a:	4638      	mov	r0, r7
 800b32c:	eb04 0803 	add.w	r8, r4, r3
 800b330:	f000 f9a4 	bl	800b67c <_sbrk_r>
 800b334:	4580      	cmp	r8, r0
 800b336:	d13a      	bne.n	800b3ae <_malloc_r+0xd2>
 800b338:	6821      	ldr	r1, [r4, #0]
 800b33a:	3503      	adds	r5, #3
 800b33c:	1a6d      	subs	r5, r5, r1
 800b33e:	f025 0503 	bic.w	r5, r5, #3
 800b342:	3508      	adds	r5, #8
 800b344:	2d0c      	cmp	r5, #12
 800b346:	bf38      	it	cc
 800b348:	250c      	movcc	r5, #12
 800b34a:	4629      	mov	r1, r5
 800b34c:	4638      	mov	r0, r7
 800b34e:	f7ff ffa5 	bl	800b29c <sbrk_aligned>
 800b352:	3001      	adds	r0, #1
 800b354:	d02b      	beq.n	800b3ae <_malloc_r+0xd2>
 800b356:	6823      	ldr	r3, [r4, #0]
 800b358:	442b      	add	r3, r5
 800b35a:	6023      	str	r3, [r4, #0]
 800b35c:	e00e      	b.n	800b37c <_malloc_r+0xa0>
 800b35e:	6822      	ldr	r2, [r4, #0]
 800b360:	1b52      	subs	r2, r2, r5
 800b362:	d41e      	bmi.n	800b3a2 <_malloc_r+0xc6>
 800b364:	2a0b      	cmp	r2, #11
 800b366:	d916      	bls.n	800b396 <_malloc_r+0xba>
 800b368:	1961      	adds	r1, r4, r5
 800b36a:	42a3      	cmp	r3, r4
 800b36c:	6025      	str	r5, [r4, #0]
 800b36e:	bf18      	it	ne
 800b370:	6059      	strne	r1, [r3, #4]
 800b372:	6863      	ldr	r3, [r4, #4]
 800b374:	bf08      	it	eq
 800b376:	6031      	streq	r1, [r6, #0]
 800b378:	5162      	str	r2, [r4, r5]
 800b37a:	604b      	str	r3, [r1, #4]
 800b37c:	4638      	mov	r0, r7
 800b37e:	f104 060b 	add.w	r6, r4, #11
 800b382:	f000 f9ed 	bl	800b760 <__malloc_unlock>
 800b386:	f026 0607 	bic.w	r6, r6, #7
 800b38a:	1d23      	adds	r3, r4, #4
 800b38c:	1af2      	subs	r2, r6, r3
 800b38e:	d0b6      	beq.n	800b2fe <_malloc_r+0x22>
 800b390:	1b9b      	subs	r3, r3, r6
 800b392:	50a3      	str	r3, [r4, r2]
 800b394:	e7b3      	b.n	800b2fe <_malloc_r+0x22>
 800b396:	6862      	ldr	r2, [r4, #4]
 800b398:	42a3      	cmp	r3, r4
 800b39a:	bf0c      	ite	eq
 800b39c:	6032      	streq	r2, [r6, #0]
 800b39e:	605a      	strne	r2, [r3, #4]
 800b3a0:	e7ec      	b.n	800b37c <_malloc_r+0xa0>
 800b3a2:	4623      	mov	r3, r4
 800b3a4:	6864      	ldr	r4, [r4, #4]
 800b3a6:	e7b2      	b.n	800b30e <_malloc_r+0x32>
 800b3a8:	4634      	mov	r4, r6
 800b3aa:	6876      	ldr	r6, [r6, #4]
 800b3ac:	e7b9      	b.n	800b322 <_malloc_r+0x46>
 800b3ae:	230c      	movs	r3, #12
 800b3b0:	603b      	str	r3, [r7, #0]
 800b3b2:	4638      	mov	r0, r7
 800b3b4:	f000 f9d4 	bl	800b760 <__malloc_unlock>
 800b3b8:	e7a1      	b.n	800b2fe <_malloc_r+0x22>
 800b3ba:	6025      	str	r5, [r4, #0]
 800b3bc:	e7de      	b.n	800b37c <_malloc_r+0xa0>
 800b3be:	bf00      	nop
 800b3c0:	20000aa8 	.word	0x20000aa8

0800b3c4 <__ssputs_r>:
 800b3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c8:	688e      	ldr	r6, [r1, #8]
 800b3ca:	429e      	cmp	r6, r3
 800b3cc:	4682      	mov	sl, r0
 800b3ce:	460c      	mov	r4, r1
 800b3d0:	4690      	mov	r8, r2
 800b3d2:	461f      	mov	r7, r3
 800b3d4:	d838      	bhi.n	800b448 <__ssputs_r+0x84>
 800b3d6:	898a      	ldrh	r2, [r1, #12]
 800b3d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b3dc:	d032      	beq.n	800b444 <__ssputs_r+0x80>
 800b3de:	6825      	ldr	r5, [r4, #0]
 800b3e0:	6909      	ldr	r1, [r1, #16]
 800b3e2:	eba5 0901 	sub.w	r9, r5, r1
 800b3e6:	6965      	ldr	r5, [r4, #20]
 800b3e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b3ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b3f0:	3301      	adds	r3, #1
 800b3f2:	444b      	add	r3, r9
 800b3f4:	106d      	asrs	r5, r5, #1
 800b3f6:	429d      	cmp	r5, r3
 800b3f8:	bf38      	it	cc
 800b3fa:	461d      	movcc	r5, r3
 800b3fc:	0553      	lsls	r3, r2, #21
 800b3fe:	d531      	bpl.n	800b464 <__ssputs_r+0xa0>
 800b400:	4629      	mov	r1, r5
 800b402:	f7ff ff6b 	bl	800b2dc <_malloc_r>
 800b406:	4606      	mov	r6, r0
 800b408:	b950      	cbnz	r0, 800b420 <__ssputs_r+0x5c>
 800b40a:	230c      	movs	r3, #12
 800b40c:	f8ca 3000 	str.w	r3, [sl]
 800b410:	89a3      	ldrh	r3, [r4, #12]
 800b412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b416:	81a3      	strh	r3, [r4, #12]
 800b418:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b41c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b420:	6921      	ldr	r1, [r4, #16]
 800b422:	464a      	mov	r2, r9
 800b424:	f7ff fb46 	bl	800aab4 <memcpy>
 800b428:	89a3      	ldrh	r3, [r4, #12]
 800b42a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b42e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b432:	81a3      	strh	r3, [r4, #12]
 800b434:	6126      	str	r6, [r4, #16]
 800b436:	6165      	str	r5, [r4, #20]
 800b438:	444e      	add	r6, r9
 800b43a:	eba5 0509 	sub.w	r5, r5, r9
 800b43e:	6026      	str	r6, [r4, #0]
 800b440:	60a5      	str	r5, [r4, #8]
 800b442:	463e      	mov	r6, r7
 800b444:	42be      	cmp	r6, r7
 800b446:	d900      	bls.n	800b44a <__ssputs_r+0x86>
 800b448:	463e      	mov	r6, r7
 800b44a:	6820      	ldr	r0, [r4, #0]
 800b44c:	4632      	mov	r2, r6
 800b44e:	4641      	mov	r1, r8
 800b450:	f000 f966 	bl	800b720 <memmove>
 800b454:	68a3      	ldr	r3, [r4, #8]
 800b456:	1b9b      	subs	r3, r3, r6
 800b458:	60a3      	str	r3, [r4, #8]
 800b45a:	6823      	ldr	r3, [r4, #0]
 800b45c:	4433      	add	r3, r6
 800b45e:	6023      	str	r3, [r4, #0]
 800b460:	2000      	movs	r0, #0
 800b462:	e7db      	b.n	800b41c <__ssputs_r+0x58>
 800b464:	462a      	mov	r2, r5
 800b466:	f000 f981 	bl	800b76c <_realloc_r>
 800b46a:	4606      	mov	r6, r0
 800b46c:	2800      	cmp	r0, #0
 800b46e:	d1e1      	bne.n	800b434 <__ssputs_r+0x70>
 800b470:	6921      	ldr	r1, [r4, #16]
 800b472:	4650      	mov	r0, sl
 800b474:	f7ff fec6 	bl	800b204 <_free_r>
 800b478:	e7c7      	b.n	800b40a <__ssputs_r+0x46>
	...

0800b47c <_svfiprintf_r>:
 800b47c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b480:	4698      	mov	r8, r3
 800b482:	898b      	ldrh	r3, [r1, #12]
 800b484:	061b      	lsls	r3, r3, #24
 800b486:	b09d      	sub	sp, #116	; 0x74
 800b488:	4607      	mov	r7, r0
 800b48a:	460d      	mov	r5, r1
 800b48c:	4614      	mov	r4, r2
 800b48e:	d50e      	bpl.n	800b4ae <_svfiprintf_r+0x32>
 800b490:	690b      	ldr	r3, [r1, #16]
 800b492:	b963      	cbnz	r3, 800b4ae <_svfiprintf_r+0x32>
 800b494:	2140      	movs	r1, #64	; 0x40
 800b496:	f7ff ff21 	bl	800b2dc <_malloc_r>
 800b49a:	6028      	str	r0, [r5, #0]
 800b49c:	6128      	str	r0, [r5, #16]
 800b49e:	b920      	cbnz	r0, 800b4aa <_svfiprintf_r+0x2e>
 800b4a0:	230c      	movs	r3, #12
 800b4a2:	603b      	str	r3, [r7, #0]
 800b4a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b4a8:	e0d1      	b.n	800b64e <_svfiprintf_r+0x1d2>
 800b4aa:	2340      	movs	r3, #64	; 0x40
 800b4ac:	616b      	str	r3, [r5, #20]
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	9309      	str	r3, [sp, #36]	; 0x24
 800b4b2:	2320      	movs	r3, #32
 800b4b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b4b8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b4bc:	2330      	movs	r3, #48	; 0x30
 800b4be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b668 <_svfiprintf_r+0x1ec>
 800b4c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4c6:	f04f 0901 	mov.w	r9, #1
 800b4ca:	4623      	mov	r3, r4
 800b4cc:	469a      	mov	sl, r3
 800b4ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4d2:	b10a      	cbz	r2, 800b4d8 <_svfiprintf_r+0x5c>
 800b4d4:	2a25      	cmp	r2, #37	; 0x25
 800b4d6:	d1f9      	bne.n	800b4cc <_svfiprintf_r+0x50>
 800b4d8:	ebba 0b04 	subs.w	fp, sl, r4
 800b4dc:	d00b      	beq.n	800b4f6 <_svfiprintf_r+0x7a>
 800b4de:	465b      	mov	r3, fp
 800b4e0:	4622      	mov	r2, r4
 800b4e2:	4629      	mov	r1, r5
 800b4e4:	4638      	mov	r0, r7
 800b4e6:	f7ff ff6d 	bl	800b3c4 <__ssputs_r>
 800b4ea:	3001      	adds	r0, #1
 800b4ec:	f000 80aa 	beq.w	800b644 <_svfiprintf_r+0x1c8>
 800b4f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4f2:	445a      	add	r2, fp
 800b4f4:	9209      	str	r2, [sp, #36]	; 0x24
 800b4f6:	f89a 3000 	ldrb.w	r3, [sl]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	f000 80a2 	beq.w	800b644 <_svfiprintf_r+0x1c8>
 800b500:	2300      	movs	r3, #0
 800b502:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b506:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b50a:	f10a 0a01 	add.w	sl, sl, #1
 800b50e:	9304      	str	r3, [sp, #16]
 800b510:	9307      	str	r3, [sp, #28]
 800b512:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b516:	931a      	str	r3, [sp, #104]	; 0x68
 800b518:	4654      	mov	r4, sl
 800b51a:	2205      	movs	r2, #5
 800b51c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b520:	4851      	ldr	r0, [pc, #324]	; (800b668 <_svfiprintf_r+0x1ec>)
 800b522:	f7f4 fecd 	bl	80002c0 <memchr>
 800b526:	9a04      	ldr	r2, [sp, #16]
 800b528:	b9d8      	cbnz	r0, 800b562 <_svfiprintf_r+0xe6>
 800b52a:	06d0      	lsls	r0, r2, #27
 800b52c:	bf44      	itt	mi
 800b52e:	2320      	movmi	r3, #32
 800b530:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b534:	0711      	lsls	r1, r2, #28
 800b536:	bf44      	itt	mi
 800b538:	232b      	movmi	r3, #43	; 0x2b
 800b53a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b53e:	f89a 3000 	ldrb.w	r3, [sl]
 800b542:	2b2a      	cmp	r3, #42	; 0x2a
 800b544:	d015      	beq.n	800b572 <_svfiprintf_r+0xf6>
 800b546:	9a07      	ldr	r2, [sp, #28]
 800b548:	4654      	mov	r4, sl
 800b54a:	2000      	movs	r0, #0
 800b54c:	f04f 0c0a 	mov.w	ip, #10
 800b550:	4621      	mov	r1, r4
 800b552:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b556:	3b30      	subs	r3, #48	; 0x30
 800b558:	2b09      	cmp	r3, #9
 800b55a:	d94e      	bls.n	800b5fa <_svfiprintf_r+0x17e>
 800b55c:	b1b0      	cbz	r0, 800b58c <_svfiprintf_r+0x110>
 800b55e:	9207      	str	r2, [sp, #28]
 800b560:	e014      	b.n	800b58c <_svfiprintf_r+0x110>
 800b562:	eba0 0308 	sub.w	r3, r0, r8
 800b566:	fa09 f303 	lsl.w	r3, r9, r3
 800b56a:	4313      	orrs	r3, r2
 800b56c:	9304      	str	r3, [sp, #16]
 800b56e:	46a2      	mov	sl, r4
 800b570:	e7d2      	b.n	800b518 <_svfiprintf_r+0x9c>
 800b572:	9b03      	ldr	r3, [sp, #12]
 800b574:	1d19      	adds	r1, r3, #4
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	9103      	str	r1, [sp, #12]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	bfbb      	ittet	lt
 800b57e:	425b      	neglt	r3, r3
 800b580:	f042 0202 	orrlt.w	r2, r2, #2
 800b584:	9307      	strge	r3, [sp, #28]
 800b586:	9307      	strlt	r3, [sp, #28]
 800b588:	bfb8      	it	lt
 800b58a:	9204      	strlt	r2, [sp, #16]
 800b58c:	7823      	ldrb	r3, [r4, #0]
 800b58e:	2b2e      	cmp	r3, #46	; 0x2e
 800b590:	d10c      	bne.n	800b5ac <_svfiprintf_r+0x130>
 800b592:	7863      	ldrb	r3, [r4, #1]
 800b594:	2b2a      	cmp	r3, #42	; 0x2a
 800b596:	d135      	bne.n	800b604 <_svfiprintf_r+0x188>
 800b598:	9b03      	ldr	r3, [sp, #12]
 800b59a:	1d1a      	adds	r2, r3, #4
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	9203      	str	r2, [sp, #12]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	bfb8      	it	lt
 800b5a4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b5a8:	3402      	adds	r4, #2
 800b5aa:	9305      	str	r3, [sp, #20]
 800b5ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b678 <_svfiprintf_r+0x1fc>
 800b5b0:	7821      	ldrb	r1, [r4, #0]
 800b5b2:	2203      	movs	r2, #3
 800b5b4:	4650      	mov	r0, sl
 800b5b6:	f7f4 fe83 	bl	80002c0 <memchr>
 800b5ba:	b140      	cbz	r0, 800b5ce <_svfiprintf_r+0x152>
 800b5bc:	2340      	movs	r3, #64	; 0x40
 800b5be:	eba0 000a 	sub.w	r0, r0, sl
 800b5c2:	fa03 f000 	lsl.w	r0, r3, r0
 800b5c6:	9b04      	ldr	r3, [sp, #16]
 800b5c8:	4303      	orrs	r3, r0
 800b5ca:	3401      	adds	r4, #1
 800b5cc:	9304      	str	r3, [sp, #16]
 800b5ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5d2:	4826      	ldr	r0, [pc, #152]	; (800b66c <_svfiprintf_r+0x1f0>)
 800b5d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5d8:	2206      	movs	r2, #6
 800b5da:	f7f4 fe71 	bl	80002c0 <memchr>
 800b5de:	2800      	cmp	r0, #0
 800b5e0:	d038      	beq.n	800b654 <_svfiprintf_r+0x1d8>
 800b5e2:	4b23      	ldr	r3, [pc, #140]	; (800b670 <_svfiprintf_r+0x1f4>)
 800b5e4:	bb1b      	cbnz	r3, 800b62e <_svfiprintf_r+0x1b2>
 800b5e6:	9b03      	ldr	r3, [sp, #12]
 800b5e8:	3307      	adds	r3, #7
 800b5ea:	f023 0307 	bic.w	r3, r3, #7
 800b5ee:	3308      	adds	r3, #8
 800b5f0:	9303      	str	r3, [sp, #12]
 800b5f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5f4:	4433      	add	r3, r6
 800b5f6:	9309      	str	r3, [sp, #36]	; 0x24
 800b5f8:	e767      	b.n	800b4ca <_svfiprintf_r+0x4e>
 800b5fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5fe:	460c      	mov	r4, r1
 800b600:	2001      	movs	r0, #1
 800b602:	e7a5      	b.n	800b550 <_svfiprintf_r+0xd4>
 800b604:	2300      	movs	r3, #0
 800b606:	3401      	adds	r4, #1
 800b608:	9305      	str	r3, [sp, #20]
 800b60a:	4619      	mov	r1, r3
 800b60c:	f04f 0c0a 	mov.w	ip, #10
 800b610:	4620      	mov	r0, r4
 800b612:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b616:	3a30      	subs	r2, #48	; 0x30
 800b618:	2a09      	cmp	r2, #9
 800b61a:	d903      	bls.n	800b624 <_svfiprintf_r+0x1a8>
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d0c5      	beq.n	800b5ac <_svfiprintf_r+0x130>
 800b620:	9105      	str	r1, [sp, #20]
 800b622:	e7c3      	b.n	800b5ac <_svfiprintf_r+0x130>
 800b624:	fb0c 2101 	mla	r1, ip, r1, r2
 800b628:	4604      	mov	r4, r0
 800b62a:	2301      	movs	r3, #1
 800b62c:	e7f0      	b.n	800b610 <_svfiprintf_r+0x194>
 800b62e:	ab03      	add	r3, sp, #12
 800b630:	9300      	str	r3, [sp, #0]
 800b632:	462a      	mov	r2, r5
 800b634:	4b0f      	ldr	r3, [pc, #60]	; (800b674 <_svfiprintf_r+0x1f8>)
 800b636:	a904      	add	r1, sp, #16
 800b638:	4638      	mov	r0, r7
 800b63a:	f7fd ffb7 	bl	80095ac <_printf_float>
 800b63e:	1c42      	adds	r2, r0, #1
 800b640:	4606      	mov	r6, r0
 800b642:	d1d6      	bne.n	800b5f2 <_svfiprintf_r+0x176>
 800b644:	89ab      	ldrh	r3, [r5, #12]
 800b646:	065b      	lsls	r3, r3, #25
 800b648:	f53f af2c 	bmi.w	800b4a4 <_svfiprintf_r+0x28>
 800b64c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b64e:	b01d      	add	sp, #116	; 0x74
 800b650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b654:	ab03      	add	r3, sp, #12
 800b656:	9300      	str	r3, [sp, #0]
 800b658:	462a      	mov	r2, r5
 800b65a:	4b06      	ldr	r3, [pc, #24]	; (800b674 <_svfiprintf_r+0x1f8>)
 800b65c:	a904      	add	r1, sp, #16
 800b65e:	4638      	mov	r0, r7
 800b660:	f7fe fa48 	bl	8009af4 <_printf_i>
 800b664:	e7eb      	b.n	800b63e <_svfiprintf_r+0x1c2>
 800b666:	bf00      	nop
 800b668:	08024634 	.word	0x08024634
 800b66c:	0802463e 	.word	0x0802463e
 800b670:	080095ad 	.word	0x080095ad
 800b674:	0800b3c5 	.word	0x0800b3c5
 800b678:	0802463a 	.word	0x0802463a

0800b67c <_sbrk_r>:
 800b67c:	b538      	push	{r3, r4, r5, lr}
 800b67e:	4d06      	ldr	r5, [pc, #24]	; (800b698 <_sbrk_r+0x1c>)
 800b680:	2300      	movs	r3, #0
 800b682:	4604      	mov	r4, r0
 800b684:	4608      	mov	r0, r1
 800b686:	602b      	str	r3, [r5, #0]
 800b688:	f000 fe6a 	bl	800c360 <_sbrk>
 800b68c:	1c43      	adds	r3, r0, #1
 800b68e:	d102      	bne.n	800b696 <_sbrk_r+0x1a>
 800b690:	682b      	ldr	r3, [r5, #0]
 800b692:	b103      	cbz	r3, 800b696 <_sbrk_r+0x1a>
 800b694:	6023      	str	r3, [r4, #0]
 800b696:	bd38      	pop	{r3, r4, r5, pc}
 800b698:	20000ab0 	.word	0x20000ab0

0800b69c <__assert_func>:
 800b69c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b69e:	4614      	mov	r4, r2
 800b6a0:	461a      	mov	r2, r3
 800b6a2:	4b09      	ldr	r3, [pc, #36]	; (800b6c8 <__assert_func+0x2c>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	4605      	mov	r5, r0
 800b6a8:	68d8      	ldr	r0, [r3, #12]
 800b6aa:	b14c      	cbz	r4, 800b6c0 <__assert_func+0x24>
 800b6ac:	4b07      	ldr	r3, [pc, #28]	; (800b6cc <__assert_func+0x30>)
 800b6ae:	9100      	str	r1, [sp, #0]
 800b6b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b6b4:	4906      	ldr	r1, [pc, #24]	; (800b6d0 <__assert_func+0x34>)
 800b6b6:	462b      	mov	r3, r5
 800b6b8:	f000 f80e 	bl	800b6d8 <fiprintf>
 800b6bc:	f000 faac 	bl	800bc18 <abort>
 800b6c0:	4b04      	ldr	r3, [pc, #16]	; (800b6d4 <__assert_func+0x38>)
 800b6c2:	461c      	mov	r4, r3
 800b6c4:	e7f3      	b.n	800b6ae <__assert_func+0x12>
 800b6c6:	bf00      	nop
 800b6c8:	200000cc 	.word	0x200000cc
 800b6cc:	08024645 	.word	0x08024645
 800b6d0:	08024652 	.word	0x08024652
 800b6d4:	08024680 	.word	0x08024680

0800b6d8 <fiprintf>:
 800b6d8:	b40e      	push	{r1, r2, r3}
 800b6da:	b503      	push	{r0, r1, lr}
 800b6dc:	4601      	mov	r1, r0
 800b6de:	ab03      	add	r3, sp, #12
 800b6e0:	4805      	ldr	r0, [pc, #20]	; (800b6f8 <fiprintf+0x20>)
 800b6e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6e6:	6800      	ldr	r0, [r0, #0]
 800b6e8:	9301      	str	r3, [sp, #4]
 800b6ea:	f000 f897 	bl	800b81c <_vfiprintf_r>
 800b6ee:	b002      	add	sp, #8
 800b6f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6f4:	b003      	add	sp, #12
 800b6f6:	4770      	bx	lr
 800b6f8:	200000cc 	.word	0x200000cc

0800b6fc <__ascii_mbtowc>:
 800b6fc:	b082      	sub	sp, #8
 800b6fe:	b901      	cbnz	r1, 800b702 <__ascii_mbtowc+0x6>
 800b700:	a901      	add	r1, sp, #4
 800b702:	b142      	cbz	r2, 800b716 <__ascii_mbtowc+0x1a>
 800b704:	b14b      	cbz	r3, 800b71a <__ascii_mbtowc+0x1e>
 800b706:	7813      	ldrb	r3, [r2, #0]
 800b708:	600b      	str	r3, [r1, #0]
 800b70a:	7812      	ldrb	r2, [r2, #0]
 800b70c:	1e10      	subs	r0, r2, #0
 800b70e:	bf18      	it	ne
 800b710:	2001      	movne	r0, #1
 800b712:	b002      	add	sp, #8
 800b714:	4770      	bx	lr
 800b716:	4610      	mov	r0, r2
 800b718:	e7fb      	b.n	800b712 <__ascii_mbtowc+0x16>
 800b71a:	f06f 0001 	mvn.w	r0, #1
 800b71e:	e7f8      	b.n	800b712 <__ascii_mbtowc+0x16>

0800b720 <memmove>:
 800b720:	4288      	cmp	r0, r1
 800b722:	b510      	push	{r4, lr}
 800b724:	eb01 0402 	add.w	r4, r1, r2
 800b728:	d902      	bls.n	800b730 <memmove+0x10>
 800b72a:	4284      	cmp	r4, r0
 800b72c:	4623      	mov	r3, r4
 800b72e:	d807      	bhi.n	800b740 <memmove+0x20>
 800b730:	1e43      	subs	r3, r0, #1
 800b732:	42a1      	cmp	r1, r4
 800b734:	d008      	beq.n	800b748 <memmove+0x28>
 800b736:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b73a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b73e:	e7f8      	b.n	800b732 <memmove+0x12>
 800b740:	4402      	add	r2, r0
 800b742:	4601      	mov	r1, r0
 800b744:	428a      	cmp	r2, r1
 800b746:	d100      	bne.n	800b74a <memmove+0x2a>
 800b748:	bd10      	pop	{r4, pc}
 800b74a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b74e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b752:	e7f7      	b.n	800b744 <memmove+0x24>

0800b754 <__malloc_lock>:
 800b754:	4801      	ldr	r0, [pc, #4]	; (800b75c <__malloc_lock+0x8>)
 800b756:	f000 bc1f 	b.w	800bf98 <__retarget_lock_acquire_recursive>
 800b75a:	bf00      	nop
 800b75c:	20000ab4 	.word	0x20000ab4

0800b760 <__malloc_unlock>:
 800b760:	4801      	ldr	r0, [pc, #4]	; (800b768 <__malloc_unlock+0x8>)
 800b762:	f000 bc1a 	b.w	800bf9a <__retarget_lock_release_recursive>
 800b766:	bf00      	nop
 800b768:	20000ab4 	.word	0x20000ab4

0800b76c <_realloc_r>:
 800b76c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b770:	4680      	mov	r8, r0
 800b772:	4614      	mov	r4, r2
 800b774:	460e      	mov	r6, r1
 800b776:	b921      	cbnz	r1, 800b782 <_realloc_r+0x16>
 800b778:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b77c:	4611      	mov	r1, r2
 800b77e:	f7ff bdad 	b.w	800b2dc <_malloc_r>
 800b782:	b92a      	cbnz	r2, 800b790 <_realloc_r+0x24>
 800b784:	f7ff fd3e 	bl	800b204 <_free_r>
 800b788:	4625      	mov	r5, r4
 800b78a:	4628      	mov	r0, r5
 800b78c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b790:	f000 fc6a 	bl	800c068 <_malloc_usable_size_r>
 800b794:	4284      	cmp	r4, r0
 800b796:	4607      	mov	r7, r0
 800b798:	d802      	bhi.n	800b7a0 <_realloc_r+0x34>
 800b79a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b79e:	d812      	bhi.n	800b7c6 <_realloc_r+0x5a>
 800b7a0:	4621      	mov	r1, r4
 800b7a2:	4640      	mov	r0, r8
 800b7a4:	f7ff fd9a 	bl	800b2dc <_malloc_r>
 800b7a8:	4605      	mov	r5, r0
 800b7aa:	2800      	cmp	r0, #0
 800b7ac:	d0ed      	beq.n	800b78a <_realloc_r+0x1e>
 800b7ae:	42bc      	cmp	r4, r7
 800b7b0:	4622      	mov	r2, r4
 800b7b2:	4631      	mov	r1, r6
 800b7b4:	bf28      	it	cs
 800b7b6:	463a      	movcs	r2, r7
 800b7b8:	f7ff f97c 	bl	800aab4 <memcpy>
 800b7bc:	4631      	mov	r1, r6
 800b7be:	4640      	mov	r0, r8
 800b7c0:	f7ff fd20 	bl	800b204 <_free_r>
 800b7c4:	e7e1      	b.n	800b78a <_realloc_r+0x1e>
 800b7c6:	4635      	mov	r5, r6
 800b7c8:	e7df      	b.n	800b78a <_realloc_r+0x1e>

0800b7ca <__sfputc_r>:
 800b7ca:	6893      	ldr	r3, [r2, #8]
 800b7cc:	3b01      	subs	r3, #1
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	b410      	push	{r4}
 800b7d2:	6093      	str	r3, [r2, #8]
 800b7d4:	da08      	bge.n	800b7e8 <__sfputc_r+0x1e>
 800b7d6:	6994      	ldr	r4, [r2, #24]
 800b7d8:	42a3      	cmp	r3, r4
 800b7da:	db01      	blt.n	800b7e0 <__sfputc_r+0x16>
 800b7dc:	290a      	cmp	r1, #10
 800b7de:	d103      	bne.n	800b7e8 <__sfputc_r+0x1e>
 800b7e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7e4:	f000 b94a 	b.w	800ba7c <__swbuf_r>
 800b7e8:	6813      	ldr	r3, [r2, #0]
 800b7ea:	1c58      	adds	r0, r3, #1
 800b7ec:	6010      	str	r0, [r2, #0]
 800b7ee:	7019      	strb	r1, [r3, #0]
 800b7f0:	4608      	mov	r0, r1
 800b7f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7f6:	4770      	bx	lr

0800b7f8 <__sfputs_r>:
 800b7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7fa:	4606      	mov	r6, r0
 800b7fc:	460f      	mov	r7, r1
 800b7fe:	4614      	mov	r4, r2
 800b800:	18d5      	adds	r5, r2, r3
 800b802:	42ac      	cmp	r4, r5
 800b804:	d101      	bne.n	800b80a <__sfputs_r+0x12>
 800b806:	2000      	movs	r0, #0
 800b808:	e007      	b.n	800b81a <__sfputs_r+0x22>
 800b80a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b80e:	463a      	mov	r2, r7
 800b810:	4630      	mov	r0, r6
 800b812:	f7ff ffda 	bl	800b7ca <__sfputc_r>
 800b816:	1c43      	adds	r3, r0, #1
 800b818:	d1f3      	bne.n	800b802 <__sfputs_r+0xa>
 800b81a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b81c <_vfiprintf_r>:
 800b81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b820:	460d      	mov	r5, r1
 800b822:	b09d      	sub	sp, #116	; 0x74
 800b824:	4614      	mov	r4, r2
 800b826:	4698      	mov	r8, r3
 800b828:	4606      	mov	r6, r0
 800b82a:	b118      	cbz	r0, 800b834 <_vfiprintf_r+0x18>
 800b82c:	6983      	ldr	r3, [r0, #24]
 800b82e:	b90b      	cbnz	r3, 800b834 <_vfiprintf_r+0x18>
 800b830:	f000 fb14 	bl	800be5c <__sinit>
 800b834:	4b89      	ldr	r3, [pc, #548]	; (800ba5c <_vfiprintf_r+0x240>)
 800b836:	429d      	cmp	r5, r3
 800b838:	d11b      	bne.n	800b872 <_vfiprintf_r+0x56>
 800b83a:	6875      	ldr	r5, [r6, #4]
 800b83c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b83e:	07d9      	lsls	r1, r3, #31
 800b840:	d405      	bmi.n	800b84e <_vfiprintf_r+0x32>
 800b842:	89ab      	ldrh	r3, [r5, #12]
 800b844:	059a      	lsls	r2, r3, #22
 800b846:	d402      	bmi.n	800b84e <_vfiprintf_r+0x32>
 800b848:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b84a:	f000 fba5 	bl	800bf98 <__retarget_lock_acquire_recursive>
 800b84e:	89ab      	ldrh	r3, [r5, #12]
 800b850:	071b      	lsls	r3, r3, #28
 800b852:	d501      	bpl.n	800b858 <_vfiprintf_r+0x3c>
 800b854:	692b      	ldr	r3, [r5, #16]
 800b856:	b9eb      	cbnz	r3, 800b894 <_vfiprintf_r+0x78>
 800b858:	4629      	mov	r1, r5
 800b85a:	4630      	mov	r0, r6
 800b85c:	f000 f96e 	bl	800bb3c <__swsetup_r>
 800b860:	b1c0      	cbz	r0, 800b894 <_vfiprintf_r+0x78>
 800b862:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b864:	07dc      	lsls	r4, r3, #31
 800b866:	d50e      	bpl.n	800b886 <_vfiprintf_r+0x6a>
 800b868:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b86c:	b01d      	add	sp, #116	; 0x74
 800b86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b872:	4b7b      	ldr	r3, [pc, #492]	; (800ba60 <_vfiprintf_r+0x244>)
 800b874:	429d      	cmp	r5, r3
 800b876:	d101      	bne.n	800b87c <_vfiprintf_r+0x60>
 800b878:	68b5      	ldr	r5, [r6, #8]
 800b87a:	e7df      	b.n	800b83c <_vfiprintf_r+0x20>
 800b87c:	4b79      	ldr	r3, [pc, #484]	; (800ba64 <_vfiprintf_r+0x248>)
 800b87e:	429d      	cmp	r5, r3
 800b880:	bf08      	it	eq
 800b882:	68f5      	ldreq	r5, [r6, #12]
 800b884:	e7da      	b.n	800b83c <_vfiprintf_r+0x20>
 800b886:	89ab      	ldrh	r3, [r5, #12]
 800b888:	0598      	lsls	r0, r3, #22
 800b88a:	d4ed      	bmi.n	800b868 <_vfiprintf_r+0x4c>
 800b88c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b88e:	f000 fb84 	bl	800bf9a <__retarget_lock_release_recursive>
 800b892:	e7e9      	b.n	800b868 <_vfiprintf_r+0x4c>
 800b894:	2300      	movs	r3, #0
 800b896:	9309      	str	r3, [sp, #36]	; 0x24
 800b898:	2320      	movs	r3, #32
 800b89a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b89e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8a2:	2330      	movs	r3, #48	; 0x30
 800b8a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ba68 <_vfiprintf_r+0x24c>
 800b8a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b8ac:	f04f 0901 	mov.w	r9, #1
 800b8b0:	4623      	mov	r3, r4
 800b8b2:	469a      	mov	sl, r3
 800b8b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8b8:	b10a      	cbz	r2, 800b8be <_vfiprintf_r+0xa2>
 800b8ba:	2a25      	cmp	r2, #37	; 0x25
 800b8bc:	d1f9      	bne.n	800b8b2 <_vfiprintf_r+0x96>
 800b8be:	ebba 0b04 	subs.w	fp, sl, r4
 800b8c2:	d00b      	beq.n	800b8dc <_vfiprintf_r+0xc0>
 800b8c4:	465b      	mov	r3, fp
 800b8c6:	4622      	mov	r2, r4
 800b8c8:	4629      	mov	r1, r5
 800b8ca:	4630      	mov	r0, r6
 800b8cc:	f7ff ff94 	bl	800b7f8 <__sfputs_r>
 800b8d0:	3001      	adds	r0, #1
 800b8d2:	f000 80aa 	beq.w	800ba2a <_vfiprintf_r+0x20e>
 800b8d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8d8:	445a      	add	r2, fp
 800b8da:	9209      	str	r2, [sp, #36]	; 0x24
 800b8dc:	f89a 3000 	ldrb.w	r3, [sl]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	f000 80a2 	beq.w	800ba2a <_vfiprintf_r+0x20e>
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b8ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8f0:	f10a 0a01 	add.w	sl, sl, #1
 800b8f4:	9304      	str	r3, [sp, #16]
 800b8f6:	9307      	str	r3, [sp, #28]
 800b8f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b8fc:	931a      	str	r3, [sp, #104]	; 0x68
 800b8fe:	4654      	mov	r4, sl
 800b900:	2205      	movs	r2, #5
 800b902:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b906:	4858      	ldr	r0, [pc, #352]	; (800ba68 <_vfiprintf_r+0x24c>)
 800b908:	f7f4 fcda 	bl	80002c0 <memchr>
 800b90c:	9a04      	ldr	r2, [sp, #16]
 800b90e:	b9d8      	cbnz	r0, 800b948 <_vfiprintf_r+0x12c>
 800b910:	06d1      	lsls	r1, r2, #27
 800b912:	bf44      	itt	mi
 800b914:	2320      	movmi	r3, #32
 800b916:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b91a:	0713      	lsls	r3, r2, #28
 800b91c:	bf44      	itt	mi
 800b91e:	232b      	movmi	r3, #43	; 0x2b
 800b920:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b924:	f89a 3000 	ldrb.w	r3, [sl]
 800b928:	2b2a      	cmp	r3, #42	; 0x2a
 800b92a:	d015      	beq.n	800b958 <_vfiprintf_r+0x13c>
 800b92c:	9a07      	ldr	r2, [sp, #28]
 800b92e:	4654      	mov	r4, sl
 800b930:	2000      	movs	r0, #0
 800b932:	f04f 0c0a 	mov.w	ip, #10
 800b936:	4621      	mov	r1, r4
 800b938:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b93c:	3b30      	subs	r3, #48	; 0x30
 800b93e:	2b09      	cmp	r3, #9
 800b940:	d94e      	bls.n	800b9e0 <_vfiprintf_r+0x1c4>
 800b942:	b1b0      	cbz	r0, 800b972 <_vfiprintf_r+0x156>
 800b944:	9207      	str	r2, [sp, #28]
 800b946:	e014      	b.n	800b972 <_vfiprintf_r+0x156>
 800b948:	eba0 0308 	sub.w	r3, r0, r8
 800b94c:	fa09 f303 	lsl.w	r3, r9, r3
 800b950:	4313      	orrs	r3, r2
 800b952:	9304      	str	r3, [sp, #16]
 800b954:	46a2      	mov	sl, r4
 800b956:	e7d2      	b.n	800b8fe <_vfiprintf_r+0xe2>
 800b958:	9b03      	ldr	r3, [sp, #12]
 800b95a:	1d19      	adds	r1, r3, #4
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	9103      	str	r1, [sp, #12]
 800b960:	2b00      	cmp	r3, #0
 800b962:	bfbb      	ittet	lt
 800b964:	425b      	neglt	r3, r3
 800b966:	f042 0202 	orrlt.w	r2, r2, #2
 800b96a:	9307      	strge	r3, [sp, #28]
 800b96c:	9307      	strlt	r3, [sp, #28]
 800b96e:	bfb8      	it	lt
 800b970:	9204      	strlt	r2, [sp, #16]
 800b972:	7823      	ldrb	r3, [r4, #0]
 800b974:	2b2e      	cmp	r3, #46	; 0x2e
 800b976:	d10c      	bne.n	800b992 <_vfiprintf_r+0x176>
 800b978:	7863      	ldrb	r3, [r4, #1]
 800b97a:	2b2a      	cmp	r3, #42	; 0x2a
 800b97c:	d135      	bne.n	800b9ea <_vfiprintf_r+0x1ce>
 800b97e:	9b03      	ldr	r3, [sp, #12]
 800b980:	1d1a      	adds	r2, r3, #4
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	9203      	str	r2, [sp, #12]
 800b986:	2b00      	cmp	r3, #0
 800b988:	bfb8      	it	lt
 800b98a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b98e:	3402      	adds	r4, #2
 800b990:	9305      	str	r3, [sp, #20]
 800b992:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ba78 <_vfiprintf_r+0x25c>
 800b996:	7821      	ldrb	r1, [r4, #0]
 800b998:	2203      	movs	r2, #3
 800b99a:	4650      	mov	r0, sl
 800b99c:	f7f4 fc90 	bl	80002c0 <memchr>
 800b9a0:	b140      	cbz	r0, 800b9b4 <_vfiprintf_r+0x198>
 800b9a2:	2340      	movs	r3, #64	; 0x40
 800b9a4:	eba0 000a 	sub.w	r0, r0, sl
 800b9a8:	fa03 f000 	lsl.w	r0, r3, r0
 800b9ac:	9b04      	ldr	r3, [sp, #16]
 800b9ae:	4303      	orrs	r3, r0
 800b9b0:	3401      	adds	r4, #1
 800b9b2:	9304      	str	r3, [sp, #16]
 800b9b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9b8:	482c      	ldr	r0, [pc, #176]	; (800ba6c <_vfiprintf_r+0x250>)
 800b9ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b9be:	2206      	movs	r2, #6
 800b9c0:	f7f4 fc7e 	bl	80002c0 <memchr>
 800b9c4:	2800      	cmp	r0, #0
 800b9c6:	d03f      	beq.n	800ba48 <_vfiprintf_r+0x22c>
 800b9c8:	4b29      	ldr	r3, [pc, #164]	; (800ba70 <_vfiprintf_r+0x254>)
 800b9ca:	bb1b      	cbnz	r3, 800ba14 <_vfiprintf_r+0x1f8>
 800b9cc:	9b03      	ldr	r3, [sp, #12]
 800b9ce:	3307      	adds	r3, #7
 800b9d0:	f023 0307 	bic.w	r3, r3, #7
 800b9d4:	3308      	adds	r3, #8
 800b9d6:	9303      	str	r3, [sp, #12]
 800b9d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9da:	443b      	add	r3, r7
 800b9dc:	9309      	str	r3, [sp, #36]	; 0x24
 800b9de:	e767      	b.n	800b8b0 <_vfiprintf_r+0x94>
 800b9e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9e4:	460c      	mov	r4, r1
 800b9e6:	2001      	movs	r0, #1
 800b9e8:	e7a5      	b.n	800b936 <_vfiprintf_r+0x11a>
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	3401      	adds	r4, #1
 800b9ee:	9305      	str	r3, [sp, #20]
 800b9f0:	4619      	mov	r1, r3
 800b9f2:	f04f 0c0a 	mov.w	ip, #10
 800b9f6:	4620      	mov	r0, r4
 800b9f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9fc:	3a30      	subs	r2, #48	; 0x30
 800b9fe:	2a09      	cmp	r2, #9
 800ba00:	d903      	bls.n	800ba0a <_vfiprintf_r+0x1ee>
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d0c5      	beq.n	800b992 <_vfiprintf_r+0x176>
 800ba06:	9105      	str	r1, [sp, #20]
 800ba08:	e7c3      	b.n	800b992 <_vfiprintf_r+0x176>
 800ba0a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba0e:	4604      	mov	r4, r0
 800ba10:	2301      	movs	r3, #1
 800ba12:	e7f0      	b.n	800b9f6 <_vfiprintf_r+0x1da>
 800ba14:	ab03      	add	r3, sp, #12
 800ba16:	9300      	str	r3, [sp, #0]
 800ba18:	462a      	mov	r2, r5
 800ba1a:	4b16      	ldr	r3, [pc, #88]	; (800ba74 <_vfiprintf_r+0x258>)
 800ba1c:	a904      	add	r1, sp, #16
 800ba1e:	4630      	mov	r0, r6
 800ba20:	f7fd fdc4 	bl	80095ac <_printf_float>
 800ba24:	4607      	mov	r7, r0
 800ba26:	1c78      	adds	r0, r7, #1
 800ba28:	d1d6      	bne.n	800b9d8 <_vfiprintf_r+0x1bc>
 800ba2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba2c:	07d9      	lsls	r1, r3, #31
 800ba2e:	d405      	bmi.n	800ba3c <_vfiprintf_r+0x220>
 800ba30:	89ab      	ldrh	r3, [r5, #12]
 800ba32:	059a      	lsls	r2, r3, #22
 800ba34:	d402      	bmi.n	800ba3c <_vfiprintf_r+0x220>
 800ba36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba38:	f000 faaf 	bl	800bf9a <__retarget_lock_release_recursive>
 800ba3c:	89ab      	ldrh	r3, [r5, #12]
 800ba3e:	065b      	lsls	r3, r3, #25
 800ba40:	f53f af12 	bmi.w	800b868 <_vfiprintf_r+0x4c>
 800ba44:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba46:	e711      	b.n	800b86c <_vfiprintf_r+0x50>
 800ba48:	ab03      	add	r3, sp, #12
 800ba4a:	9300      	str	r3, [sp, #0]
 800ba4c:	462a      	mov	r2, r5
 800ba4e:	4b09      	ldr	r3, [pc, #36]	; (800ba74 <_vfiprintf_r+0x258>)
 800ba50:	a904      	add	r1, sp, #16
 800ba52:	4630      	mov	r0, r6
 800ba54:	f7fe f84e 	bl	8009af4 <_printf_i>
 800ba58:	e7e4      	b.n	800ba24 <_vfiprintf_r+0x208>
 800ba5a:	bf00      	nop
 800ba5c:	080247ac 	.word	0x080247ac
 800ba60:	080247cc 	.word	0x080247cc
 800ba64:	0802478c 	.word	0x0802478c
 800ba68:	08024634 	.word	0x08024634
 800ba6c:	0802463e 	.word	0x0802463e
 800ba70:	080095ad 	.word	0x080095ad
 800ba74:	0800b7f9 	.word	0x0800b7f9
 800ba78:	0802463a 	.word	0x0802463a

0800ba7c <__swbuf_r>:
 800ba7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba7e:	460e      	mov	r6, r1
 800ba80:	4614      	mov	r4, r2
 800ba82:	4605      	mov	r5, r0
 800ba84:	b118      	cbz	r0, 800ba8e <__swbuf_r+0x12>
 800ba86:	6983      	ldr	r3, [r0, #24]
 800ba88:	b90b      	cbnz	r3, 800ba8e <__swbuf_r+0x12>
 800ba8a:	f000 f9e7 	bl	800be5c <__sinit>
 800ba8e:	4b21      	ldr	r3, [pc, #132]	; (800bb14 <__swbuf_r+0x98>)
 800ba90:	429c      	cmp	r4, r3
 800ba92:	d12b      	bne.n	800baec <__swbuf_r+0x70>
 800ba94:	686c      	ldr	r4, [r5, #4]
 800ba96:	69a3      	ldr	r3, [r4, #24]
 800ba98:	60a3      	str	r3, [r4, #8]
 800ba9a:	89a3      	ldrh	r3, [r4, #12]
 800ba9c:	071a      	lsls	r2, r3, #28
 800ba9e:	d52f      	bpl.n	800bb00 <__swbuf_r+0x84>
 800baa0:	6923      	ldr	r3, [r4, #16]
 800baa2:	b36b      	cbz	r3, 800bb00 <__swbuf_r+0x84>
 800baa4:	6923      	ldr	r3, [r4, #16]
 800baa6:	6820      	ldr	r0, [r4, #0]
 800baa8:	1ac0      	subs	r0, r0, r3
 800baaa:	6963      	ldr	r3, [r4, #20]
 800baac:	b2f6      	uxtb	r6, r6
 800baae:	4283      	cmp	r3, r0
 800bab0:	4637      	mov	r7, r6
 800bab2:	dc04      	bgt.n	800babe <__swbuf_r+0x42>
 800bab4:	4621      	mov	r1, r4
 800bab6:	4628      	mov	r0, r5
 800bab8:	f000 f93c 	bl	800bd34 <_fflush_r>
 800babc:	bb30      	cbnz	r0, 800bb0c <__swbuf_r+0x90>
 800babe:	68a3      	ldr	r3, [r4, #8]
 800bac0:	3b01      	subs	r3, #1
 800bac2:	60a3      	str	r3, [r4, #8]
 800bac4:	6823      	ldr	r3, [r4, #0]
 800bac6:	1c5a      	adds	r2, r3, #1
 800bac8:	6022      	str	r2, [r4, #0]
 800baca:	701e      	strb	r6, [r3, #0]
 800bacc:	6963      	ldr	r3, [r4, #20]
 800bace:	3001      	adds	r0, #1
 800bad0:	4283      	cmp	r3, r0
 800bad2:	d004      	beq.n	800bade <__swbuf_r+0x62>
 800bad4:	89a3      	ldrh	r3, [r4, #12]
 800bad6:	07db      	lsls	r3, r3, #31
 800bad8:	d506      	bpl.n	800bae8 <__swbuf_r+0x6c>
 800bada:	2e0a      	cmp	r6, #10
 800badc:	d104      	bne.n	800bae8 <__swbuf_r+0x6c>
 800bade:	4621      	mov	r1, r4
 800bae0:	4628      	mov	r0, r5
 800bae2:	f000 f927 	bl	800bd34 <_fflush_r>
 800bae6:	b988      	cbnz	r0, 800bb0c <__swbuf_r+0x90>
 800bae8:	4638      	mov	r0, r7
 800baea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800baec:	4b0a      	ldr	r3, [pc, #40]	; (800bb18 <__swbuf_r+0x9c>)
 800baee:	429c      	cmp	r4, r3
 800baf0:	d101      	bne.n	800baf6 <__swbuf_r+0x7a>
 800baf2:	68ac      	ldr	r4, [r5, #8]
 800baf4:	e7cf      	b.n	800ba96 <__swbuf_r+0x1a>
 800baf6:	4b09      	ldr	r3, [pc, #36]	; (800bb1c <__swbuf_r+0xa0>)
 800baf8:	429c      	cmp	r4, r3
 800bafa:	bf08      	it	eq
 800bafc:	68ec      	ldreq	r4, [r5, #12]
 800bafe:	e7ca      	b.n	800ba96 <__swbuf_r+0x1a>
 800bb00:	4621      	mov	r1, r4
 800bb02:	4628      	mov	r0, r5
 800bb04:	f000 f81a 	bl	800bb3c <__swsetup_r>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	d0cb      	beq.n	800baa4 <__swbuf_r+0x28>
 800bb0c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bb10:	e7ea      	b.n	800bae8 <__swbuf_r+0x6c>
 800bb12:	bf00      	nop
 800bb14:	080247ac 	.word	0x080247ac
 800bb18:	080247cc 	.word	0x080247cc
 800bb1c:	0802478c 	.word	0x0802478c

0800bb20 <__ascii_wctomb>:
 800bb20:	b149      	cbz	r1, 800bb36 <__ascii_wctomb+0x16>
 800bb22:	2aff      	cmp	r2, #255	; 0xff
 800bb24:	bf85      	ittet	hi
 800bb26:	238a      	movhi	r3, #138	; 0x8a
 800bb28:	6003      	strhi	r3, [r0, #0]
 800bb2a:	700a      	strbls	r2, [r1, #0]
 800bb2c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800bb30:	bf98      	it	ls
 800bb32:	2001      	movls	r0, #1
 800bb34:	4770      	bx	lr
 800bb36:	4608      	mov	r0, r1
 800bb38:	4770      	bx	lr
	...

0800bb3c <__swsetup_r>:
 800bb3c:	4b32      	ldr	r3, [pc, #200]	; (800bc08 <__swsetup_r+0xcc>)
 800bb3e:	b570      	push	{r4, r5, r6, lr}
 800bb40:	681d      	ldr	r5, [r3, #0]
 800bb42:	4606      	mov	r6, r0
 800bb44:	460c      	mov	r4, r1
 800bb46:	b125      	cbz	r5, 800bb52 <__swsetup_r+0x16>
 800bb48:	69ab      	ldr	r3, [r5, #24]
 800bb4a:	b913      	cbnz	r3, 800bb52 <__swsetup_r+0x16>
 800bb4c:	4628      	mov	r0, r5
 800bb4e:	f000 f985 	bl	800be5c <__sinit>
 800bb52:	4b2e      	ldr	r3, [pc, #184]	; (800bc0c <__swsetup_r+0xd0>)
 800bb54:	429c      	cmp	r4, r3
 800bb56:	d10f      	bne.n	800bb78 <__swsetup_r+0x3c>
 800bb58:	686c      	ldr	r4, [r5, #4]
 800bb5a:	89a3      	ldrh	r3, [r4, #12]
 800bb5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb60:	0719      	lsls	r1, r3, #28
 800bb62:	d42c      	bmi.n	800bbbe <__swsetup_r+0x82>
 800bb64:	06dd      	lsls	r5, r3, #27
 800bb66:	d411      	bmi.n	800bb8c <__swsetup_r+0x50>
 800bb68:	2309      	movs	r3, #9
 800bb6a:	6033      	str	r3, [r6, #0]
 800bb6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bb70:	81a3      	strh	r3, [r4, #12]
 800bb72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb76:	e03e      	b.n	800bbf6 <__swsetup_r+0xba>
 800bb78:	4b25      	ldr	r3, [pc, #148]	; (800bc10 <__swsetup_r+0xd4>)
 800bb7a:	429c      	cmp	r4, r3
 800bb7c:	d101      	bne.n	800bb82 <__swsetup_r+0x46>
 800bb7e:	68ac      	ldr	r4, [r5, #8]
 800bb80:	e7eb      	b.n	800bb5a <__swsetup_r+0x1e>
 800bb82:	4b24      	ldr	r3, [pc, #144]	; (800bc14 <__swsetup_r+0xd8>)
 800bb84:	429c      	cmp	r4, r3
 800bb86:	bf08      	it	eq
 800bb88:	68ec      	ldreq	r4, [r5, #12]
 800bb8a:	e7e6      	b.n	800bb5a <__swsetup_r+0x1e>
 800bb8c:	0758      	lsls	r0, r3, #29
 800bb8e:	d512      	bpl.n	800bbb6 <__swsetup_r+0x7a>
 800bb90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb92:	b141      	cbz	r1, 800bba6 <__swsetup_r+0x6a>
 800bb94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb98:	4299      	cmp	r1, r3
 800bb9a:	d002      	beq.n	800bba2 <__swsetup_r+0x66>
 800bb9c:	4630      	mov	r0, r6
 800bb9e:	f7ff fb31 	bl	800b204 <_free_r>
 800bba2:	2300      	movs	r3, #0
 800bba4:	6363      	str	r3, [r4, #52]	; 0x34
 800bba6:	89a3      	ldrh	r3, [r4, #12]
 800bba8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bbac:	81a3      	strh	r3, [r4, #12]
 800bbae:	2300      	movs	r3, #0
 800bbb0:	6063      	str	r3, [r4, #4]
 800bbb2:	6923      	ldr	r3, [r4, #16]
 800bbb4:	6023      	str	r3, [r4, #0]
 800bbb6:	89a3      	ldrh	r3, [r4, #12]
 800bbb8:	f043 0308 	orr.w	r3, r3, #8
 800bbbc:	81a3      	strh	r3, [r4, #12]
 800bbbe:	6923      	ldr	r3, [r4, #16]
 800bbc0:	b94b      	cbnz	r3, 800bbd6 <__swsetup_r+0x9a>
 800bbc2:	89a3      	ldrh	r3, [r4, #12]
 800bbc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bbc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bbcc:	d003      	beq.n	800bbd6 <__swsetup_r+0x9a>
 800bbce:	4621      	mov	r1, r4
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	f000 fa09 	bl	800bfe8 <__smakebuf_r>
 800bbd6:	89a0      	ldrh	r0, [r4, #12]
 800bbd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bbdc:	f010 0301 	ands.w	r3, r0, #1
 800bbe0:	d00a      	beq.n	800bbf8 <__swsetup_r+0xbc>
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	60a3      	str	r3, [r4, #8]
 800bbe6:	6963      	ldr	r3, [r4, #20]
 800bbe8:	425b      	negs	r3, r3
 800bbea:	61a3      	str	r3, [r4, #24]
 800bbec:	6923      	ldr	r3, [r4, #16]
 800bbee:	b943      	cbnz	r3, 800bc02 <__swsetup_r+0xc6>
 800bbf0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bbf4:	d1ba      	bne.n	800bb6c <__swsetup_r+0x30>
 800bbf6:	bd70      	pop	{r4, r5, r6, pc}
 800bbf8:	0781      	lsls	r1, r0, #30
 800bbfa:	bf58      	it	pl
 800bbfc:	6963      	ldrpl	r3, [r4, #20]
 800bbfe:	60a3      	str	r3, [r4, #8]
 800bc00:	e7f4      	b.n	800bbec <__swsetup_r+0xb0>
 800bc02:	2000      	movs	r0, #0
 800bc04:	e7f7      	b.n	800bbf6 <__swsetup_r+0xba>
 800bc06:	bf00      	nop
 800bc08:	200000cc 	.word	0x200000cc
 800bc0c:	080247ac 	.word	0x080247ac
 800bc10:	080247cc 	.word	0x080247cc
 800bc14:	0802478c 	.word	0x0802478c

0800bc18 <abort>:
 800bc18:	b508      	push	{r3, lr}
 800bc1a:	2006      	movs	r0, #6
 800bc1c:	f000 fa54 	bl	800c0c8 <raise>
 800bc20:	2001      	movs	r0, #1
 800bc22:	f000 fbb3 	bl	800c38c <_exit>
	...

0800bc28 <__sflush_r>:
 800bc28:	898a      	ldrh	r2, [r1, #12]
 800bc2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc2e:	4605      	mov	r5, r0
 800bc30:	0710      	lsls	r0, r2, #28
 800bc32:	460c      	mov	r4, r1
 800bc34:	d458      	bmi.n	800bce8 <__sflush_r+0xc0>
 800bc36:	684b      	ldr	r3, [r1, #4]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	dc05      	bgt.n	800bc48 <__sflush_r+0x20>
 800bc3c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	dc02      	bgt.n	800bc48 <__sflush_r+0x20>
 800bc42:	2000      	movs	r0, #0
 800bc44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc4a:	2e00      	cmp	r6, #0
 800bc4c:	d0f9      	beq.n	800bc42 <__sflush_r+0x1a>
 800bc4e:	2300      	movs	r3, #0
 800bc50:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bc54:	682f      	ldr	r7, [r5, #0]
 800bc56:	602b      	str	r3, [r5, #0]
 800bc58:	d032      	beq.n	800bcc0 <__sflush_r+0x98>
 800bc5a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bc5c:	89a3      	ldrh	r3, [r4, #12]
 800bc5e:	075a      	lsls	r2, r3, #29
 800bc60:	d505      	bpl.n	800bc6e <__sflush_r+0x46>
 800bc62:	6863      	ldr	r3, [r4, #4]
 800bc64:	1ac0      	subs	r0, r0, r3
 800bc66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bc68:	b10b      	cbz	r3, 800bc6e <__sflush_r+0x46>
 800bc6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bc6c:	1ac0      	subs	r0, r0, r3
 800bc6e:	2300      	movs	r3, #0
 800bc70:	4602      	mov	r2, r0
 800bc72:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc74:	6a21      	ldr	r1, [r4, #32]
 800bc76:	4628      	mov	r0, r5
 800bc78:	47b0      	blx	r6
 800bc7a:	1c43      	adds	r3, r0, #1
 800bc7c:	89a3      	ldrh	r3, [r4, #12]
 800bc7e:	d106      	bne.n	800bc8e <__sflush_r+0x66>
 800bc80:	6829      	ldr	r1, [r5, #0]
 800bc82:	291d      	cmp	r1, #29
 800bc84:	d82c      	bhi.n	800bce0 <__sflush_r+0xb8>
 800bc86:	4a2a      	ldr	r2, [pc, #168]	; (800bd30 <__sflush_r+0x108>)
 800bc88:	40ca      	lsrs	r2, r1
 800bc8a:	07d6      	lsls	r6, r2, #31
 800bc8c:	d528      	bpl.n	800bce0 <__sflush_r+0xb8>
 800bc8e:	2200      	movs	r2, #0
 800bc90:	6062      	str	r2, [r4, #4]
 800bc92:	04d9      	lsls	r1, r3, #19
 800bc94:	6922      	ldr	r2, [r4, #16]
 800bc96:	6022      	str	r2, [r4, #0]
 800bc98:	d504      	bpl.n	800bca4 <__sflush_r+0x7c>
 800bc9a:	1c42      	adds	r2, r0, #1
 800bc9c:	d101      	bne.n	800bca2 <__sflush_r+0x7a>
 800bc9e:	682b      	ldr	r3, [r5, #0]
 800bca0:	b903      	cbnz	r3, 800bca4 <__sflush_r+0x7c>
 800bca2:	6560      	str	r0, [r4, #84]	; 0x54
 800bca4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bca6:	602f      	str	r7, [r5, #0]
 800bca8:	2900      	cmp	r1, #0
 800bcaa:	d0ca      	beq.n	800bc42 <__sflush_r+0x1a>
 800bcac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bcb0:	4299      	cmp	r1, r3
 800bcb2:	d002      	beq.n	800bcba <__sflush_r+0x92>
 800bcb4:	4628      	mov	r0, r5
 800bcb6:	f7ff faa5 	bl	800b204 <_free_r>
 800bcba:	2000      	movs	r0, #0
 800bcbc:	6360      	str	r0, [r4, #52]	; 0x34
 800bcbe:	e7c1      	b.n	800bc44 <__sflush_r+0x1c>
 800bcc0:	6a21      	ldr	r1, [r4, #32]
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	4628      	mov	r0, r5
 800bcc6:	47b0      	blx	r6
 800bcc8:	1c41      	adds	r1, r0, #1
 800bcca:	d1c7      	bne.n	800bc5c <__sflush_r+0x34>
 800bccc:	682b      	ldr	r3, [r5, #0]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d0c4      	beq.n	800bc5c <__sflush_r+0x34>
 800bcd2:	2b1d      	cmp	r3, #29
 800bcd4:	d001      	beq.n	800bcda <__sflush_r+0xb2>
 800bcd6:	2b16      	cmp	r3, #22
 800bcd8:	d101      	bne.n	800bcde <__sflush_r+0xb6>
 800bcda:	602f      	str	r7, [r5, #0]
 800bcdc:	e7b1      	b.n	800bc42 <__sflush_r+0x1a>
 800bcde:	89a3      	ldrh	r3, [r4, #12]
 800bce0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bce4:	81a3      	strh	r3, [r4, #12]
 800bce6:	e7ad      	b.n	800bc44 <__sflush_r+0x1c>
 800bce8:	690f      	ldr	r7, [r1, #16]
 800bcea:	2f00      	cmp	r7, #0
 800bcec:	d0a9      	beq.n	800bc42 <__sflush_r+0x1a>
 800bcee:	0793      	lsls	r3, r2, #30
 800bcf0:	680e      	ldr	r6, [r1, #0]
 800bcf2:	bf08      	it	eq
 800bcf4:	694b      	ldreq	r3, [r1, #20]
 800bcf6:	600f      	str	r7, [r1, #0]
 800bcf8:	bf18      	it	ne
 800bcfa:	2300      	movne	r3, #0
 800bcfc:	eba6 0807 	sub.w	r8, r6, r7
 800bd00:	608b      	str	r3, [r1, #8]
 800bd02:	f1b8 0f00 	cmp.w	r8, #0
 800bd06:	dd9c      	ble.n	800bc42 <__sflush_r+0x1a>
 800bd08:	6a21      	ldr	r1, [r4, #32]
 800bd0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bd0c:	4643      	mov	r3, r8
 800bd0e:	463a      	mov	r2, r7
 800bd10:	4628      	mov	r0, r5
 800bd12:	47b0      	blx	r6
 800bd14:	2800      	cmp	r0, #0
 800bd16:	dc06      	bgt.n	800bd26 <__sflush_r+0xfe>
 800bd18:	89a3      	ldrh	r3, [r4, #12]
 800bd1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd1e:	81a3      	strh	r3, [r4, #12]
 800bd20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd24:	e78e      	b.n	800bc44 <__sflush_r+0x1c>
 800bd26:	4407      	add	r7, r0
 800bd28:	eba8 0800 	sub.w	r8, r8, r0
 800bd2c:	e7e9      	b.n	800bd02 <__sflush_r+0xda>
 800bd2e:	bf00      	nop
 800bd30:	20400001 	.word	0x20400001

0800bd34 <_fflush_r>:
 800bd34:	b538      	push	{r3, r4, r5, lr}
 800bd36:	690b      	ldr	r3, [r1, #16]
 800bd38:	4605      	mov	r5, r0
 800bd3a:	460c      	mov	r4, r1
 800bd3c:	b913      	cbnz	r3, 800bd44 <_fflush_r+0x10>
 800bd3e:	2500      	movs	r5, #0
 800bd40:	4628      	mov	r0, r5
 800bd42:	bd38      	pop	{r3, r4, r5, pc}
 800bd44:	b118      	cbz	r0, 800bd4e <_fflush_r+0x1a>
 800bd46:	6983      	ldr	r3, [r0, #24]
 800bd48:	b90b      	cbnz	r3, 800bd4e <_fflush_r+0x1a>
 800bd4a:	f000 f887 	bl	800be5c <__sinit>
 800bd4e:	4b14      	ldr	r3, [pc, #80]	; (800bda0 <_fflush_r+0x6c>)
 800bd50:	429c      	cmp	r4, r3
 800bd52:	d11b      	bne.n	800bd8c <_fflush_r+0x58>
 800bd54:	686c      	ldr	r4, [r5, #4]
 800bd56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d0ef      	beq.n	800bd3e <_fflush_r+0xa>
 800bd5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bd60:	07d0      	lsls	r0, r2, #31
 800bd62:	d404      	bmi.n	800bd6e <_fflush_r+0x3a>
 800bd64:	0599      	lsls	r1, r3, #22
 800bd66:	d402      	bmi.n	800bd6e <_fflush_r+0x3a>
 800bd68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd6a:	f000 f915 	bl	800bf98 <__retarget_lock_acquire_recursive>
 800bd6e:	4628      	mov	r0, r5
 800bd70:	4621      	mov	r1, r4
 800bd72:	f7ff ff59 	bl	800bc28 <__sflush_r>
 800bd76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd78:	07da      	lsls	r2, r3, #31
 800bd7a:	4605      	mov	r5, r0
 800bd7c:	d4e0      	bmi.n	800bd40 <_fflush_r+0xc>
 800bd7e:	89a3      	ldrh	r3, [r4, #12]
 800bd80:	059b      	lsls	r3, r3, #22
 800bd82:	d4dd      	bmi.n	800bd40 <_fflush_r+0xc>
 800bd84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd86:	f000 f908 	bl	800bf9a <__retarget_lock_release_recursive>
 800bd8a:	e7d9      	b.n	800bd40 <_fflush_r+0xc>
 800bd8c:	4b05      	ldr	r3, [pc, #20]	; (800bda4 <_fflush_r+0x70>)
 800bd8e:	429c      	cmp	r4, r3
 800bd90:	d101      	bne.n	800bd96 <_fflush_r+0x62>
 800bd92:	68ac      	ldr	r4, [r5, #8]
 800bd94:	e7df      	b.n	800bd56 <_fflush_r+0x22>
 800bd96:	4b04      	ldr	r3, [pc, #16]	; (800bda8 <_fflush_r+0x74>)
 800bd98:	429c      	cmp	r4, r3
 800bd9a:	bf08      	it	eq
 800bd9c:	68ec      	ldreq	r4, [r5, #12]
 800bd9e:	e7da      	b.n	800bd56 <_fflush_r+0x22>
 800bda0:	080247ac 	.word	0x080247ac
 800bda4:	080247cc 	.word	0x080247cc
 800bda8:	0802478c 	.word	0x0802478c

0800bdac <std>:
 800bdac:	2300      	movs	r3, #0
 800bdae:	b510      	push	{r4, lr}
 800bdb0:	4604      	mov	r4, r0
 800bdb2:	e9c0 3300 	strd	r3, r3, [r0]
 800bdb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bdba:	6083      	str	r3, [r0, #8]
 800bdbc:	8181      	strh	r1, [r0, #12]
 800bdbe:	6643      	str	r3, [r0, #100]	; 0x64
 800bdc0:	81c2      	strh	r2, [r0, #14]
 800bdc2:	6183      	str	r3, [r0, #24]
 800bdc4:	4619      	mov	r1, r3
 800bdc6:	2208      	movs	r2, #8
 800bdc8:	305c      	adds	r0, #92	; 0x5c
 800bdca:	f7fd fb47 	bl	800945c <memset>
 800bdce:	4b05      	ldr	r3, [pc, #20]	; (800bde4 <std+0x38>)
 800bdd0:	6263      	str	r3, [r4, #36]	; 0x24
 800bdd2:	4b05      	ldr	r3, [pc, #20]	; (800bde8 <std+0x3c>)
 800bdd4:	62a3      	str	r3, [r4, #40]	; 0x28
 800bdd6:	4b05      	ldr	r3, [pc, #20]	; (800bdec <std+0x40>)
 800bdd8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bdda:	4b05      	ldr	r3, [pc, #20]	; (800bdf0 <std+0x44>)
 800bddc:	6224      	str	r4, [r4, #32]
 800bdde:	6323      	str	r3, [r4, #48]	; 0x30
 800bde0:	bd10      	pop	{r4, pc}
 800bde2:	bf00      	nop
 800bde4:	0800c101 	.word	0x0800c101
 800bde8:	0800c123 	.word	0x0800c123
 800bdec:	0800c15b 	.word	0x0800c15b
 800bdf0:	0800c17f 	.word	0x0800c17f

0800bdf4 <_cleanup_r>:
 800bdf4:	4901      	ldr	r1, [pc, #4]	; (800bdfc <_cleanup_r+0x8>)
 800bdf6:	f000 b8af 	b.w	800bf58 <_fwalk_reent>
 800bdfa:	bf00      	nop
 800bdfc:	0800bd35 	.word	0x0800bd35

0800be00 <__sfmoreglue>:
 800be00:	b570      	push	{r4, r5, r6, lr}
 800be02:	2268      	movs	r2, #104	; 0x68
 800be04:	1e4d      	subs	r5, r1, #1
 800be06:	4355      	muls	r5, r2
 800be08:	460e      	mov	r6, r1
 800be0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800be0e:	f7ff fa65 	bl	800b2dc <_malloc_r>
 800be12:	4604      	mov	r4, r0
 800be14:	b140      	cbz	r0, 800be28 <__sfmoreglue+0x28>
 800be16:	2100      	movs	r1, #0
 800be18:	e9c0 1600 	strd	r1, r6, [r0]
 800be1c:	300c      	adds	r0, #12
 800be1e:	60a0      	str	r0, [r4, #8]
 800be20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800be24:	f7fd fb1a 	bl	800945c <memset>
 800be28:	4620      	mov	r0, r4
 800be2a:	bd70      	pop	{r4, r5, r6, pc}

0800be2c <__sfp_lock_acquire>:
 800be2c:	4801      	ldr	r0, [pc, #4]	; (800be34 <__sfp_lock_acquire+0x8>)
 800be2e:	f000 b8b3 	b.w	800bf98 <__retarget_lock_acquire_recursive>
 800be32:	bf00      	nop
 800be34:	20000ab5 	.word	0x20000ab5

0800be38 <__sfp_lock_release>:
 800be38:	4801      	ldr	r0, [pc, #4]	; (800be40 <__sfp_lock_release+0x8>)
 800be3a:	f000 b8ae 	b.w	800bf9a <__retarget_lock_release_recursive>
 800be3e:	bf00      	nop
 800be40:	20000ab5 	.word	0x20000ab5

0800be44 <__sinit_lock_acquire>:
 800be44:	4801      	ldr	r0, [pc, #4]	; (800be4c <__sinit_lock_acquire+0x8>)
 800be46:	f000 b8a7 	b.w	800bf98 <__retarget_lock_acquire_recursive>
 800be4a:	bf00      	nop
 800be4c:	20000ab6 	.word	0x20000ab6

0800be50 <__sinit_lock_release>:
 800be50:	4801      	ldr	r0, [pc, #4]	; (800be58 <__sinit_lock_release+0x8>)
 800be52:	f000 b8a2 	b.w	800bf9a <__retarget_lock_release_recursive>
 800be56:	bf00      	nop
 800be58:	20000ab6 	.word	0x20000ab6

0800be5c <__sinit>:
 800be5c:	b510      	push	{r4, lr}
 800be5e:	4604      	mov	r4, r0
 800be60:	f7ff fff0 	bl	800be44 <__sinit_lock_acquire>
 800be64:	69a3      	ldr	r3, [r4, #24]
 800be66:	b11b      	cbz	r3, 800be70 <__sinit+0x14>
 800be68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be6c:	f7ff bff0 	b.w	800be50 <__sinit_lock_release>
 800be70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800be74:	6523      	str	r3, [r4, #80]	; 0x50
 800be76:	4b13      	ldr	r3, [pc, #76]	; (800bec4 <__sinit+0x68>)
 800be78:	4a13      	ldr	r2, [pc, #76]	; (800bec8 <__sinit+0x6c>)
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	62a2      	str	r2, [r4, #40]	; 0x28
 800be7e:	42a3      	cmp	r3, r4
 800be80:	bf04      	itt	eq
 800be82:	2301      	moveq	r3, #1
 800be84:	61a3      	streq	r3, [r4, #24]
 800be86:	4620      	mov	r0, r4
 800be88:	f000 f820 	bl	800becc <__sfp>
 800be8c:	6060      	str	r0, [r4, #4]
 800be8e:	4620      	mov	r0, r4
 800be90:	f000 f81c 	bl	800becc <__sfp>
 800be94:	60a0      	str	r0, [r4, #8]
 800be96:	4620      	mov	r0, r4
 800be98:	f000 f818 	bl	800becc <__sfp>
 800be9c:	2200      	movs	r2, #0
 800be9e:	60e0      	str	r0, [r4, #12]
 800bea0:	2104      	movs	r1, #4
 800bea2:	6860      	ldr	r0, [r4, #4]
 800bea4:	f7ff ff82 	bl	800bdac <std>
 800bea8:	68a0      	ldr	r0, [r4, #8]
 800beaa:	2201      	movs	r2, #1
 800beac:	2109      	movs	r1, #9
 800beae:	f7ff ff7d 	bl	800bdac <std>
 800beb2:	68e0      	ldr	r0, [r4, #12]
 800beb4:	2202      	movs	r2, #2
 800beb6:	2112      	movs	r1, #18
 800beb8:	f7ff ff78 	bl	800bdac <std>
 800bebc:	2301      	movs	r3, #1
 800bebe:	61a3      	str	r3, [r4, #24]
 800bec0:	e7d2      	b.n	800be68 <__sinit+0xc>
 800bec2:	bf00      	nop
 800bec4:	08024414 	.word	0x08024414
 800bec8:	0800bdf5 	.word	0x0800bdf5

0800becc <__sfp>:
 800becc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bece:	4607      	mov	r7, r0
 800bed0:	f7ff ffac 	bl	800be2c <__sfp_lock_acquire>
 800bed4:	4b1e      	ldr	r3, [pc, #120]	; (800bf50 <__sfp+0x84>)
 800bed6:	681e      	ldr	r6, [r3, #0]
 800bed8:	69b3      	ldr	r3, [r6, #24]
 800beda:	b913      	cbnz	r3, 800bee2 <__sfp+0x16>
 800bedc:	4630      	mov	r0, r6
 800bede:	f7ff ffbd 	bl	800be5c <__sinit>
 800bee2:	3648      	adds	r6, #72	; 0x48
 800bee4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bee8:	3b01      	subs	r3, #1
 800beea:	d503      	bpl.n	800bef4 <__sfp+0x28>
 800beec:	6833      	ldr	r3, [r6, #0]
 800beee:	b30b      	cbz	r3, 800bf34 <__sfp+0x68>
 800bef0:	6836      	ldr	r6, [r6, #0]
 800bef2:	e7f7      	b.n	800bee4 <__sfp+0x18>
 800bef4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bef8:	b9d5      	cbnz	r5, 800bf30 <__sfp+0x64>
 800befa:	4b16      	ldr	r3, [pc, #88]	; (800bf54 <__sfp+0x88>)
 800befc:	60e3      	str	r3, [r4, #12]
 800befe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bf02:	6665      	str	r5, [r4, #100]	; 0x64
 800bf04:	f000 f847 	bl	800bf96 <__retarget_lock_init_recursive>
 800bf08:	f7ff ff96 	bl	800be38 <__sfp_lock_release>
 800bf0c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bf10:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bf14:	6025      	str	r5, [r4, #0]
 800bf16:	61a5      	str	r5, [r4, #24]
 800bf18:	2208      	movs	r2, #8
 800bf1a:	4629      	mov	r1, r5
 800bf1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bf20:	f7fd fa9c 	bl	800945c <memset>
 800bf24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bf28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bf2c:	4620      	mov	r0, r4
 800bf2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf30:	3468      	adds	r4, #104	; 0x68
 800bf32:	e7d9      	b.n	800bee8 <__sfp+0x1c>
 800bf34:	2104      	movs	r1, #4
 800bf36:	4638      	mov	r0, r7
 800bf38:	f7ff ff62 	bl	800be00 <__sfmoreglue>
 800bf3c:	4604      	mov	r4, r0
 800bf3e:	6030      	str	r0, [r6, #0]
 800bf40:	2800      	cmp	r0, #0
 800bf42:	d1d5      	bne.n	800bef0 <__sfp+0x24>
 800bf44:	f7ff ff78 	bl	800be38 <__sfp_lock_release>
 800bf48:	230c      	movs	r3, #12
 800bf4a:	603b      	str	r3, [r7, #0]
 800bf4c:	e7ee      	b.n	800bf2c <__sfp+0x60>
 800bf4e:	bf00      	nop
 800bf50:	08024414 	.word	0x08024414
 800bf54:	ffff0001 	.word	0xffff0001

0800bf58 <_fwalk_reent>:
 800bf58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf5c:	4606      	mov	r6, r0
 800bf5e:	4688      	mov	r8, r1
 800bf60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bf64:	2700      	movs	r7, #0
 800bf66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bf6a:	f1b9 0901 	subs.w	r9, r9, #1
 800bf6e:	d505      	bpl.n	800bf7c <_fwalk_reent+0x24>
 800bf70:	6824      	ldr	r4, [r4, #0]
 800bf72:	2c00      	cmp	r4, #0
 800bf74:	d1f7      	bne.n	800bf66 <_fwalk_reent+0xe>
 800bf76:	4638      	mov	r0, r7
 800bf78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf7c:	89ab      	ldrh	r3, [r5, #12]
 800bf7e:	2b01      	cmp	r3, #1
 800bf80:	d907      	bls.n	800bf92 <_fwalk_reent+0x3a>
 800bf82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bf86:	3301      	adds	r3, #1
 800bf88:	d003      	beq.n	800bf92 <_fwalk_reent+0x3a>
 800bf8a:	4629      	mov	r1, r5
 800bf8c:	4630      	mov	r0, r6
 800bf8e:	47c0      	blx	r8
 800bf90:	4307      	orrs	r7, r0
 800bf92:	3568      	adds	r5, #104	; 0x68
 800bf94:	e7e9      	b.n	800bf6a <_fwalk_reent+0x12>

0800bf96 <__retarget_lock_init_recursive>:
 800bf96:	4770      	bx	lr

0800bf98 <__retarget_lock_acquire_recursive>:
 800bf98:	4770      	bx	lr

0800bf9a <__retarget_lock_release_recursive>:
 800bf9a:	4770      	bx	lr

0800bf9c <__swhatbuf_r>:
 800bf9c:	b570      	push	{r4, r5, r6, lr}
 800bf9e:	460e      	mov	r6, r1
 800bfa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfa4:	2900      	cmp	r1, #0
 800bfa6:	b096      	sub	sp, #88	; 0x58
 800bfa8:	4614      	mov	r4, r2
 800bfaa:	461d      	mov	r5, r3
 800bfac:	da08      	bge.n	800bfc0 <__swhatbuf_r+0x24>
 800bfae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	602a      	str	r2, [r5, #0]
 800bfb6:	061a      	lsls	r2, r3, #24
 800bfb8:	d410      	bmi.n	800bfdc <__swhatbuf_r+0x40>
 800bfba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bfbe:	e00e      	b.n	800bfde <__swhatbuf_r+0x42>
 800bfc0:	466a      	mov	r2, sp
 800bfc2:	f000 f903 	bl	800c1cc <_fstat_r>
 800bfc6:	2800      	cmp	r0, #0
 800bfc8:	dbf1      	blt.n	800bfae <__swhatbuf_r+0x12>
 800bfca:	9a01      	ldr	r2, [sp, #4]
 800bfcc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bfd0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bfd4:	425a      	negs	r2, r3
 800bfd6:	415a      	adcs	r2, r3
 800bfd8:	602a      	str	r2, [r5, #0]
 800bfda:	e7ee      	b.n	800bfba <__swhatbuf_r+0x1e>
 800bfdc:	2340      	movs	r3, #64	; 0x40
 800bfde:	2000      	movs	r0, #0
 800bfe0:	6023      	str	r3, [r4, #0]
 800bfe2:	b016      	add	sp, #88	; 0x58
 800bfe4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bfe8 <__smakebuf_r>:
 800bfe8:	898b      	ldrh	r3, [r1, #12]
 800bfea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bfec:	079d      	lsls	r5, r3, #30
 800bfee:	4606      	mov	r6, r0
 800bff0:	460c      	mov	r4, r1
 800bff2:	d507      	bpl.n	800c004 <__smakebuf_r+0x1c>
 800bff4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bff8:	6023      	str	r3, [r4, #0]
 800bffa:	6123      	str	r3, [r4, #16]
 800bffc:	2301      	movs	r3, #1
 800bffe:	6163      	str	r3, [r4, #20]
 800c000:	b002      	add	sp, #8
 800c002:	bd70      	pop	{r4, r5, r6, pc}
 800c004:	ab01      	add	r3, sp, #4
 800c006:	466a      	mov	r2, sp
 800c008:	f7ff ffc8 	bl	800bf9c <__swhatbuf_r>
 800c00c:	9900      	ldr	r1, [sp, #0]
 800c00e:	4605      	mov	r5, r0
 800c010:	4630      	mov	r0, r6
 800c012:	f7ff f963 	bl	800b2dc <_malloc_r>
 800c016:	b948      	cbnz	r0, 800c02c <__smakebuf_r+0x44>
 800c018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c01c:	059a      	lsls	r2, r3, #22
 800c01e:	d4ef      	bmi.n	800c000 <__smakebuf_r+0x18>
 800c020:	f023 0303 	bic.w	r3, r3, #3
 800c024:	f043 0302 	orr.w	r3, r3, #2
 800c028:	81a3      	strh	r3, [r4, #12]
 800c02a:	e7e3      	b.n	800bff4 <__smakebuf_r+0xc>
 800c02c:	4b0d      	ldr	r3, [pc, #52]	; (800c064 <__smakebuf_r+0x7c>)
 800c02e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c030:	89a3      	ldrh	r3, [r4, #12]
 800c032:	6020      	str	r0, [r4, #0]
 800c034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c038:	81a3      	strh	r3, [r4, #12]
 800c03a:	9b00      	ldr	r3, [sp, #0]
 800c03c:	6163      	str	r3, [r4, #20]
 800c03e:	9b01      	ldr	r3, [sp, #4]
 800c040:	6120      	str	r0, [r4, #16]
 800c042:	b15b      	cbz	r3, 800c05c <__smakebuf_r+0x74>
 800c044:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c048:	4630      	mov	r0, r6
 800c04a:	f000 f8d1 	bl	800c1f0 <_isatty_r>
 800c04e:	b128      	cbz	r0, 800c05c <__smakebuf_r+0x74>
 800c050:	89a3      	ldrh	r3, [r4, #12]
 800c052:	f023 0303 	bic.w	r3, r3, #3
 800c056:	f043 0301 	orr.w	r3, r3, #1
 800c05a:	81a3      	strh	r3, [r4, #12]
 800c05c:	89a0      	ldrh	r0, [r4, #12]
 800c05e:	4305      	orrs	r5, r0
 800c060:	81a5      	strh	r5, [r4, #12]
 800c062:	e7cd      	b.n	800c000 <__smakebuf_r+0x18>
 800c064:	0800bdf5 	.word	0x0800bdf5

0800c068 <_malloc_usable_size_r>:
 800c068:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c06c:	1f18      	subs	r0, r3, #4
 800c06e:	2b00      	cmp	r3, #0
 800c070:	bfbc      	itt	lt
 800c072:	580b      	ldrlt	r3, [r1, r0]
 800c074:	18c0      	addlt	r0, r0, r3
 800c076:	4770      	bx	lr

0800c078 <_raise_r>:
 800c078:	291f      	cmp	r1, #31
 800c07a:	b538      	push	{r3, r4, r5, lr}
 800c07c:	4604      	mov	r4, r0
 800c07e:	460d      	mov	r5, r1
 800c080:	d904      	bls.n	800c08c <_raise_r+0x14>
 800c082:	2316      	movs	r3, #22
 800c084:	6003      	str	r3, [r0, #0]
 800c086:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c08a:	bd38      	pop	{r3, r4, r5, pc}
 800c08c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c08e:	b112      	cbz	r2, 800c096 <_raise_r+0x1e>
 800c090:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c094:	b94b      	cbnz	r3, 800c0aa <_raise_r+0x32>
 800c096:	4620      	mov	r0, r4
 800c098:	f000 f830 	bl	800c0fc <_getpid_r>
 800c09c:	462a      	mov	r2, r5
 800c09e:	4601      	mov	r1, r0
 800c0a0:	4620      	mov	r0, r4
 800c0a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0a6:	f000 b817 	b.w	800c0d8 <_kill_r>
 800c0aa:	2b01      	cmp	r3, #1
 800c0ac:	d00a      	beq.n	800c0c4 <_raise_r+0x4c>
 800c0ae:	1c59      	adds	r1, r3, #1
 800c0b0:	d103      	bne.n	800c0ba <_raise_r+0x42>
 800c0b2:	2316      	movs	r3, #22
 800c0b4:	6003      	str	r3, [r0, #0]
 800c0b6:	2001      	movs	r0, #1
 800c0b8:	e7e7      	b.n	800c08a <_raise_r+0x12>
 800c0ba:	2400      	movs	r4, #0
 800c0bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c0c0:	4628      	mov	r0, r5
 800c0c2:	4798      	blx	r3
 800c0c4:	2000      	movs	r0, #0
 800c0c6:	e7e0      	b.n	800c08a <_raise_r+0x12>

0800c0c8 <raise>:
 800c0c8:	4b02      	ldr	r3, [pc, #8]	; (800c0d4 <raise+0xc>)
 800c0ca:	4601      	mov	r1, r0
 800c0cc:	6818      	ldr	r0, [r3, #0]
 800c0ce:	f7ff bfd3 	b.w	800c078 <_raise_r>
 800c0d2:	bf00      	nop
 800c0d4:	200000cc 	.word	0x200000cc

0800c0d8 <_kill_r>:
 800c0d8:	b538      	push	{r3, r4, r5, lr}
 800c0da:	4d07      	ldr	r5, [pc, #28]	; (800c0f8 <_kill_r+0x20>)
 800c0dc:	2300      	movs	r3, #0
 800c0de:	4604      	mov	r4, r0
 800c0e0:	4608      	mov	r0, r1
 800c0e2:	4611      	mov	r1, r2
 800c0e4:	602b      	str	r3, [r5, #0]
 800c0e6:	f000 f923 	bl	800c330 <_kill>
 800c0ea:	1c43      	adds	r3, r0, #1
 800c0ec:	d102      	bne.n	800c0f4 <_kill_r+0x1c>
 800c0ee:	682b      	ldr	r3, [r5, #0]
 800c0f0:	b103      	cbz	r3, 800c0f4 <_kill_r+0x1c>
 800c0f2:	6023      	str	r3, [r4, #0]
 800c0f4:	bd38      	pop	{r3, r4, r5, pc}
 800c0f6:	bf00      	nop
 800c0f8:	20000ab0 	.word	0x20000ab0

0800c0fc <_getpid_r>:
 800c0fc:	f000 b908 	b.w	800c310 <_getpid>

0800c100 <__sread>:
 800c100:	b510      	push	{r4, lr}
 800c102:	460c      	mov	r4, r1
 800c104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c108:	f000 f894 	bl	800c234 <_read_r>
 800c10c:	2800      	cmp	r0, #0
 800c10e:	bfab      	itete	ge
 800c110:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c112:	89a3      	ldrhlt	r3, [r4, #12]
 800c114:	181b      	addge	r3, r3, r0
 800c116:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c11a:	bfac      	ite	ge
 800c11c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c11e:	81a3      	strhlt	r3, [r4, #12]
 800c120:	bd10      	pop	{r4, pc}

0800c122 <__swrite>:
 800c122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c126:	461f      	mov	r7, r3
 800c128:	898b      	ldrh	r3, [r1, #12]
 800c12a:	05db      	lsls	r3, r3, #23
 800c12c:	4605      	mov	r5, r0
 800c12e:	460c      	mov	r4, r1
 800c130:	4616      	mov	r6, r2
 800c132:	d505      	bpl.n	800c140 <__swrite+0x1e>
 800c134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c138:	2302      	movs	r3, #2
 800c13a:	2200      	movs	r2, #0
 800c13c:	f000 f868 	bl	800c210 <_lseek_r>
 800c140:	89a3      	ldrh	r3, [r4, #12]
 800c142:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c146:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c14a:	81a3      	strh	r3, [r4, #12]
 800c14c:	4632      	mov	r2, r6
 800c14e:	463b      	mov	r3, r7
 800c150:	4628      	mov	r0, r5
 800c152:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c156:	f000 b817 	b.w	800c188 <_write_r>

0800c15a <__sseek>:
 800c15a:	b510      	push	{r4, lr}
 800c15c:	460c      	mov	r4, r1
 800c15e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c162:	f000 f855 	bl	800c210 <_lseek_r>
 800c166:	1c43      	adds	r3, r0, #1
 800c168:	89a3      	ldrh	r3, [r4, #12]
 800c16a:	bf15      	itete	ne
 800c16c:	6560      	strne	r0, [r4, #84]	; 0x54
 800c16e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c172:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c176:	81a3      	strheq	r3, [r4, #12]
 800c178:	bf18      	it	ne
 800c17a:	81a3      	strhne	r3, [r4, #12]
 800c17c:	bd10      	pop	{r4, pc}

0800c17e <__sclose>:
 800c17e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c182:	f000 b813 	b.w	800c1ac <_close_r>
	...

0800c188 <_write_r>:
 800c188:	b538      	push	{r3, r4, r5, lr}
 800c18a:	4d07      	ldr	r5, [pc, #28]	; (800c1a8 <_write_r+0x20>)
 800c18c:	4604      	mov	r4, r0
 800c18e:	4608      	mov	r0, r1
 800c190:	4611      	mov	r1, r2
 800c192:	2200      	movs	r2, #0
 800c194:	602a      	str	r2, [r5, #0]
 800c196:	461a      	mov	r2, r3
 800c198:	f000 f8f0 	bl	800c37c <_write>
 800c19c:	1c43      	adds	r3, r0, #1
 800c19e:	d102      	bne.n	800c1a6 <_write_r+0x1e>
 800c1a0:	682b      	ldr	r3, [r5, #0]
 800c1a2:	b103      	cbz	r3, 800c1a6 <_write_r+0x1e>
 800c1a4:	6023      	str	r3, [r4, #0]
 800c1a6:	bd38      	pop	{r3, r4, r5, pc}
 800c1a8:	20000ab0 	.word	0x20000ab0

0800c1ac <_close_r>:
 800c1ac:	b538      	push	{r3, r4, r5, lr}
 800c1ae:	4d06      	ldr	r5, [pc, #24]	; (800c1c8 <_close_r+0x1c>)
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	4604      	mov	r4, r0
 800c1b4:	4608      	mov	r0, r1
 800c1b6:	602b      	str	r3, [r5, #0]
 800c1b8:	f000 f89a 	bl	800c2f0 <_close>
 800c1bc:	1c43      	adds	r3, r0, #1
 800c1be:	d102      	bne.n	800c1c6 <_close_r+0x1a>
 800c1c0:	682b      	ldr	r3, [r5, #0]
 800c1c2:	b103      	cbz	r3, 800c1c6 <_close_r+0x1a>
 800c1c4:	6023      	str	r3, [r4, #0]
 800c1c6:	bd38      	pop	{r3, r4, r5, pc}
 800c1c8:	20000ab0 	.word	0x20000ab0

0800c1cc <_fstat_r>:
 800c1cc:	b538      	push	{r3, r4, r5, lr}
 800c1ce:	4d07      	ldr	r5, [pc, #28]	; (800c1ec <_fstat_r+0x20>)
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	4604      	mov	r4, r0
 800c1d4:	4608      	mov	r0, r1
 800c1d6:	4611      	mov	r1, r2
 800c1d8:	602b      	str	r3, [r5, #0]
 800c1da:	f000 f891 	bl	800c300 <_fstat>
 800c1de:	1c43      	adds	r3, r0, #1
 800c1e0:	d102      	bne.n	800c1e8 <_fstat_r+0x1c>
 800c1e2:	682b      	ldr	r3, [r5, #0]
 800c1e4:	b103      	cbz	r3, 800c1e8 <_fstat_r+0x1c>
 800c1e6:	6023      	str	r3, [r4, #0]
 800c1e8:	bd38      	pop	{r3, r4, r5, pc}
 800c1ea:	bf00      	nop
 800c1ec:	20000ab0 	.word	0x20000ab0

0800c1f0 <_isatty_r>:
 800c1f0:	b538      	push	{r3, r4, r5, lr}
 800c1f2:	4d06      	ldr	r5, [pc, #24]	; (800c20c <_isatty_r+0x1c>)
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	4608      	mov	r0, r1
 800c1fa:	602b      	str	r3, [r5, #0]
 800c1fc:	f000 f890 	bl	800c320 <_isatty>
 800c200:	1c43      	adds	r3, r0, #1
 800c202:	d102      	bne.n	800c20a <_isatty_r+0x1a>
 800c204:	682b      	ldr	r3, [r5, #0]
 800c206:	b103      	cbz	r3, 800c20a <_isatty_r+0x1a>
 800c208:	6023      	str	r3, [r4, #0]
 800c20a:	bd38      	pop	{r3, r4, r5, pc}
 800c20c:	20000ab0 	.word	0x20000ab0

0800c210 <_lseek_r>:
 800c210:	b538      	push	{r3, r4, r5, lr}
 800c212:	4d07      	ldr	r5, [pc, #28]	; (800c230 <_lseek_r+0x20>)
 800c214:	4604      	mov	r4, r0
 800c216:	4608      	mov	r0, r1
 800c218:	4611      	mov	r1, r2
 800c21a:	2200      	movs	r2, #0
 800c21c:	602a      	str	r2, [r5, #0]
 800c21e:	461a      	mov	r2, r3
 800c220:	f000 f88e 	bl	800c340 <_lseek>
 800c224:	1c43      	adds	r3, r0, #1
 800c226:	d102      	bne.n	800c22e <_lseek_r+0x1e>
 800c228:	682b      	ldr	r3, [r5, #0]
 800c22a:	b103      	cbz	r3, 800c22e <_lseek_r+0x1e>
 800c22c:	6023      	str	r3, [r4, #0]
 800c22e:	bd38      	pop	{r3, r4, r5, pc}
 800c230:	20000ab0 	.word	0x20000ab0

0800c234 <_read_r>:
 800c234:	b538      	push	{r3, r4, r5, lr}
 800c236:	4d07      	ldr	r5, [pc, #28]	; (800c254 <_read_r+0x20>)
 800c238:	4604      	mov	r4, r0
 800c23a:	4608      	mov	r0, r1
 800c23c:	4611      	mov	r1, r2
 800c23e:	2200      	movs	r2, #0
 800c240:	602a      	str	r2, [r5, #0]
 800c242:	461a      	mov	r2, r3
 800c244:	f000 f884 	bl	800c350 <_read>
 800c248:	1c43      	adds	r3, r0, #1
 800c24a:	d102      	bne.n	800c252 <_read_r+0x1e>
 800c24c:	682b      	ldr	r3, [r5, #0]
 800c24e:	b103      	cbz	r3, 800c252 <_read_r+0x1e>
 800c250:	6023      	str	r3, [r4, #0]
 800c252:	bd38      	pop	{r3, r4, r5, pc}
 800c254:	20000ab0 	.word	0x20000ab0

0800c258 <roundf>:
 800c258:	ee10 0a10 	vmov	r0, s0
 800c25c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800c260:	3a7f      	subs	r2, #127	; 0x7f
 800c262:	2a16      	cmp	r2, #22
 800c264:	dc15      	bgt.n	800c292 <roundf+0x3a>
 800c266:	2a00      	cmp	r2, #0
 800c268:	da08      	bge.n	800c27c <roundf+0x24>
 800c26a:	3201      	adds	r2, #1
 800c26c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800c270:	d101      	bne.n	800c276 <roundf+0x1e>
 800c272:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800c276:	ee00 3a10 	vmov	s0, r3
 800c27a:	4770      	bx	lr
 800c27c:	4907      	ldr	r1, [pc, #28]	; (800c29c <roundf+0x44>)
 800c27e:	4111      	asrs	r1, r2
 800c280:	4208      	tst	r0, r1
 800c282:	d0fa      	beq.n	800c27a <roundf+0x22>
 800c284:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c288:	4113      	asrs	r3, r2
 800c28a:	4403      	add	r3, r0
 800c28c:	ea23 0301 	bic.w	r3, r3, r1
 800c290:	e7f1      	b.n	800c276 <roundf+0x1e>
 800c292:	2a80      	cmp	r2, #128	; 0x80
 800c294:	d1f1      	bne.n	800c27a <roundf+0x22>
 800c296:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c29a:	4770      	bx	lr
 800c29c:	007fffff 	.word	0x007fffff

0800c2a0 <sqrtf>:
 800c2a0:	b508      	push	{r3, lr}
 800c2a2:	ed2d 8b02 	vpush	{d8}
 800c2a6:	eeb0 8a40 	vmov.f32	s16, s0
 800c2aa:	f000 f817 	bl	800c2dc <__ieee754_sqrtf>
 800c2ae:	eeb4 8a48 	vcmp.f32	s16, s16
 800c2b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2b6:	d60c      	bvs.n	800c2d2 <sqrtf+0x32>
 800c2b8:	eddf 8a07 	vldr	s17, [pc, #28]	; 800c2d8 <sqrtf+0x38>
 800c2bc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c2c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2c4:	d505      	bpl.n	800c2d2 <sqrtf+0x32>
 800c2c6:	f000 f80d 	bl	800c2e4 <__errno>
 800c2ca:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c2ce:	2321      	movs	r3, #33	; 0x21
 800c2d0:	6003      	str	r3, [r0, #0]
 800c2d2:	ecbd 8b02 	vpop	{d8}
 800c2d6:	bd08      	pop	{r3, pc}
 800c2d8:	00000000 	.word	0x00000000

0800c2dc <__ieee754_sqrtf>:
 800c2dc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c2e0:	4770      	bx	lr
	...

0800c2e4 <__errno>:
 800c2e4:	4b01      	ldr	r3, [pc, #4]	; (800c2ec <__errno+0x8>)
 800c2e6:	6818      	ldr	r0, [r3, #0]
 800c2e8:	4770      	bx	lr
 800c2ea:	bf00      	nop
 800c2ec:	200000cc 	.word	0x200000cc

0800c2f0 <_close>:
 800c2f0:	4b02      	ldr	r3, [pc, #8]	; (800c2fc <_close+0xc>)
 800c2f2:	2258      	movs	r2, #88	; 0x58
 800c2f4:	601a      	str	r2, [r3, #0]
 800c2f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c2fa:	4770      	bx	lr
 800c2fc:	20000ab0 	.word	0x20000ab0

0800c300 <_fstat>:
 800c300:	4b02      	ldr	r3, [pc, #8]	; (800c30c <_fstat+0xc>)
 800c302:	2258      	movs	r2, #88	; 0x58
 800c304:	601a      	str	r2, [r3, #0]
 800c306:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c30a:	4770      	bx	lr
 800c30c:	20000ab0 	.word	0x20000ab0

0800c310 <_getpid>:
 800c310:	4b02      	ldr	r3, [pc, #8]	; (800c31c <_getpid+0xc>)
 800c312:	2258      	movs	r2, #88	; 0x58
 800c314:	601a      	str	r2, [r3, #0]
 800c316:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c31a:	4770      	bx	lr
 800c31c:	20000ab0 	.word	0x20000ab0

0800c320 <_isatty>:
 800c320:	4b02      	ldr	r3, [pc, #8]	; (800c32c <_isatty+0xc>)
 800c322:	2258      	movs	r2, #88	; 0x58
 800c324:	601a      	str	r2, [r3, #0]
 800c326:	2000      	movs	r0, #0
 800c328:	4770      	bx	lr
 800c32a:	bf00      	nop
 800c32c:	20000ab0 	.word	0x20000ab0

0800c330 <_kill>:
 800c330:	4b02      	ldr	r3, [pc, #8]	; (800c33c <_kill+0xc>)
 800c332:	2258      	movs	r2, #88	; 0x58
 800c334:	601a      	str	r2, [r3, #0]
 800c336:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c33a:	4770      	bx	lr
 800c33c:	20000ab0 	.word	0x20000ab0

0800c340 <_lseek>:
 800c340:	4b02      	ldr	r3, [pc, #8]	; (800c34c <_lseek+0xc>)
 800c342:	2258      	movs	r2, #88	; 0x58
 800c344:	601a      	str	r2, [r3, #0]
 800c346:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c34a:	4770      	bx	lr
 800c34c:	20000ab0 	.word	0x20000ab0

0800c350 <_read>:
 800c350:	4b02      	ldr	r3, [pc, #8]	; (800c35c <_read+0xc>)
 800c352:	2258      	movs	r2, #88	; 0x58
 800c354:	601a      	str	r2, [r3, #0]
 800c356:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c35a:	4770      	bx	lr
 800c35c:	20000ab0 	.word	0x20000ab0

0800c360 <_sbrk>:
 800c360:	4a04      	ldr	r2, [pc, #16]	; (800c374 <_sbrk+0x14>)
 800c362:	6811      	ldr	r1, [r2, #0]
 800c364:	4603      	mov	r3, r0
 800c366:	b909      	cbnz	r1, 800c36c <_sbrk+0xc>
 800c368:	4903      	ldr	r1, [pc, #12]	; (800c378 <_sbrk+0x18>)
 800c36a:	6011      	str	r1, [r2, #0]
 800c36c:	6810      	ldr	r0, [r2, #0]
 800c36e:	4403      	add	r3, r0
 800c370:	6013      	str	r3, [r2, #0]
 800c372:	4770      	bx	lr
 800c374:	20000ab8 	.word	0x20000ab8
 800c378:	20000ac0 	.word	0x20000ac0

0800c37c <_write>:
 800c37c:	4b02      	ldr	r3, [pc, #8]	; (800c388 <_write+0xc>)
 800c37e:	2258      	movs	r2, #88	; 0x58
 800c380:	601a      	str	r2, [r3, #0]
 800c382:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c386:	4770      	bx	lr
 800c388:	20000ab0 	.word	0x20000ab0

0800c38c <_exit>:
 800c38c:	e7fe      	b.n	800c38c <_exit>
	...

0800c390 <_init>:
 800c390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c392:	bf00      	nop
 800c394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c396:	bc08      	pop	{r3}
 800c398:	469e      	mov	lr, r3
 800c39a:	4770      	bx	lr

0800c39c <_fini>:
 800c39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c39e:	bf00      	nop
 800c3a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3a2:	bc08      	pop	{r3}
 800c3a4:	469e      	mov	lr, r3
 800c3a6:	4770      	bx	lr
