<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE board SYSTEM "/opt/Xilinx/Vivado/2022.1/data/boards/board_schemas/current/board.dtd">
<board schema_version="2.0" vendor="xilinx" name="ads42xx" display_name="ADS42XX Evaluation Module" url="www.digilentinc.com/nexysvideo">
  <compatible_board_revisions>
    <revision id="0">A.0</revision>
  </compatible_board_revisions>
  <file_version>1.4</file_version>
  <description>FMC ADS42XX Evaluation Module</description>
  <components>
    <component name="lvds_clock"    major_group="Analog to Digital Converter" display_name="FMC programmable clock" type="chip"      sub_type="chip"/>
    <component name="ads42xx"       major_group="Analog to Digital Converter" display_name="ADC Data Interface"     type="chip"      sub_type="chip"/>
    <component name="spi_ctl"       major_group="Analog to Digital Converter" display_name="ADC Board Control"      type="chip"      sub_type="chip"/>
    <component name="lpc_connector" major_group="Analog to Digital Converter" display_name="FMC LPC Connector"      type="connector" sub_type="fmc_lpc">
      <parameters>
	<parameter name="mode" value="lpc" value_type="list" range="hpc,lpc"/>
      </parameters>
      <pins>
	<pin index="98"  name="fmc_lpc_la14_p"></pin> 
        <pin index="99"  name="fmc_lpc_la14_n"></pin> 
	<pin index="106" name="fmc_lpc_la27_p"></pin>		      
	<pin index="107" name="fmc_lpc_la27_n"></pin>
	<pin index="134" name="fmc_lpc_la09_p"></pin> 
	<pin index="135" name="fmc_lpc_la09_n"></pin> 
	<pin index="137" name="fmc_lpc_la13_p"></pin> 
	<pin index="138" name="fmc_lpc_la13_n"></pin> 
	<pin index="140" name="fmc_lpc_la17_p"></pin> 		      
	<pin index="141" name="fmc_lpc_la17_n"></pin> 		      
	<pin index="252" name="fmc_lpc_la08_p"></pin> 
	<pin index="253" name="fmc_lpc_la08_n"></pin> 
	<pin index="255" name="fmc_lpc_la12_p"></pin> 
	<pin index="256" name="fmc_lpc_la12_n"></pin> 
	<pin index="258" name="fmc_lpc_la16_p"></pin> 
	<pin index="259" name="fmc_lpc_la16_n"></pin> 
	<pin index="261" name="fmc_lpc_la20_p"></pin> 
	<pin index="262" name="fmc_lpc_la20_n"></pin> 
	<pin index="264" name="fmc_lpc_la22_p"></pin> 
	<pin index="265" name="fmc_lpc_la22_n"></pin> 
	<pin index="267" name="fmc_lpc_la25_p"></pin> 
	<pin index="268" name="fmc_lpc_la25_n"></pin> 
	<pin index="287" name="fmc_lpc_la02_p"></pin> 
	<pin index="288" name="fmc_lpc_la02_n"></pin> 
	<pin index="293" name="fmc_lpc_la07_p"></pin> 
	<pin index="294" name="fmc_lpc_la07_n"></pin> 
	<pin index="296" name="fmc_lpc_la11_p"></pin> 
	<pin index="297" name="fmc_lpc_la11_n"></pin> 
	<pin index="299" name="fmc_lpc_la15_p"></pin> 
	<pin index="300" name="fmc_lpc_la15_n"></pin> 
	<pin index="302" name="fmc_lpc_la19_p"></pin> 
	<pin index="303" name="fmc_lpc_la19_n"></pin> 
	<pin index="305" name="fmc_lpc_la21_p"></pin> 
	<pin index="306" name="fmc_lpc_la21_n"></pin> 
	<pin index="308" name="fmc_lpc_la24_p"></pin> 
	<pin index="309" name="fmc_lpc_la24_n"></pin>
      </pins>
      <interfaces>
	<interface mode="master" name="lvds_clock_intf" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpc_connector">
	  <description>LVDS Sampling Clock</description>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="lvds_clk_p" dir="out">
	      <pin_maps>
		<pin_map port_index="0" component_pin="lvds_clk_p"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="lvds_clk_n" dir="out">
	      <pin_maps>
		<pin_map port_index="0" component_pin="lvds_clk_n"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
      <interface mode="master" name="spi_ctl_intf" type="xilinx.com:interface:spi_rtl:1.0" of_component="lpc_connector" preset_proc="qspi_preset">
        <description>ADC SPI Control</description>
	<preferred_ips>
	  <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
	</preferred_ips>
	<port_maps>
          <port_map logical_port="IO0_I" physical_port="spi_db0" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="spi_db0" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_db0_o"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="spi_db0" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_db0_t"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="spi_csn" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="spi_csn" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_csn_o"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="spi_csn" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_csn_t"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_I" physical_port="spi_sck" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_sck_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="spi_sck_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_sck_o"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="spi_sck" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_sck_t"/> 
            </pin_maps>
          </port_map>
	</port_maps>
      </interface>
    </interfaces>
  </component>

  
  </components>
  <connections>
    <connection name="lpc_connector_spi_ctl" component1="lpc_connector" component2="spi_ctl">
      <connection_map name="lpc_connector_spi_db0" c1_st_index="37" c1_end_index="41" c2_st_index="0" c2_end_index="0"/>
      <connection_map name="lpc_connector_spi_csn" c1_st_index="37" c1_end_index="41" c2_st_index="0" c2_end_index="0"/>
      <connection_map name="lpc_connector_spi_sck" c1_st_index="37" c1_end_index="41" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="lpc_connector_lvds_clock" component1="lpc_connector" component2="lvds_clock">
      <connection_map name="lpc_connector_lvds_clk_p" c1_st_index="140" c1_end_index="140" c2_st_index="0" c2_end_index="0"/>
      <connection_map name="lpc_connector_lvds_clk_n" c1_st_index="141" c1_end_index="141" c2_st_index="0" c2_end_index="0"/>
    </connection>
  </connections>
 </board>
