// Seed: 1111011308
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  assign id_0 = 1;
  logic id_5, id_6;
  logic id_7;
  assign id_7 = id_7;
  assign id_6 = 1'b0;
  assign id_4 = 1 - id_3;
  type_0 id_8 (
      id_6,
      id_2,
      (id_3)
  );
endmodule
